Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  2 20:59:09 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                   20          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  40          
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-9   Warning   Unknown CDC Logic                           1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.649       -0.708                      2                10414        0.070        0.000                      0                10414        3.000        0.000                       0                  4253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  VGA_clk    {0.000 20.000}     40.000          25.000          
  clkfb      {0.000 5.000}      10.000          100.000         
  clkfb_1    {0.000 5.000}      10.000          100.000         
  sysClk     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.227        0.000                      0                   41        0.265        0.000                      0                   41        3.000        0.000                       0                    25  
  VGA_clk          26.855        0.000                      0                  545        0.163        0.000                      0                  545       19.500        0.000                       0                    89  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  clkfb_1                                                                                                                                                       8.751        0.000                       0                     2  
  sysClk           -0.649       -0.708                      2                 5683        0.070        0.000                      0                 5683        9.500        0.000                       0                  4135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk        sys_clk_pin         3.667        0.000                      0                    1        1.484        0.000                      0                    1  
sysClk        VGA_clk            10.085        0.000                      0                  256        0.398        0.000                      0                  256  
sys_clk_pin   sysClk              3.124        0.000                      0                  191        0.312        0.000                      0                  191  
VGA_clk       sysClk             10.529        0.000                      0                   18        1.382        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        VGA_clk                  5.088        0.000                      0                   55        0.968        0.000                      0                   55  
**async_default**  sys_clk_pin        sysClk                   0.134        0.000                      0                 4058        0.187        0.000                      0                 4058  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk       sysClk        
(none)        sysClk        sysClk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk                     
(none)        clkfb                       
(none)        clkfb_1                     
(none)        sysClk                      
(none)                      VGA_clk       
(none)                      sysClk        
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.580ns (7.965%)  route 6.702ns (92.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720     5.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.836    11.533    CPU_Core_inst/CU/reset_reg
    SLICE_X11Y137        LUT3 (Prop_lut3_I0_O)        0.124    11.657 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.866    12.523    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.677    15.018    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism              0.196    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X5Y136         FDSE (Setup_fdse_C_S)       -0.429    14.750    reset_reg
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 0.456ns (7.581%)  route 5.559ns (92.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720     5.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456     5.697 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.559    11.256    programmingModeReg_reg_n_0
    SLICE_X11Y137        FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.611    14.952    externalClk_IBUF_BUFG
    SLICE_X11Y137        FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.196    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X11Y137        FDRE (Setup_fdre_C_D)       -0.067    15.046    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.472%)  route 2.902ns (76.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     9.034    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[12]/C
                         clock pessimism              0.281    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X52Y124        FDRE (Setup_fdre_C_R)       -0.524    14.658    debounceCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.472%)  route 2.902ns (76.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     9.034    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[13]/C
                         clock pessimism              0.281    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X52Y124        FDRE (Setup_fdre_C_R)       -0.524    14.658    debounceCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.472%)  route 2.902ns (76.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     9.034    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism              0.281    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X52Y124        FDRE (Setup_fdre_C_R)       -0.524    14.658    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.472%)  route 2.902ns (76.528%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     9.034    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism              0.281    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X52Y124        FDRE (Setup_fdre_C_R)       -0.524    14.658    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.890ns (23.601%)  route 2.881ns (76.399%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     9.013    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism              0.267    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y125        FDRE (Setup_fdre_C_R)       -0.524    14.644    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.890ns (23.601%)  route 2.881ns (76.399%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     9.013    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism              0.267    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y125        FDRE (Setup_fdre_C_R)       -0.524    14.644    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.890ns (23.601%)  route 2.881ns (76.399%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     9.013    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595    14.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism              0.267    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y125        FDRE (Setup_fdre_C_R)       -0.524    14.644    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.890ns (24.175%)  route 2.791ns (75.825%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.721     5.242    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.518     5.760 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.438    debounceCount_reg[7]
    SLICE_X53Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.562 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.201    programmingModeReg_i_3_n_0
    SLICE_X53Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.325 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.877     8.201    programmingModeReg_i_2_n_0
    SLICE_X53Y123        LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     8.924    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598    14.939    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.303    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X52Y122        FDRE (Setup_fdre_C_R)       -0.524    14.683    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.125     1.806    debounceCount_reg[10]
    SLICE_X52Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  debounceCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    debounceCount_reg[8]_i_1_n_5
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.032    externalClk_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[10]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X52Y123        FDRE (Hold_fdre_C_D)         0.134     1.651    debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.516    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.125     1.805    debounceCount_reg[18]
    SLICE_X52Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    debounceCount_reg[16]_i_1_n_5
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.031    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X52Y125        FDRE (Hold_fdre_C_D)         0.134     1.650    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.808    debounceCount_reg[6]
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  debounceCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    debounceCount_reg[4]_i_1_n_5
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.516    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.127     1.806    debounceCount_reg[14]
    SLICE_X52Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  debounceCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    debounceCount_reg[12]_i_1_n_5
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.031    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X52Y124        FDRE (Hold_fdre_C_D)         0.134     1.650    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.125     1.806    debounceCount_reg[10]
    SLICE_X52Y123        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  debounceCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    debounceCount_reg[8]_i_1_n_4
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.032    externalClk_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X52Y123        FDRE (Hold_fdre_C_D)         0.134     1.651    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.808    debounceCount_reg[6]
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    debounceCount_reg[4]_i_1_n_4
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.632     1.516    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.127     1.806    debounceCount_reg[14]
    SLICE_X52Y124        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  debounceCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    debounceCount_reg[12]_i_1_n_4
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.903     2.031    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X52Y124        FDRE (Hold_fdre_C_D)         0.134     1.650    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 debounceCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.164     1.683 f  debounceCount_reg[0]/Q
                         net (fo=1, routed)           0.163     1.846    debounceCount_reg_n_0_[0]
    SLICE_X52Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  debounceCount[0]_i_3/O
                         net (fo=1, routed)           0.000     1.891    debounceCount[0]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.961 r  debounceCount_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    debounceCount_reg[0]_i_2_n_7
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debounceCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[1]/Q
                         net (fo=1, routed)           0.175     1.857    debounceCount_reg_n_0_[1]
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.968 r  debounceCount_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.968    debounceCount_reg[0]_i_2_n_6
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 debounceCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[5]/Q
                         net (fo=2, routed)           0.186     1.868    debounceCount_reg[5]
    SLICE_X52Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.979 r  debounceCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    debounceCount_reg[4]_i_1_n_6
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y121    debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y123    debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y123    debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y124    debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y124    debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y124    debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y124    debounceCount_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y121    debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y121    debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y121    debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y121    debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y123    debounceCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       26.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 5.222ns (42.608%)  route 7.034ns (57.392%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.296    15.001    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.125 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.125    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.733 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          5.009    20.743    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.597    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -20.743    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             27.079ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        12.038ns  (logic 5.192ns (43.130%)  route 6.846ns (56.870%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.042    14.747    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124    14.871 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.871    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.449 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          5.075    20.525    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.603    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.603    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                 27.079    

Slack (MET) :             27.194ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.918ns  (logic 5.222ns (43.816%)  route 6.696ns (56.184%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.296    15.001    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.125 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.125    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.733 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.671    20.405    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/CLKBWRCLK
                         clock pessimism              0.388    48.439    
                         clock uncertainty           -0.091    48.347    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.598    imageBuffer_inst/framebuffer_reg_0_2
  -------------------------------------------------------------------
                         required time                         47.598    
                         arrival time                         -20.405    
  -------------------------------------------------------------------
                         slack                                 27.194    

Slack (MET) :             27.402ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 5.470ns (46.712%)  route 6.240ns (53.288%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.042    14.747    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124    14.871 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.871    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.404 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.404    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.727 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          4.469    20.197    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.598    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.598    
                         arrival time                         -20.197    
  -------------------------------------------------------------------
                         slack                                 27.402    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 5.192ns (44.376%)  route 6.508ns (55.624%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.042    14.747    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124    14.871 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.871    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.449 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.737    20.187    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/CLKBWRCLK
                         clock pessimism              0.388    48.439    
                         clock uncertainty           -0.091    48.347    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.604    imageBuffer_inst/framebuffer_reg_0_2
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -20.187    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.458ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.659ns  (logic 5.158ns (44.241%)  route 6.501ns (55.759%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.296    15.001    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.125 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.125    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.669 r  VGA_Controller_inst/plusOp__0_carry__0/O[2]
                         net (fo=32, routed)          4.477    20.146    imageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    47.603    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.603    
                         arrival time                         -20.146    
  -------------------------------------------------------------------
                         slack                                 27.458    

Slack (MET) :             27.496ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 4.866ns (41.851%)  route 6.761ns (58.148%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.052    14.757    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.124    14.881 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    14.881    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.133 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          4.980    20.113    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.737    47.609    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.609    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                 27.496    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 5.222ns (45.095%)  route 6.358ns (54.905%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.041ns = ( 48.041 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.296    15.001    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.125 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.125    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.733 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.333    20.067    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y10         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.483    48.041    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y10         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_1/CLKBWRCLK
                         clock pessimism              0.395    48.436    
                         clock uncertainty           -0.091    48.345    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.596    imageBuffer_inst/framebuffer_reg_0_1
  -------------------------------------------------------------------
                         required time                         47.596    
                         arrival time                         -20.067    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 5.257ns (45.742%)  route 6.236ns (54.258%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.042    14.747    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124    14.871 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.871    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.465    19.979    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.597    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.667ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 5.366ns (46.839%)  route 6.090ns (53.161%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDCE (Prop_fdce_C_Q)         0.478     8.965 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.729     9.693    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.012    13.705 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           1.042    14.747    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X50Y78         LUT4 (Prop_lut4_I1_O)        0.124    14.871 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.871    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.404 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.404    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.623 r  VGA_Controller_inst/plusOp__0_carry__0/O[0]
                         net (fo=32, routed)          4.320    19.943    imageBuffer_inst/ADDRBWRADDR[11]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737    47.609    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.609    
                         arrival time                         -19.943    
  -------------------------------------------------------------------
                         slack                                 27.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  VGA_Controller_inst/horizontalCount1_reg[5]/Q
                         net (fo=8, routed)           0.110     2.800    VGA_Controller_inst/horizontalCount1_reg[5]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.845 r  VGA_Controller_inst/horizontalCount1[7]_i_1/O
                         net (fo=1, routed)           0.000     2.845    VGA_Controller_inst/p_0_in__2[7]
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C
                         clock pessimism             -0.817     2.562    
    SLICE_X50Y76         FDCE (Hold_fdce_C_D)         0.120     2.682    VGA_Controller_inst/horizontalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  VGA_Controller_inst/horizontalCount1_reg[5]/Q
                         net (fo=8, routed)           0.114     2.804    VGA_Controller_inst/horizontalCount1_reg[5]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     2.849 r  VGA_Controller_inst/horizontalCount1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.849    VGA_Controller_inst/horizontalCount1[8]_i_1_n_0
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C
                         clock pessimism             -0.817     2.562    
    SLICE_X50Y76         FDCE (Hold_fdce_C_D)         0.121     2.683    VGA_Controller_inst/horizontalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  VGA_Controller_inst/horizontalCount2_reg[5]/Q
                         net (fo=1, routed)           0.114     2.803    VGA_Controller_inst/horizontalCount2_reg_n_0_[5]
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.820     3.378    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism             -0.830     2.549    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.070     2.619    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.978%)  route 0.089ns (41.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.551     2.548    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.128     2.676 r  VGA_Controller_inst/horizontalCount1_reg[1]/Q
                         net (fo=7, routed)           0.089     2.765    VGA_Controller_inst/horizontalCount1_reg[1]
    SLICE_X48Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X48Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[1]/C
                         clock pessimism             -0.816     2.561    
    SLICE_X48Y74         FDCE (Hold_fdce_C_D)         0.016     2.577    VGA_Controller_inst/horizontalCount2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.551     2.548    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.141     2.689 r  VGA_Controller_inst/horizontalCount1_reg[4]/Q
                         net (fo=4, routed)           0.133     2.822    VGA_Controller_inst/horizontalCount1_reg[4]
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/C
                         clock pessimism             -0.816     2.562    
    SLICE_X48Y73         FDCE (Hold_fdce_C_D)         0.070     2.632    VGA_Controller_inst/horizontalCount2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/pixelReg_reg/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X49Y76         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  VGA_Controller_inst/verticalCount2_reg[9]/Q
                         net (fo=2, routed)           0.109     2.799    VGA_Controller_inst/verticalCount2[9]
    SLICE_X48Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.844 r  VGA_Controller_inst/pixelReg_i_2/O
                         net (fo=1, routed)           0.000     2.844    VGA_Controller_inst/pixelReg0
    SLICE_X48Y76         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X48Y76         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C
                         clock pessimism             -0.816     2.562    
    SLICE_X48Y76         FDCE (Hold_fdce_C_D)         0.091     2.653    VGA_Controller_inst/pixelReg_reg
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.814%)  route 0.154ns (52.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.551     2.548    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.141     2.689 r  VGA_Controller_inst/horizontalCount1_reg[2]/Q
                         net (fo=6, routed)           0.154     2.843    VGA_Controller_inst/horizontalCount1_reg[2]
    SLICE_X48Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X48Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[2]/C
                         clock pessimism             -0.816     2.561    
    SLICE_X48Y74         FDCE (Hold_fdce_C_D)         0.072     2.633    VGA_Controller_inst/horizontalCount2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.551     2.548    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDCE (Prop_fdce_C_Q)         0.164     2.712 r  VGA_Controller_inst/verticalCount1_reg[0]/Q
                         net (fo=7, routed)           0.149     2.861    VGA_Controller_inst/verticalCount1_reg[0]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.906 r  VGA_Controller_inst/verticalCount1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.906    VGA_Controller_inst/p_0_in__1[4]
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C
                         clock pessimism             -0.830     2.548    
    SLICE_X52Y75         FDCE (Hold_fdce_C_D)         0.121     2.669    VGA_Controller_inst/verticalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X49Y77         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  VGA_Controller_inst/verticalCount2_reg[6]/Q
                         net (fo=2, routed)           0.188     2.880    VGA_Controller_inst/verticalCount2[6]
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.820     3.379    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
                         clock pessimism             -0.816     2.564    
    SLICE_X48Y77         FDCE (Hold_fdce_C_D)         0.066     2.630    VGA_Controller_inst/verticalCount3_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.036%)  route 0.194ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X49Y77         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  VGA_Controller_inst/verticalCount2_reg[5]/Q
                         net (fo=2, routed)           0.194     2.886    VGA_Controller_inst/verticalCount2[5]
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.820     3.379    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
                         clock pessimism             -0.816     2.564    
    SLICE_X48Y77         FDCE (Hold_fdce_C_D)         0.070     2.634    VGA_Controller_inst/verticalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     imageBuffer_inst/framebuffer_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     imageBuffer_inst/framebuffer_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     imageBuffer_inst/framebuffer_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     imageBuffer_inst/framebuffer_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     imageBuffer_inst/framebuffer_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     imageBuffer_inst/framebuffer_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     imageBuffer_inst/framebuffer_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     imageBuffer_inst/framebuffer_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     imageBuffer_inst/framebuffer_reg_0_17/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y74     VGA_Controller_inst/horizontalCount1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_1
  To Clock:  clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            2  Failing Endpoints,  Worst Slack       -0.649ns,  Total Violation       -0.708ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.550ns  (logic 9.416ns (45.821%)  route 11.134ns (54.179%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.618 f  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.570    27.188    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X57Y145        LUT6 (Prop_lut6_I5_O)        0.306    27.494 f  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.746    28.240    CPU_Core_inst/CU/D[207]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.124    28.364 f  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.161    28.525    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    28.649 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.444    29.093    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X56Y139        LUT6 (Prop_lut6_I3_O)        0.124    29.217 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.000    29.217    CPU_Core_inst/ALU_inst/D[78]
    SLICE_X56Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X56Y139        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.404    28.569    
                         clock uncertainty           -0.082    28.487    
    SLICE_X56Y139        FDCE (Setup_fdce_C_D)        0.081    28.568    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.800ns  (logic 9.090ns (45.909%)  route 10.710ns (54.091%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns = ( 28.167 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.544 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.547    27.091    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X55Y144        LUT2 (Prop_lut2_I0_O)        0.302    27.393 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=2, routed)           0.417    27.810    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X55Y144        LUT6 (Prop_lut6_I2_O)        0.124    27.934 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.533    28.467    CPU_Core_inst/ALU_inst/D[57]
    SLICE_X55Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613    28.167    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.404    28.571    
                         clock uncertainty           -0.082    28.489    
    SLICE_X55Y144        FDCE (Setup_fdce_C_D)       -0.081    28.408    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.408    
                         arrival time                         -28.467    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 9.072ns (46.346%)  route 10.502ns (53.654%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns = ( 28.167 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.589    27.114    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X57Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.417 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.351    27.768    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X56Y145        LUT6 (Prop_lut6_I0_O)        0.124    27.892 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.349    28.242    CPU_Core_inst/ALU_inst/D[52]
    SLICE_X55Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613    28.167    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.404    28.571    
                         clock uncertainty           -0.082    28.489    
    SLICE_X55Y145        FDCE (Setup_fdce_C_D)       -0.067    28.422    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         28.422    
                         arrival time                         -28.242    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.489ns  (logic 8.976ns (46.057%)  route 10.513ns (53.943%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.166ns = ( 28.166 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.430 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.622    27.052    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X55Y147        LUT2 (Prop_lut2_I0_O)        0.302    27.354 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.334    27.688    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X52Y147        LUT6 (Prop_lut6_I4_O)        0.124    27.812 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.344    28.156    CPU_Core_inst/ALU_inst/D[53]
    SLICE_X52Y146        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.612    28.166    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y146        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.404    28.570    
                         clock uncertainty           -0.082    28.488    
    SLICE_X52Y146        FDCE (Setup_fdce_C_D)       -0.031    28.457    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.457    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 8.956ns (46.220%)  route 10.421ns (53.780%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.413 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.437    26.850    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X56Y142        LUT2 (Prop_lut2_I0_O)        0.299    27.149 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.427    27.576    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X56Y140        LUT6 (Prop_lut6_I4_O)        0.124    27.700 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.344    28.044    CPU_Core_inst/ALU_inst/D[51]
    SLICE_X56Y140        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X56Y140        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.404    28.569    
                         clock uncertainty           -0.082    28.487    
    SLICE_X56Y140        FDCE (Setup_fdce_C_D)       -0.031    28.456    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         28.456    
                         arrival time                         -28.044    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 9.062ns (46.936%)  route 10.245ns (53.064%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns = ( 28.168 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.639 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[1]
                         net (fo=1, routed)           0.438    27.077    CPU_Core_inst/CU/data12[29]_alias
    SLICE_X55Y144        LUT6 (Prop_lut6_I5_O)        0.303    27.380 r  CPU_Core_inst/CU/resultReg[29]_i_1_comp/O
                         net (fo=3, routed)           0.594    27.974    CPU_Core_inst/ALU_inst/D[56]
    SLICE_X54Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614    28.168    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.404    28.572    
                         clock uncertainty           -0.082    28.490    
    SLICE_X54Y147        FDCE (Setup_fdce_C_D)       -0.026    28.464    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.464    
                         arrival time                         -27.974    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 9.098ns (47.726%)  route 9.965ns (52.274%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns = ( 28.167 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           0.645    25.416    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X55Y140        LUT2 (Prop_lut2_I0_O)        0.124    25.540 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    25.540    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.938 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.938    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.272 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.474    26.746    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X56Y143        LUT2 (Prop_lut2_I0_O)        0.303    27.049 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.049    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X56Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    27.263 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.263    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X56Y143        MUXF8 (Prop_muxf8_I1_O)      0.088    27.351 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.379    27.730    CPU_Core_inst/ALU_inst/D[48]
    SLICE_X55Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613    28.167    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.404    28.571    
                         clock uncertainty           -0.082    28.489    
    SLICE_X55Y144        FDCE (Setup_fdce_C_D)       -0.262    28.227    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         28.227    
                         arrival time                         -27.730    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 9.044ns (47.161%)  route 10.133ns (52.839%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns = ( 28.167 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.618 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.570    27.188    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X57Y145        LUT6 (Prop_lut6_I5_O)        0.306    27.494 r  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.350    27.844    CPU_Core_inst/ALU_inst/D[58]
    SLICE_X55Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613    28.167    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y145        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.404    28.571    
                         clock uncertainty           -0.082    28.489    
    SLICE_X55Y145        FDCE (Setup_fdce_C_D)       -0.081    28.408    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         28.408    
                         arrival time                         -27.844    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.204ns  (logic 9.054ns (47.147%)  route 10.150ns (52.853%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns = ( 28.168 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.504 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[3]
                         net (fo=2, routed)           0.452    26.956    CPU_Core_inst/ALU_inst/p_1_out__1_1[5]
    SLICE_X55Y146        LUT2 (Prop_lut2_I0_O)        0.306    27.262 r  CPU_Core_inst/ALU_inst/resultReg[27]_i_4/O
                         net (fo=1, routed)           0.295    27.558    CPU_Core_inst/CU/resultReg_reg[27]
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124    27.682 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=2, routed)           0.189    27.871    CPU_Core_inst/ALU_inst/D[54]
    SLICE_X54Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614    28.168    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.404    28.572    
                         clock uncertainty           -0.082    28.490    
    SLICE_X54Y147        FDCE (Setup_fdce_C_D)       -0.031    28.459    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         28.459    
                         arrival time                         -27.871    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.135ns  (logic 8.946ns (46.752%)  route 10.189ns (53.248%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.166ns = ( 28.166 - 20.000 ) 
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.527 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[0]
                         net (fo=1, routed)           0.484    27.011    CPU_Core_inst/CU/data12[28]_alias
    SLICE_X50Y144        LUT6 (Prop_lut6_I5_O)        0.299    27.310 r  CPU_Core_inst/CU/resultReg[28]_i_1_comp/O
                         net (fo=3, routed)           0.492    27.802    CPU_Core_inst/ALU_inst/D[55]
    SLICE_X50Y146        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.612    28.166    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X50Y146        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.404    28.570    
                         clock uncertainty           -0.082    28.488    
    SLICE_X50Y146        FDCE (Setup_fdce_C_D)       -0.045    28.443    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         28.443    
                         arrival time                         -27.802    
  -------------------------------------------------------------------
                         slack                                  0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IVT_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.348%)  route 0.243ns (56.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    memoryMapping_inst/CLK
    SLICE_X36Y127        FDCE                                         r  memoryMapping_inst/IVT_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  memoryMapping_inst/IVT_reg[7][3]/Q
                         net (fo=2, routed)           0.243     3.010    memoryMapping_inst/hardwareTimer0_inst/IVT[35]
    SLICE_X35Y133        LUT6 (Prop_lut6_I5_O)        0.045     3.055 r  memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress[3]_i_1/O
                         net (fo=1, routed)           0.000     3.055    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]_1[3]
    SLICE_X35Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.909     3.465    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X35Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[3]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X35Y133        FDRE (Hold_fdre_C_D)         0.091     2.985    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.748%)  route 0.277ns (66.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X37Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/Q
                         net (fo=6, routed)           0.277     3.050    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/D[8]
    SLICE_X32Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/CLK
    SLICE_X32Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[9]/C
                         clock pessimism             -0.571     2.899    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.066     2.965    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.735%)  route 0.295ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X38Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDCE (Prop_fdce_C_Q)         0.164     2.796 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/Q
                         net (fo=6, routed)           0.295     3.091    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/D[8]
    SLICE_X32Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/CLK
    SLICE_X32Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[9]/C
                         clock pessimism             -0.571     2.899    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.070     2.969    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/CLK
    SLICE_X26Y122        FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y122        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/Q
                         net (fo=1, routed)           0.065     2.834    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]_0[0]
    SLICE_X26Y122        FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X26Y122        FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/C
                         clock pessimism             -0.833     2.628    
    SLICE_X26Y122        FDCE (Hold_fdce_C_D)         0.075     2.703    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IVT_reg[7][15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.489%)  route 0.310ns (62.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/CLK
    SLICE_X37Y129        FDCE                                         r  memoryMapping_inst/IVT_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  memoryMapping_inst/IVT_reg[7][15]/Q
                         net (fo=2, routed)           0.310     3.078    memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress_reg[31]_0[103]
    SLICE_X33Y133        LUT6 (Prop_lut6_I5_O)        0.045     3.123 r  memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress[15]_i_1/O
                         net (fo=1, routed)           0.000     3.123    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]_1[15]
    SLICE_X33Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.909     3.465    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X33Y133        FDRE (Hold_fdre_C_D)         0.092     2.986    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IVT_reg[7][23]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.218%)  route 0.314ns (62.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/CLK
    SLICE_X36Y129        FDCE                                         r  memoryMapping_inst/IVT_reg[7][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  memoryMapping_inst/IVT_reg[7][23]/Q
                         net (fo=2, routed)           0.314     3.082    memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress_reg[31]_0[111]
    SLICE_X32Y133        LUT6 (Prop_lut6_I5_O)        0.045     3.127 r  memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress[23]_i_1/O
                         net (fo=1, routed)           0.000     3.127    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]_1[23]
    SLICE_X32Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.909     3.465    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X32Y133        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X32Y133        FDRE (Hold_fdre_C_D)         0.092     2.986    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IVT_reg[7][6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.426%)  route 0.354ns (65.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/CLK
    SLICE_X36Y129        FDCE                                         r  memoryMapping_inst/IVT_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  memoryMapping_inst/IVT_reg[7][6]/Q
                         net (fo=2, routed)           0.354     3.122    memoryMapping_inst/hardwareTimer0_inst/IVT[38]
    SLICE_X34Y132        LUT6 (Prop_lut6_I5_O)        0.045     3.167 r  memoryMapping_inst/hardwareTimer0_inst/interruptHandlerAddress[6]_i_1/O
                         net (fo=1, routed)           0.000     3.167    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[31]_1[6]
    SLICE_X34Y132        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.908     3.464    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X34Y132        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[6]/C
                         clock pessimism             -0.571     2.893    
    SLICE_X34Y132        FDRE (Hold_fdre_C_D)         0.121     3.014    CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer1PrescalerReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/debug_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/CLK
    SLICE_X15Y128        FDCE                                         r  memoryMapping_inst/hardwareTimer1PrescalerReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDCE (Prop_fdce_C_Q)         0.141     2.771 r  memoryMapping_inst/hardwareTimer1PrescalerReg_reg[12]/Q
                         net (fo=4, routed)           0.129     2.900    memoryMapping_inst/hardwareTimer1_inst/D[30]
    SLICE_X17Y129        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.908     3.464    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X17Y129        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[46]/C
                         clock pessimism             -0.800     2.664    
    SLICE_X17Y129        FDCE (Hold_fdce_C_D)         0.075     2.739    memoryMapping_inst/hardwareTimer1_inst/debug_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.640     2.634    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X27Y135        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_fdre_C_Q)         0.141     2.775 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[30]/Q
                         net (fo=2, routed)           0.112     2.887    CPU_Core_inst/CU/Q[30]
    SLICE_X25Y135        FDCE                                         r  CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X25Y135        FDCE                                         r  CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[30]/C
                         clock pessimism             -0.820     2.649    
    SLICE_X25Y135        FDCE (Hold_fdce_C_D)         0.071     2.720    CPU_Core_inst/CU/currentInterruptHandlerAddressReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.644     2.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X20Y107        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y107        FDCE (Prop_fdce_C_Q)         0.141     2.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[1]/Q
                         net (fo=1, routed)           0.086     2.865    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg_n_0_[1]
    SLICE_X21Y107        LUT6 (Prop_lut6_I4_O)        0.045     2.910 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[2]
    SLICE_X21Y107        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.918     3.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X21Y107        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[2]/C
                         clock pessimism             -0.823     2.651    
    SLICE_X21Y107        FDCE (Hold_fdce_C_D)         0.091     2.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      imageBuffer_inst/framebuffer_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     imageBuffer_inst/framebuffer_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     imageBuffer_inst/framebuffer_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y10     imageBuffer_inst/framebuffer_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11     imageBuffer_inst/framebuffer_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     imageBuffer_inst/framebuffer_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11     imageBuffer_inst/framebuffer_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     imageBuffer_inst/framebuffer_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     imageBuffer_inst/framebuffer_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14     imageBuffer_inst/framebuffer_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y146    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y146    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y125    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y125    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y145    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y146    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y146    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y125    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y125    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.642ns (28.618%)  route 1.601ns (71.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X12Y137        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDCE (Prop_fdce_C_Q)         0.518     9.196 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.735     9.931    CPU_Core_inst/CU/softwareReset
    SLICE_X11Y137        LUT3 (Prop_lut3_I2_O)        0.124    10.055 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.866    10.921    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.677    15.018    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.180    15.018    
    SLICE_X5Y136         FDSE (Setup_fdse_C_S)       -0.429    14.589    reset_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.019%)  route 0.626ns (74.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.643     2.637    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X12Y137        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDCE (Prop_fdce_C_Q)         0.164     2.801 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.260     3.061    CPU_Core_inst/CU/softwareReset
    SLICE_X11Y137        LUT3 (Prop_lut3_I2_O)        0.045     3.106 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.366     3.473    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.071    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.827    
                         clock uncertainty            0.180     2.007    
    SLICE_X5Y136         FDSE (Hold_fdse_C_S)        -0.018     1.989    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  1.484    





---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.419ns  (logic 1.271ns (15.098%)  route 7.148ns (84.902%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.085 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          5.009    37.095    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.179    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.179    
                         arrival time                         -37.095    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.202ns  (logic 1.158ns (14.119%)  route 7.044ns (85.881%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          1.968    31.100    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.224 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.224    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.802 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          5.075    36.878    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.185    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -36.878    
  -------------------------------------------------------------------
                         slack                                 10.308    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.081ns  (logic 1.271ns (15.729%)  route 6.810ns (84.271%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.085 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.671    36.757    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/CLKBWRCLK
                         clock pessimism              0.180    48.230    
                         clock uncertainty           -0.301    47.929    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.180    imageBuffer_inst/framebuffer_reg_0_2
  -------------------------------------------------------------------
                         required time                         47.180    
                         arrival time                         -36.757    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.887ns  (logic 1.279ns (16.218%)  route 6.608ns (83.782%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.093 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          4.469    36.563    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.180    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.180    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.647ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.864ns  (logic 1.158ns (14.726%)  route 6.706ns (85.274%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          1.968    31.100    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.224 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.224    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.802 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.737    36.540    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_2/CLKBWRCLK
                         clock pessimism              0.180    48.230    
                         clock uncertainty           -0.301    47.929    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.186    imageBuffer_inst/framebuffer_reg_0_2
  -------------------------------------------------------------------
                         required time                         47.186    
                         arrival time                         -36.540    
  -------------------------------------------------------------------
                         slack                                 10.647    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.810ns  (logic 1.195ns (15.302%)  route 6.615ns (84.698%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.009 r  VGA_Controller_inst/plusOp__0_carry__0/O[2]
                         net (fo=32, routed)          4.477    36.486    imageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    47.185    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -36.486    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.782ns  (logic 0.832ns (10.691%)  route 6.950ns (89.309%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          1.970    31.102    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.124    31.226 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000    31.226    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    31.478 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          4.980    36.458    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.737    47.191    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.191    
                         arrival time                         -36.458    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.752ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.743ns  (logic 1.271ns (16.416%)  route 6.472ns (83.584%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.041ns = ( 48.041 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.085 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.333    36.419    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y10         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.483    48.041    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y10         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_1/CLKBWRCLK
                         clock pessimism              0.180    48.221    
                         clock uncertainty           -0.301    47.920    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.171    imageBuffer_inst/framebuffer_reg_0_1
  -------------------------------------------------------------------
                         required time                         47.171    
                         arrival time                         -36.419    
  -------------------------------------------------------------------
                         slack                                 10.752    

Slack (MET) :             10.847ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.656ns  (logic 1.223ns (15.974%)  route 6.433ns (84.026%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          1.968    31.100    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.224 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.224    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    31.867 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.465    36.332    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.179    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.179    
                         arrival time                         -36.332    
  -------------------------------------------------------------------
                         slack                                 10.847    

Slack (MET) :             10.883ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.633ns  (logic 1.175ns (15.394%)  route 6.458ns (84.606%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.676ns = ( 28.676 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734    28.676    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.456    29.132 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.138    31.270    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.124    31.394 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    31.394    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.770 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    31.770    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.989 r  VGA_Controller_inst/plusOp__0_carry__0/O[0]
                         net (fo=32, routed)          4.320    36.309    imageBuffer_inst/ADDRBWRADDR[11]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737    47.191    imageBuffer_inst/framebuffer_reg_0_0
  -------------------------------------------------------------------
                         required time                         47.191    
                         arrival time                         -36.309    
  -------------------------------------------------------------------
                         slack                                 10.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.256ns (18.777%)  route 1.107ns (81.223%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.731 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.267     3.999    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.862     3.421    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/CLKBWRCLK
                         clock pessimism             -0.244     3.177    
                         clock uncertainty            0.301     3.478    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.601    imageBuffer_inst/framebuffer_reg_0_18
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.256ns (18.528%)  route 1.126ns (81.472%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.731 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.286     4.017    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.867     3.426    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/CLKBWRCLK
                         clock pessimism             -0.244     3.182    
                         clock uncertainty            0.301     3.483    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.606    imageBuffer_inst/framebuffer_reg_0_28
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.252ns (18.016%)  route 1.147ns (81.984%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.727 r  VGA_Controller_inst/plusOp__0_carry/O[1]
                         net (fo=32, routed)          0.307     4.034    imageBuffer_inst/ADDRBWRADDR[8]
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.867     3.426    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/CLKBWRCLK
                         clock pessimism             -0.244     3.182    
                         clock uncertainty            0.301     3.483    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     3.603    imageBuffer_inst/framebuffer_reg_0_28
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.295ns (21.092%)  route 1.104ns (78.908%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 f  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.043     3.659 r  VGA_Controller_inst/plusOp__0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.659    VGA_Controller_inst/plusOp__0_carry_i_3_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     3.770 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          0.264     4.034    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.862     3.421    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/CLKBWRCLK
                         clock pessimism             -0.244     3.177    
                         clock uncertainty            0.301     3.478    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     3.598    imageBuffer_inst/framebuffer_reg_0_18
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.252ns (17.793%)  route 1.164ns (82.207%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.727 r  VGA_Controller_inst/plusOp__0_carry/O[1]
                         net (fo=32, routed)          0.324     4.051    imageBuffer_inst/ADDRBWRADDR[8]
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.862     3.421    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/CLKBWRCLK
                         clock pessimism             -0.244     3.177    
                         clock uncertainty            0.301     3.478    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     3.598    imageBuffer_inst/framebuffer_reg_0_18
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.256ns (17.853%)  route 1.178ns (82.147%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.914     3.690    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y79         LUT4 (Prop_lut4_I1_O)        0.045     3.735 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.735    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.805 r  VGA_Controller_inst/plusOp__0_carry__0/O[0]
                         net (fo=32, routed)          0.264     4.069    imageBuffer_inst/ADDRBWRADDR[11]
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.867     3.426    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/CLKBWRCLK
                         clock pessimism             -0.244     3.182    
                         clock uncertainty            0.301     3.483    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.123     3.606    imageBuffer_inst/framebuffer_reg_0_28
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.250ns (17.374%)  route 1.189ns (82.626%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.871     3.647    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.692 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.692    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.756 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          0.318     4.074    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.862     3.421    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y15         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_18/CLKBWRCLK
                         clock pessimism             -0.244     3.177    
                         clock uncertainty            0.301     3.478    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.117     3.595    imageBuffer_inst/framebuffer_reg_0_18
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.250ns (17.243%)  route 1.200ns (82.757%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.871     3.647    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT4 (Prop_lut4_I0_O)        0.045     3.692 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.692    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.756 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          0.329     4.085    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.867     3.426    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y16         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_28/CLKBWRCLK
                         clock pessimism             -0.244     3.182    
                         clock uncertainty            0.301     3.483    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.117     3.600    imageBuffer_inst/framebuffer_reg_0_28
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_17/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.256ns (17.422%)  route 1.213ns (82.578%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.731 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.373     4.105    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_17/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_17/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.604    imageBuffer_inst/framebuffer_reg_0_17
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_27/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.256ns (17.208%)  route 1.232ns (82.792%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    imageBuffer_inst/CLK
    SLICE_X36Y108        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.840     3.616    VGA_Controller_inst/currentBufferReg
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.661 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.661    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.731 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.392     4.123    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X1Y17         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_27/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.871     3.430    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y17         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_27/CLKBWRCLK
                         clock pessimism             -0.244     3.186    
                         clock uncertainty            0.301     3.487    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.610    imageBuffer_inst/framebuffer_reg_0_27
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 0.608ns (6.474%)  route 8.783ns (93.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.421    24.632    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X13Y114        FDCE (Setup_fdce_C_CE)      -0.407    27.756    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -24.632    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 0.608ns (6.474%)  route 8.783ns (93.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.421    24.632    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X13Y114        FDCE (Setup_fdce_C_CE)      -0.407    27.756    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -24.632    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 0.608ns (6.474%)  route 8.783ns (93.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.421    24.632    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X13Y114        FDCE (Setup_fdce_C_CE)      -0.407    27.756    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -24.632    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 0.608ns (6.474%)  route 8.783ns (93.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.421    24.632    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X13Y114        FDCE (Setup_fdce_C_CE)      -0.407    27.756    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -24.632    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.248ns  (logic 0.608ns (6.574%)  route 8.640ns (93.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.278    24.489    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[10]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X13Y116        FDCE (Setup_fdce_C_CE)      -0.407    27.754    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -24.489    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.248ns  (logic 0.608ns (6.574%)  route 8.640ns (93.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.278    24.489    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[11]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X13Y116        FDCE (Setup_fdce_C_CE)      -0.407    27.754    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -24.489    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.248ns  (logic 0.608ns (6.574%)  route 8.640ns (93.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.278    24.489    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[8]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X13Y116        FDCE (Setup_fdce_C_CE)      -0.407    27.754    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[8]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -24.489    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.248ns  (logic 0.608ns (6.574%)  route 8.640ns (93.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.278    24.489    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y116        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[9]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X13Y116        FDCE (Setup_fdce_C_CE)      -0.407    27.754    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[9]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -24.489    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.241ns  (logic 0.608ns (6.579%)  route 8.633ns (93.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.271    24.482    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y115        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y115        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.180    28.162    
    SLICE_X13Y115        FDCE (Setup_fdce_C_CE)      -0.407    27.755    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]
  -------------------------------------------------------------------
                         required time                         27.755    
                         arrival time                         -24.482    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.241ns  (logic 0.608ns (6.579%)  route 8.633ns (93.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 15.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.720    15.241    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.456    15.697 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.362    22.059    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X9Y128         LUT3 (Prop_lut3_I2_O)        0.152    22.211 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.271    24.482    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X13Y115        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    memoryMapping_inst/clockController_inst/CLK
    SLICE_X13Y115        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.180    28.162    
    SLICE_X13Y115        FDCE (Setup_fdce_C_CE)      -0.407    27.755    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]
  -------------------------------------------------------------------
                         required time                         27.755    
                         arrival time                         -24.482    
  -------------------------------------------------------------------
                         slack                                  3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.186ns (8.122%)  route 2.104ns (91.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.104     3.762    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X20Y132        LUT6 (Prop_lut6_I4_O)        0.045     3.807 r  CPU_Core_inst/ALU_inst/instructionReg[23]_i_1/O
                         net (fo=1, routed)           0.000     3.807    CPU_Core_inst/CU/instructionReg_reg[31]_0[20]
    SLICE_X20Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X20Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[23]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X20Y132        FDCE (Hold_fdce_C_D)         0.092     3.495    CPU_Core_inst/CU/instructionReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.231ns (9.936%)  route 2.094ns (90.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.685     3.342    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X22Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.387 f  CPU_Core_inst/ALU_inst/instructionReg[18]_i_2/O
                         net (fo=1, routed)           0.409     3.797    CPU_Core_inst/ALU_inst/instructionReg[18]_i_2_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I2_O)        0.045     3.842 r  CPU_Core_inst/ALU_inst/instructionReg[18]_i_1/O
                         net (fo=1, routed)           0.000     3.842    CPU_Core_inst/CU/instructionReg_reg[31]_0[15]
    SLICE_X23Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X23Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[18]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X23Y133        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.186ns (7.956%)  route 2.152ns (92.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.152     3.810    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.045     3.855 r  CPU_Core_inst/ALU_inst/instructionReg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.855    CPU_Core_inst/CU/instructionReg_reg[31]_0[8]
    SLICE_X24Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X24Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X24Y133        FDCE (Hold_fdce_C_D)         0.092     3.495    CPU_Core_inst/CU/instructionReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.186ns (7.713%)  route 2.225ns (92.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.225     3.883    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X20Y132        LUT6 (Prop_lut6_I3_O)        0.045     3.928 r  CPU_Core_inst/ALU_inst/instructionReg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.928    CPU_Core_inst/CU/instructionReg_reg[31]_0[10]
    SLICE_X20Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X20Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X20Y132        FDCE (Hold_fdce_C_D)         0.091     3.494    CPU_Core_inst/CU/instructionReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.231ns (9.547%)  route 2.189ns (90.453%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.728     3.386    CPU_Core_inst/CU/reset_reg
    SLICE_X25Y133        LUT4 (Prop_lut4_I0_O)        0.045     3.431 f  CPU_Core_inst/CU/instructionReg[20]_i_2/O
                         net (fo=8, routed)           0.461     3.891    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X26Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.936 r  CPU_Core_inst/ALU_inst/instructionReg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.936    CPU_Core_inst/CU/instructionReg_reg[31]_0[11]
    SLICE_X26Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X26Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[11]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X26Y132        FDCE (Hold_fdce_C_D)         0.092     3.494    CPU_Core_inst/CU/instructionReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.231ns (9.543%)  route 2.190ns (90.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.728     3.386    CPU_Core_inst/CU/reset_reg
    SLICE_X25Y133        LUT4 (Prop_lut4_I0_O)        0.045     3.431 f  CPU_Core_inst/CU/instructionReg[20]_i_2/O
                         net (fo=8, routed)           0.462     3.892    CPU_Core_inst/ALU_inst/instructionReg_reg[11]
    SLICE_X26Y132        LUT6 (Prop_lut6_I0_O)        0.045     3.937 r  CPU_Core_inst/ALU_inst/instructionReg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.937    CPU_Core_inst/CU/instructionReg_reg[31]_0[14]
    SLICE_X26Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X26Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X26Y132        FDCE (Hold_fdce_C_D)         0.091     3.493    CPU_Core_inst/CU/instructionReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.186ns (7.672%)  route 2.238ns (92.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.238     3.896    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.045     3.941 r  CPU_Core_inst/ALU_inst/instructionReg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.941    CPU_Core_inst/CU/instructionReg_reg[31]_0[19]
    SLICE_X17Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X17Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X17Y133        FDCE (Hold_fdce_C_D)         0.092     3.496    CPU_Core_inst/CU/instructionReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.186ns (7.669%)  route 2.239ns (92.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.239     3.897    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.045     3.942 r  CPU_Core_inst/ALU_inst/instructionReg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.942    CPU_Core_inst/CU/instructionReg_reg[31]_0[1]
    SLICE_X17Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X17Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[1]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X17Y133        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.186ns (7.645%)  route 2.247ns (92.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.247     3.904    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X16Y133        LUT6 (Prop_lut6_I4_O)        0.045     3.949 r  CPU_Core_inst/ALU_inst/instructionReg[26]_i_1/O
                         net (fo=1, routed)           0.000     3.949    CPU_Core_inst/CU/instructionReg_reg[31]_0[23]
    SLICE_X16Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X16Y133        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.186ns (7.585%)  route 2.266ns (92.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.633     1.517    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.266     3.924    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X18Y134        LUT6 (Prop_lut6_I4_O)        0.045     3.969 r  CPU_Core_inst/ALU_inst/instructionReg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.969    CPU_Core_inst/CU/instructionReg_reg[31]_0[2]
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[2]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X18Y134        FDCE (Hold_fdce_C_D)         0.091     3.496    CPU_Core_inst/CU/instructionReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack       10.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 1.076ns (11.995%)  route 7.895ns (88.005%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.562    17.457    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.301    28.041    
    SLICE_X30Y141        FDCE (Setup_fdce_C_D)       -0.054    27.987    CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                         27.987    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.539ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 1.076ns (12.045%)  route 7.857ns (87.955%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.524    17.420    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X32Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.301    28.040    
    SLICE_X32Y139        FDCE (Setup_fdce_C_D)       -0.081    27.959    CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]
  -------------------------------------------------------------------
                         required time                         27.959    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 10.539    

Slack (MET) :             10.660ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.076ns (12.239%)  route 7.715ns (87.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.383    17.278    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X31Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X31Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.301    28.041    
    SLICE_X31Y141        FDCE (Setup_fdce_C_D)       -0.103    27.938    CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]
  -------------------------------------------------------------------
                         required time                         27.938    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                 10.660    

Slack (MET) :             10.670ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.076ns (12.205%)  route 7.740ns (87.794%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.407    17.302    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X31Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X31Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.301    28.040    
    SLICE_X31Y140        FDCE (Setup_fdce_C_D)       -0.067    27.973    CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]
  -------------------------------------------------------------------
                         required time                         27.973    
                         arrival time                         -17.302    
  -------------------------------------------------------------------
                         slack                                 10.670    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 1.076ns (12.475%)  route 7.550ns (87.525%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.217    17.112    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X31Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X31Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.301    28.040    
    SLICE_X31Y139        FDCE (Setup_fdce_C_D)       -0.081    27.959    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                         27.959    
                         arrival time                         -17.112    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 1.076ns (12.525%)  route 7.515ns (87.475%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.182    17.078    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.301    28.040    
    SLICE_X32Y140        FDCE (Setup_fdce_C_D)       -0.095    27.945    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]
  -------------------------------------------------------------------
                         required time                         27.945    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 1.076ns (12.507%)  route 7.527ns (87.493%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.194    17.090    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.301    28.040    
    SLICE_X30Y139        FDCE (Setup_fdce_C_D)       -0.056    27.984    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]
  -------------------------------------------------------------------
                         required time                         27.984    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.076ns (12.893%)  route 7.269ns (87.107%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.937    16.832    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.301    28.042    
    SLICE_X30Y143        FDCE (Setup_fdce_C_D)       -0.031    28.011    CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]
  -------------------------------------------------------------------
                         required time                         28.011    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 1.076ns (12.964%)  route 7.224ns (87.036%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.891    16.786    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X28Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X28Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X28Y143        FDCE (Setup_fdce_C_D)       -0.058    27.986    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]
  -------------------------------------------------------------------
                         required time                         27.986    
                         arrival time                         -16.786    
  -------------------------------------------------------------------
                         slack                                 11.199    

Slack (MET) :             11.214ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 1.076ns (12.995%)  route 7.204ns (87.005%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 28.158 - 20.000 ) 
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.470    15.772    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.124    15.896 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.871    16.767    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.604    28.158    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/C
                         clock pessimism              0.180    28.337    
                         clock uncertainty           -0.301    28.037    
    SLICE_X30Y136        FDCE (Setup_fdce_C_D)       -0.056    27.981    CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]
  -------------------------------------------------------------------
                         required time                         27.981    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                 11.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.344ns (14.026%)  route 2.109ns (85.974%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.662     4.954    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X18Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.999 r  CPU_Core_inst/ALU_inst/instructionReg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.999    CPU_Core_inst/CU/instructionReg_reg[31]_0[0]
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.301     3.526    
    SLICE_X18Y134        FDCE (Hold_fdce_C_D)         0.092     3.618    CPU_Core_inst/CU/instructionReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.344ns (14.006%)  route 2.112ns (85.994%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.665     4.958    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X29Y137        LUT5 (Prop_lut5_I0_O)        0.045     5.003 r  CPU_Core_inst/ALU_inst/registers[13][0]_i_1/O
                         net (fo=1, routed)           0.000     5.003    CPU_Core_inst/RegisterFile_inst/registers_reg[13][31]_1[0]
    SLICE_X29Y137        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y137        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.301     3.526    
    SLICE_X29Y137        FDCE (Hold_fdce_C_D)         0.092     3.618    CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           5.003    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.344ns (13.128%)  route 2.276ns (86.872%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.248     5.167    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.915     3.471    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y139        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.301     3.528    
    SLICE_X29Y139        FDCE (Hold_fdce_C_D)         0.070     3.598    CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.344ns (13.010%)  route 2.300ns (86.990%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.271     5.191    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X27Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X27Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X27Y140        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.389ns (14.592%)  route 2.277ns (85.408%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.611     4.903    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X16Y135        LUT6 (Prop_lut6_I2_O)        0.045     4.948 r  CPU_Core_inst/ALU_inst/CPSR_Reg[0]_i_2/O
                         net (fo=1, routed)           0.220     5.168    CPU_Core_inst/CU/CPSR_Reg_reg[0]_1
    SLICE_X15Y135        LUT5 (Prop_lut5_I4_O)        0.045     5.213 r  CPU_Core_inst/CU/CPSR_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.213    CPU_Core_inst/CU/CPSR_Reg[0]_i_1_n_0
    SLICE_X15Y135        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.915     3.471    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X15Y135        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.301     3.528    
    SLICE_X15Y135        FDCE (Hold_fdce_C_D)         0.092     3.620    CPU_Core_inst/CU/CPSR_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.344ns (12.822%)  route 2.339ns (87.178%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.310     5.230    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X31Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X31Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/C
                         clock pessimism             -0.244     3.226    
                         clock uncertainty            0.301     3.527    
    SLICE_X31Y138        FDCE (Hold_fdce_C_D)         0.070     3.597    CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.344ns (12.703%)  route 2.364ns (87.297%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.335     5.255    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.301     3.524    
    SLICE_X30Y136        FDCE (Hold_fdce_C_D)         0.090     3.614    CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           5.255    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.652ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.344ns (12.706%)  route 2.363ns (87.294%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.335     5.254    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X26Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X26Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X26Y140        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.344ns (12.638%)  route 2.378ns (87.362%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.349     5.269    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.916     3.472    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.301     3.529    
    SLICE_X29Y140        FDCE (Hold_fdce_C_D)         0.070     3.599    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           5.269    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.344ns (12.529%)  route 2.402ns (87.471%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.582     4.874    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X25Y136        LUT3 (Prop_lut3_I0_O)        0.045     4.919 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.373     5.292    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X28Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X28Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X28Y143        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  1.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[1]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.236ns  (logic 0.456ns (6.302%)  route 6.780ns (93.698%))
  Logic Levels:           0  
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.977ns = ( 47.977 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.780    42.560    VGA_Controller_inst/AR[0]
    SLICE_X42Y75         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.420    47.977    VGA_Controller_inst/CLK
    SLICE_X42Y75         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[1]/C
                         clock pessimism              0.180    48.157    
                         clock uncertainty           -0.190    47.967    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    47.648    VGA_Controller_inst/verticalCount2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.648    
                         arrival time                         -42.560    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[1]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.236ns  (logic 0.456ns (6.302%)  route 6.780ns (93.698%))
  Logic Levels:           0  
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.977ns = ( 47.977 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.780    42.560    VGA_Controller_inst/AR[0]
    SLICE_X42Y75         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.420    47.977    VGA_Controller_inst/CLK
    SLICE_X42Y75         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/C
                         clock pessimism              0.180    48.157    
                         clock uncertainty           -0.190    47.967    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    47.648    VGA_Controller_inst/verticalCount3_reg[1]
  -------------------------------------------------------------------
                         required time                         47.648    
                         arrival time                         -42.560    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[3]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.009ns  (logic 0.456ns (6.506%)  route 6.553ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.553    42.333    VGA_Controller_inst/AR[0]
    SLICE_X48Y73         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[3]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.333    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[4]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.009ns  (logic 0.456ns (6.506%)  route 6.553ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.553    42.333    VGA_Controller_inst/AR[0]
    SLICE_X48Y73         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.333    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[4]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.009ns  (logic 0.456ns (6.506%)  route 6.553ns (93.494%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.553    42.333    VGA_Controller_inst/AR[0]
    SLICE_X48Y73         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.333    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[3]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.956ns  (logic 0.456ns (6.556%)  route 6.500ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        2.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 47.978 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.500    42.280    VGA_Controller_inst/AR[0]
    SLICE_X46Y75         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.421    47.978    VGA_Controller_inst/CLK
    SLICE_X46Y75         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[3]/C
                         clock pessimism              0.180    48.158    
                         clock uncertainty           -0.190    47.968    
    SLICE_X46Y75         FDCE (Recov_fdce_C_CLR)     -0.319    47.649    VGA_Controller_inst/verticalCount2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.649    
                         arrival time                         -42.280    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.262    42.042    VGA_Controller_inst/AR[0]
    SLICE_X44Y78         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.262    42.042    VGA_Controller_inst/AR[0]
    SLICE_X44Y78         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[6]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.262    42.042    VGA_Controller_inst/AR[0]
    SLICE_X44Y78         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.456ns (6.788%)  route 6.262ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        6.262    42.042    VGA_Controller_inst/AR[0]
    SLICE_X44Y78         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[6]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X44Y78         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount3_reg[6]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.278%)  route 2.530ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.530     4.225    VGA_Controller_inst/AR[0]
    SLICE_X52Y76         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.190     3.324    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.257    VGA_Controller_inst/verticalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.278%)  route 2.530ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.530     4.225    VGA_Controller_inst/AR[0]
    SLICE_X52Y76         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.190     3.324    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.257    VGA_Controller_inst/verticalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.278%)  route 2.530ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.530     4.225    VGA_Controller_inst/AR[0]
    SLICE_X52Y76         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.190     3.324    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.257    VGA_Controller_inst/verticalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.278%)  route 2.530ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.530     4.225    VGA_Controller_inst/AR[0]
    SLICE_X52Y76         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.190     3.324    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.067     3.257    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.278%)  route 2.530ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.530     4.225    VGA_Controller_inst/AR[0]
    SLICE_X53Y76         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X53Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.190     3.324    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.232    VGA_Controller_inst/verticalCount1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.141ns (5.243%)  route 2.548ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.548     4.243    VGA_Controller_inst/AR[0]
    SLICE_X49Y74         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C
                         clock pessimism             -0.244     3.132    
                         clock uncertainty            0.190     3.322    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.230    VGA_Controller_inst/horizontalCount1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.141ns (5.243%)  route 2.548ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.548     4.243    VGA_Controller_inst/AR[0]
    SLICE_X49Y74         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C
                         clock pessimism             -0.244     3.132    
                         clock uncertainty            0.190     3.322    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.230    VGA_Controller_inst/horizontalCount1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.141ns (5.243%)  route 2.548ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.548     4.243    VGA_Controller_inst/AR[0]
    SLICE_X49Y74         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C
                         clock pessimism             -0.244     3.132    
                         clock uncertainty            0.190     3.322    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.230    VGA_Controller_inst/horizontalCount1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.141ns (5.243%)  route 2.548ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.548     4.243    VGA_Controller_inst/AR[0]
    SLICE_X49Y74         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C
                         clock pessimism             -0.244     3.132    
                         clock uncertainty            0.190     3.322    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.230    VGA_Controller_inst/horizontalCount1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.141ns (5.243%)  route 2.548ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        2.548     4.243    VGA_Controller_inst/AR[0]
    SLICE_X49Y74         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C
                         clock pessimism             -0.244     3.132    
                         clock uncertainty            0.190     3.322    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.230    VGA_Controller_inst/horizontalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  1.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.304ns  (logic 0.456ns (3.706%)  route 11.848ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns = ( 28.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.848    27.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X16Y106        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614    28.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X16Y106        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[10]/C
                         clock pessimism              0.180    28.347    
                         clock uncertainty           -0.180    28.167    
    SLICE_X16Y106        FDCE (Recov_fdce_C_CLR)     -0.405    27.762    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         27.762    
                         arrival time                         -27.628    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.304ns  (logic 0.456ns (3.706%)  route 11.848ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns = ( 28.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.848    27.628    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X16Y106        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614    28.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X16Y106        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[11]/C
                         clock pessimism              0.180    28.347    
                         clock uncertainty           -0.180    28.167    
    SLICE_X16Y106        FDCE (Recov_fdce_C_CLR)     -0.405    27.762    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         27.762    
                         arrival time                         -27.628    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1247]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1247]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1247]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1248]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1248]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1248]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1250]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1250]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1250]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1255]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1255]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1255]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1259]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1259]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1259]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1259]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1260]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1260]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1260]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1260]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1261]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.834    27.615    memoryMapping_inst/AR[0]
    SLICE_X15Y112        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1261]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    memoryMapping_inst/CLK
    SLICE_X15Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1261]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X15Y112        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    memoryMapping_inst/debugSignalsReg_reg[1261]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockControllerPrescalerReg_reg[24]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.278ns  (logic 0.456ns (3.714%)  route 11.822ns (96.286%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns = ( 28.159 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.822    27.602    memoryMapping_inst/AR[0]
    SLICE_X15Y118        FDCE                                         f  memoryMapping_inst/clockControllerPrescalerReg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605    28.159    memoryMapping_inst/CLK
    SLICE_X15Y118        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[24]/C
                         clock pessimism              0.180    28.338    
                         clock uncertainty           -0.180    28.158    
    SLICE_X15Y118        FDCE (Recov_fdce_C_CLR)     -0.405    27.753    memoryMapping_inst/clockControllerPrescalerReg_reg[24]
  -------------------------------------------------------------------
                         required time                         27.753    
                         arrival time                         -27.602    
  -------------------------------------------------------------------
                         slack                                  0.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[385]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.141ns (7.230%)  route 1.809ns (92.770%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.809     3.504    memoryMapping_inst/AR[0]
    SLICE_X47Y146        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[385]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X47Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[385]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X47Y146        FDCE (Remov_fdce_C_CLR)     -0.092     3.317    memoryMapping_inst/debugSignalsReg_reg[385]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockControllerPrescalerReg_reg[26]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.862     3.557    memoryMapping_inst/AR[0]
    SLICE_X12Y119        FDCE                                         f  memoryMapping_inst/clockControllerPrescalerReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    memoryMapping_inst/CLK
    SLICE_X12Y119        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[26]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X12Y119        FDCE (Remov_fdce_C_CLR)     -0.067     3.335    memoryMapping_inst/clockControllerPrescalerReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockControllerPrescalerReg_reg[31]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.862     3.557    memoryMapping_inst/AR[0]
    SLICE_X12Y119        FDCE                                         f  memoryMapping_inst/clockControllerPrescalerReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    memoryMapping_inst/CLK
    SLICE_X12Y119        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[31]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X12Y119        FDCE (Remov_fdce_C_CLR)     -0.067     3.335    memoryMapping_inst/clockControllerPrescalerReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[445]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.141ns (7.090%)  route 1.848ns (92.910%))
  Logic Levels:           0  
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.848     3.542    memoryMapping_inst/AR[0]
    SLICE_X25Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[445]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.918     3.474    memoryMapping_inst/CLK
    SLICE_X25Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[445]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X25Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/debugSignalsReg_reg[445]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1MaxCountReg_reg[1]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.141ns (7.121%)  route 1.839ns (92.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.839     3.534    memoryMapping_inst/AR[0]
    SLICE_X15Y121        FDCE                                         f  memoryMapping_inst/hardwareTimer1MaxCountReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.908     3.464    memoryMapping_inst/CLK
    SLICE_X15Y121        FDCE                                         r  memoryMapping_inst/hardwareTimer1MaxCountReg_reg[1]/C
                         clock pessimism             -0.244     3.220    
                         clock uncertainty            0.180     3.400    
    SLICE_X15Y121        FDCE (Remov_fdce_C_CLR)     -0.092     3.308    memoryMapping_inst/hardwareTimer1MaxCountReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[10]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.017%)  route 1.868ns (92.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.868     3.563    memoryMapping_inst/AR[0]
    SLICE_X50Y117        FDCE                                         f  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/CLK
    SLICE_X50Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[10]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.067     3.336    memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[12]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.017%)  route 1.868ns (92.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.868     3.563    memoryMapping_inst/AR[0]
    SLICE_X50Y117        FDCE                                         f  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/CLK
    SLICE_X50Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[12]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.067     3.336    memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[14]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.017%)  route 1.868ns (92.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.868     3.563    memoryMapping_inst/AR[0]
    SLICE_X50Y117        FDCE                                         f  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/CLK
    SLICE_X50Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[14]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.067     3.336    memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[9]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.141ns (7.017%)  route 1.868ns (92.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.868     3.563    memoryMapping_inst/AR[0]
    SLICE_X50Y117        FDCE                                         f  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/CLK
    SLICE_X50Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[9]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X50Y117        FDCE (Remov_fdce_C_CLR)     -0.067     3.336    memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[16]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.141ns (7.077%)  route 1.851ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.851     3.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X16Y108        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.918     3.474    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X16Y108        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[16]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.228    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.454ns  (logic 0.952ns (12.772%)  route 6.502ns (87.228%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns
    Source Clock Delay      (SCD):    8.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.277    11.925    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.049 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           2.129    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.639    15.940    memoryMapping_inst/D[80]
    SLICE_X15Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611     8.165    memoryMapping_inst/CLK
    SLICE_X15Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.299ns (12.228%)  route 2.146ns (87.772%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.475     3.368    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X28Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.413 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.835     4.248    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I4_O)        0.045     4.293 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.700     4.992    memoryMapping_inst/D[80]
    SLICE_X15Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X15Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  sysClk

Max Delay          1286 Endpoints
Min Delay          1286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[831]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.221ns  (logic 9.416ns (44.371%)  route 11.805ns (55.629%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.618 f  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.570    27.188    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X57Y145        LUT6 (Prop_lut6_I5_O)        0.306    27.494 f  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.746    28.240    CPU_Core_inst/CU/D[207]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.124    28.364 f  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.161    28.525    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X56Y142        LUT6 (Prop_lut6_I1_O)        0.124    28.649 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.444    29.093    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X56Y139        LUT6 (Prop_lut6_I3_O)        0.124    29.217 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.671    29.888    memoryMapping_inst/D[818]
    SLICE_X54Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606     8.160    memoryMapping_inst/CLK
    SLICE_X54Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[794]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.015ns  (logic 9.090ns (45.417%)  route 10.925ns (54.583%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.544 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.547    27.091    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X55Y144        LUT2 (Prop_lut2_I0_O)        0.302    27.393 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=2, routed)           0.417    27.810    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X55Y144        LUT6 (Prop_lut6_I2_O)        0.124    27.934 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.747    28.682    memoryMapping_inst/D[782]
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[788]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.872ns  (logic 8.956ns (45.070%)  route 10.916ns (54.930%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.413 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.437    26.850    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X56Y142        LUT2 (Prop_lut2_I0_O)        0.299    27.149 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.427    27.576    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X56Y140        LUT6 (Prop_lut6_I4_O)        0.124    27.700 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.839    28.539    memoryMapping_inst/D[776]
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[788]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[788]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[787]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.774ns  (logic 8.955ns (45.287%)  route 10.819ns (54.713%))
  Logic Levels:           18  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.281 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.319    26.600    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X54Y139        LUT2 (Prop_lut2_I0_O)        0.306    26.906 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_10/O
                         net (fo=1, routed)           0.282    27.188    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X54Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.312 r  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.165    27.477    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X54Y139        LUT6 (Prop_lut6_I1_O)        0.124    27.601 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.840    28.441    memoryMapping_inst/D[775]
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X56Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[792]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.710ns  (logic 8.946ns (45.388%)  route 10.764ns (54.612%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.527 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[0]
                         net (fo=1, routed)           0.484    27.011    CPU_Core_inst/CU/data12[28]_alias
    SLICE_X50Y144        LUT6 (Prop_lut6_I5_O)        0.299    27.310 r  CPU_Core_inst/CU/resultReg[28]_i_1_comp/O
                         net (fo=3, routed)           1.067    28.377    memoryMapping_inst/D[780]
    SLICE_X55Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[792]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X55Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[792]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[790]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.651ns  (logic 8.976ns (45.678%)  route 10.675ns (54.322%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.430 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.622    27.052    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X55Y147        LUT2 (Prop_lut2_I0_O)        0.302    27.354 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.334    27.688    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X52Y147        LUT6 (Prop_lut6_I4_O)        0.124    27.812 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.506    28.318    memoryMapping_inst/D[778]
    SLICE_X54Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X54Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[789]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.616ns  (logic 9.072ns (46.247%)  route 10.544ns (53.753%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.525 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.589    27.114    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X57Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.417 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.351    27.768    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X56Y145        LUT6 (Prop_lut6_I0_O)        0.124    27.892 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.391    28.283    memoryMapping_inst/D[777]
    SLICE_X56Y145        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[789]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613     8.167    memoryMapping_inst/CLK
    SLICE_X56Y145        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[789]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[795]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.603ns  (logic 9.044ns (46.136%)  route 10.559ns (53.864%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.745    25.517    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X55Y141        LUT2 (Prop_lut2_I0_O)        0.124    25.641 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.641    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.191 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.191    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.305 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.305    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.618 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.570    27.188    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X57Y145        LUT6 (Prop_lut6_I5_O)        0.306    27.494 r  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.777    28.270    memoryMapping_inst/D[783]
    SLICE_X55Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X55Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[795]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[782]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.452ns  (logic 8.857ns (45.532%)  route 10.595ns (54.468%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.487    25.259    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X55Y140        LUT2 (Prop_lut2_I0_O)        0.124    25.383 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.383    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.963 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[2]
                         net (fo=1, routed)           0.462    26.424    CPU_Core_inst/CU/flagsReg[3]_i_10_0[1]
    SLICE_X56Y138        LUT5 (Prop_lut5_I0_O)        0.302    26.726 r  CPU_Core_inst/CU/resultReg[18]_i_3/O
                         net (fo=1, routed)           0.000    26.726    CPU_Core_inst/CU/resultReg[18]_i_3_n_0
    SLICE_X56Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    26.940 r  CPU_Core_inst/CU/resultReg_reg[18]_i_1/O
                         net (fo=3, routed)           1.179    28.119    memoryMapping_inst/D[770]
    SLICE_X57Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X57Y148        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[783]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.403ns  (logic 8.831ns (45.514%)  route 10.572ns (54.486%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns
    Source Clock Delay      (SCD):    8.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.725     8.667    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X33Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_fdre_C_Q)         0.456     9.123 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[2]/Q
                         net (fo=3, routed)           0.669     9.792    CPU_Core_inst/interruptController_inst/Q[2]
    SLICE_X32Y133        LUT4 (Prop_lut4_I2_O)        0.124     9.916 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.597    10.513    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X34Y133        LUT4 (Prop_lut4_I1_O)        0.124    10.637 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.594    11.231    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X34Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.355 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.468    11.823    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X35Y136        LUT5 (Prop_lut5_I1_O)        0.124    11.947 r  CPU_Core_inst/CU/debugSignalsReg[83]_i_1/O
                         net (fo=161, routed)         1.415    13.362    CPU_Core_inst/RegisterFile_inst/p_1_out__1[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4/O
                         net (fo=1, routed)           0.000    13.486    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[157]_i_4_n_0
    SLICE_X33Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    13.698 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[157]_i_2/O
                         net (fo=3, routed)           0.762    14.460    CPU_Core_inst/CU/debugSignalsReg_reg[157]_0
    SLICE_X43Y141        LUT6 (Prop_lut6_I3_O)        0.299    14.759 r  CPU_Core_inst/CU/debugSignalsReg[157]_i_1/O
                         net (fo=10, routed)          0.902    15.661    CPU_Core_inst/CU/D[81]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.124    15.785 r  CPU_Core_inst/CU/p_1_out__0_i_177/O
                         net (fo=4, routed)           1.111    16.896    CPU_Core_inst/CU/p_1_out__0_i_177_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I1_O)        0.124    17.020 f  CPU_Core_inst/CU/p_1_out__0_i_98/O
                         net (fo=2, routed)           0.649    17.669    CPU_Core_inst/CU/p_1_out__0_i_98_n_0
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.124    17.793 r  CPU_Core_inst/CU/p_1_out__0_i_35/O
                         net (fo=3, routed)           0.738    18.531    CPU_Core_inst/CU/p_1_out__0_i_35_n_0
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.124    18.655 r  CPU_Core_inst/CU/p_1_out__0_i_10/O
                         net (fo=5, routed)           0.561    19.215    CPU_Core_inst/ALU_inst/D[68]
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    23.251 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.253    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.771 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.487    25.259    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X55Y140        LUT2 (Prop_lut2_I0_O)        0.124    25.383 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.383    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.023 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[3]
                         net (fo=1, routed)           0.337    26.359    CPU_Core_inst/ALU_inst/data12[19]
    SLICE_X56Y139        LUT2 (Prop_lut2_I0_O)        0.306    26.665 r  CPU_Core_inst/ALU_inst/resultReg[19]_i_4/O
                         net (fo=1, routed)           0.423    27.088    CPU_Core_inst/CU/resultReg_reg[19]
    SLICE_X56Y138        LUT6 (Prop_lut6_I4_O)        0.124    27.212 r  CPU_Core_inst/CU/resultReg[19]_i_1/O
                         net (fo=3, routed)           0.857    28.070    memoryMapping_inst/D[771]
    SLICE_X56Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.614     8.168    memoryMapping_inst/CLK
    SLICE_X56Y147        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[783]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[963]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X49Y126        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDCE (Prop_fdce_C_Q)         0.128     2.755 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[7]/Q
                         net (fo=1, routed)           0.052     2.807    memoryMapping_inst/hardwareTimer3Debug[7]
    SLICE_X49Y126        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[963]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.904     3.460    memoryMapping_inst/CLK
    SLICE_X49Y126        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[963]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1040]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X25Y127        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y127        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[84]/Q
                         net (fo=1, routed)           0.053     2.810    memoryMapping_inst/hardwareTimer3Debug[84]
    SLICE_X25Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1040]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/CLK
    SLICE_X25Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1040]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1027]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X31Y120        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[71]/Q
                         net (fo=1, routed)           0.053     2.810    memoryMapping_inst/hardwareTimer3Debug[71]
    SLICE_X31Y120        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/CLK
    SLICE_X31Y120        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1027]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1124]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X19Y125        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDCE (Prop_fdce_C_Q)         0.128     2.755 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[4]/Q
                         net (fo=1, routed)           0.054     2.810    memoryMapping_inst/hardwareTimer1Debug[4]
    SLICE_X19Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.903     3.459    memoryMapping_inst/CLK
    SLICE_X19Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1124]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1136]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.128     2.755 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[16]/Q
                         net (fo=1, routed)           0.054     2.810    memoryMapping_inst/hardwareTimer1Debug[16]
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1136]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.903     3.459    memoryMapping_inst/CLK
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1136]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1165]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y124        FDCE (Prop_fdce_C_Q)         0.128     2.755 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[45]/Q
                         net (fo=1, routed)           0.055     2.810    memoryMapping_inst/hardwareTimer1Debug[45]
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1165]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.903     3.459    memoryMapping_inst/CLK
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1165]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1044]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.635     2.629    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X23Y128        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.128     2.757 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/Q
                         net (fo=1, routed)           0.053     2.811    memoryMapping_inst/hardwareTimer3Debug[88]
    SLICE_X23Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1044]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X23Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1044]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[969]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.635     2.629    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X51Y128        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.128     2.757 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[13]/Q
                         net (fo=1, routed)           0.053     2.811    memoryMapping_inst/hardwareTimer3Debug[13]
    SLICE_X51Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[969]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X51Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[969]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1031]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.635     2.629    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X29Y119        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDCE (Prop_fdce_C_Q)         0.128     2.757 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[75]/Q
                         net (fo=1, routed)           0.054     2.812    memoryMapping_inst/hardwareTimer3Debug[75]
    SLICE_X29Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1031]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X29Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1031]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1135]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.637     2.631    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X11Y120        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDCE (Prop_fdce_C_Q)         0.128     2.759 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[15]/Q
                         net (fo=1, routed)           0.053     2.813    memoryMapping_inst/hardwareTimer1Debug[15]
    SLICE_X11Y120        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1135]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    memoryMapping_inst/CLK
    SLICE_X11Y120        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1135]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.912ns  (logic 4.206ns (38.550%)  route 6.705ns (61.450%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.854    15.896    VGA_Red_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.398 r  VGA_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.398    VGA_Red[3]
    N19                                                               r  VGA_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.764ns  (logic 4.199ns (39.011%)  route 6.565ns (60.989%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.714    15.756    VGA_Red_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.251 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.251    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 4.223ns (39.695%)  route 6.415ns (60.305%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.564    15.606    VGA_Red_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.125 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.125    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.473ns  (logic 4.207ns (40.175%)  route 6.265ns (59.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.414    15.456    VGA_Red_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.959 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.959    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 4.229ns (40.880%)  route 6.115ns (59.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.264    15.306    VGA_Red_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.831 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.831    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 4.228ns (40.911%)  route 6.107ns (59.089%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.255    15.297    VGA_Red_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.821 r  VGA_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.821    VGA_Red[2]
    J19                                                               r  VGA_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 4.207ns (41.789%)  route 5.861ns (58.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.656    10.524    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.648 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.403    15.051    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    18.555 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    18.555    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 4.223ns (42.348%)  route 5.750ns (57.652%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.898    14.940    VGA_Red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.460 r  VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.460    VGA_Red[1]
    H19                                                               r  VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.234ns (43.468%)  route 5.507ns (56.532%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X48Y77         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.456     8.943 f  VGA_Controller_inst/verticalCount3_reg[8]/Q
                         net (fo=1, routed)           0.801     9.744    VGA_Controller_inst/verticalCount3_reg_n_0_[8]
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.124     9.868 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.050    10.918    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.656    14.698    VGA_Red_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.228 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.228    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.182ns  (logic 4.077ns (44.398%)  route 5.105ns (55.602%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     8.943 r  VGA_Controller_inst/horizontalCount3_reg[6]/Q
                         net (fo=1, routed)           1.088    10.031    VGA_Controller_inst/horizontalCount3_reg_n_0_[6]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.155 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.017    14.172    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    17.669 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    17.669    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.417ns (51.629%)  route 1.328ns (48.371%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.228     4.061    VGA_Red_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.292 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.292    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.406ns (49.434%)  route 1.438ns (50.566%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.338     4.171    VGA_Red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.392 r  VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.392    VGA_Red[1]
    H19                                                               r  VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.384ns (46.872%)  route 1.568ns (53.128%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X44Y78         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  VGA_Controller_inst/horizontalCount3_reg[5]/Q
                         net (fo=1, routed)           0.162     2.852    VGA_Controller_inst/horizontalCount3_reg_n_0_[5]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.897 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.406     4.303    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     5.501 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.501    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.411ns (47.008%)  route 1.590ns (52.992%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.490     4.323    VGA_Red_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.548 r  VGA_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.548    VGA_Red[2]
    J19                                                               r  VGA_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.412ns (46.899%)  route 1.598ns (53.101%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.498     4.331    VGA_Red_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     5.557 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.557    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.391ns (45.564%)  route 1.661ns (54.436%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.561     4.394    VGA_Red_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.598 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.598    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.413ns (45.467%)  route 1.695ns (54.533%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X46Y76         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     2.711 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.137     2.848    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.893 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.558     4.451    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     5.655 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.655    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.406ns (44.914%)  route 1.724ns (55.086%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.624     4.457    VGA_Red_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.677 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.677    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.383ns (43.618%)  route 1.787ns (56.382%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.687     4.520    VGA_Red_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.716 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.716    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.230ns  (logic 1.390ns (43.027%)  route 1.840ns (56.973%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.550     2.547    VGA_Controller_inst/CLK
    SLICE_X47Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     2.688 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.100     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.740     4.573    VGA_Red_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     5.776 r  VGA_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.776    VGA_Red[3]
    N19                                                               r  VGA_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574    10.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.183 f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.197    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    10.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.398ns  (logic 7.067ns (24.885%)  route 21.331ns (75.115%))
  Logic Levels:           15  (CARRY4=2 LUT1=1 LUT2=1 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.802     8.744    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X2Y134         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.518     9.262 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.905    10.167    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X4Y133         LUT1 (Prop_lut1_I0_O)        0.124    10.291 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_134/O
                         net (fo=1, routed)           0.000    10.291    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_134_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.538 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_99/O[0]
                         net (fo=2, routed)           0.697    11.235    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.299    11.534 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_127/O
                         net (fo=1, routed)           0.000    11.534    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_127_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.958 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88/O[1]
                         net (fo=324, routed)        12.065    24.023    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88_n_6
    SLICE_X44Y148        LUT6 (Prop_lut6_I2_O)        0.303    24.326 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_404/O
                         net (fo=1, routed)           0.000    24.326    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_404_n_0
    SLICE_X44Y148        MUXF7 (Prop_muxf7_I1_O)      0.217    24.543 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_234/O
                         net (fo=1, routed)           0.000    24.543    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_234_n_0
    SLICE_X44Y148        MUXF8 (Prop_muxf8_I1_O)      0.094    24.637 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_150/O
                         net (fo=1, routed)           1.088    25.725    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_150_n_0
    SLICE_X44Y147        LUT6 (Prop_lut6_I3_O)        0.316    26.041 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_114/O
                         net (fo=1, routed)           2.086    28.127    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_114_n_0
    SLICE_X14Y135        LUT6 (Prop_lut6_I0_O)        0.124    28.251 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_52/O
                         net (fo=1, routed)           0.407    28.658    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_52_n_0
    SLICE_X15Y135        LUT6 (Prop_lut6_I5_O)        0.124    28.782 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000    28.782    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25_n_0
    SLICE_X15Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    28.994 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.598    29.592    memoryMapping_inst/serialInterface_inst/tx0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.299    29.891 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.452    30.343    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I0_O)        0.124    30.467 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.541    31.008    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X5Y132         LUT6 (Prop_lut6_I0_O)        0.124    31.132 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.493    33.624    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    37.142 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    37.142    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.672ns  (logic 6.111ns (34.580%)  route 11.561ns (65.420%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734     8.676    memoryMapping_inst/CLK
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     9.132 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=5, routed)           1.186    10.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[40]
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.124    10.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3/O
                         net (fo=1, routed)           0.000    10.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.957    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.819    12.110    memoryMapping_inst/plusOp[14]
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.303    12.413 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.667    13.080    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X23Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           1.054    14.258    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.152    14.410 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.808    15.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X22Y108        LUT5 (Prop_lut5_I2_O)        0.326    15.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.720    16.264    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.807    17.195    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.500    22.819    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    26.349 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    26.349    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.236ns  (logic 5.758ns (33.406%)  route 11.478ns (66.594%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734     8.676    memoryMapping_inst/CLK
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     9.132 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=5, routed)           1.186    10.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[40]
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.124    10.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3/O
                         net (fo=1, routed)           0.000    10.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.812    11.989    memoryMapping_inst/plusOp[10]
    SLICE_X20Y110        LUT6 (Prop_lut6_I5_O)        0.303    12.292 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.787    13.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X24Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.967    14.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X25Y108        LUT5 (Prop_lut5_I2_O)        0.124    14.293 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.433    14.727    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X25Y108        LUT6 (Prop_lut6_I1_O)        0.124    14.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.636    15.487    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X25Y107        LUT6 (Prop_lut6_I0_O)        0.124    15.611 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.596    16.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X23Y108        LUT6 (Prop_lut6_I0_O)        0.124    16.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           6.062    22.392    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.912 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    25.912    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.054ns  (logic 5.979ns (35.062%)  route 11.074ns (64.938%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.735     8.677    memoryMapping_inst/CLK
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=16, routed)          0.766     9.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[33]
    SLICE_X19Y110        LUT1 (Prop_lut1_I0_O)        0.124    10.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_7/O
                         net (fo=1, routed)           0.000    10.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_7_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/O[1]
                         net (fo=2, routed)           1.103    11.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/plusOp[6]
    SLICE_X19Y109        LUT6 (Prop_lut6_I5_O)        0.303    12.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.879    13.174    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X19Y109        LUT5 (Prop_lut5_I4_O)        0.124    13.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.977    14.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X23Y108        LUT5 (Prop_lut5_I2_O)        0.152    14.428 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           1.009    15.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X23Y107        LUT6 (Prop_lut6_I5_O)        0.326    15.762 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.415    16.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           5.925    22.227    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    25.731 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    25.731    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.568ns  (logic 5.900ns (35.614%)  route 10.667ns (64.386%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.735     8.677    memoryMapping_inst/CLK
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDCE (Prop_fdce_C_Q)         0.456     9.133 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[1]/Q
                         net (fo=16, routed)          0.766     9.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[33]
    SLICE_X19Y110        LUT1 (Prop_lut1_I0_O)        0.124    10.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_7/O
                         net (fo=1, routed)           0.000    10.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_7_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/O[1]
                         net (fo=2, routed)           1.103    11.992    memoryMapping_inst/IO_SevenSegmentDisplay_inst/plusOp[6]
    SLICE_X19Y109        LUT6 (Prop_lut6_I5_O)        0.303    12.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.879    13.174    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X19Y109        LUT5 (Prop_lut5_I4_O)        0.124    13.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.654    13.953    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X23Y109        LUT5 (Prop_lut5_I2_O)        0.124    14.077 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.595    14.672    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I3_O)        0.124    14.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9/O
                         net (fo=1, routed)           0.425    15.221    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9_n_0
    SLICE_X23Y107        LUT6 (Prop_lut6_I0_O)        0.124    15.345 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.306    15.651    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I5_O)        0.124    15.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           5.938    21.713    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    25.245 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    25.245    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.312ns  (logic 5.649ns (34.632%)  route 10.663ns (65.368%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734     8.676    memoryMapping_inst/CLK
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     9.132 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=5, routed)           1.186    10.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[40]
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.124    10.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3/O
                         net (fo=1, routed)           0.000    10.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.812    11.989    memoryMapping_inst/plusOp[10]
    SLICE_X20Y110        LUT6 (Prop_lut6_I5_O)        0.303    12.292 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.787    13.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X24Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.966    14.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X25Y108        LUT5 (Prop_lut5_I2_O)        0.124    14.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.800    15.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    15.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.426    15.643    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X22Y107        LUT5 (Prop_lut5_I0_O)        0.124    15.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           5.686    21.453    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.988 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.988    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.158ns  (logic 6.000ns (37.131%)  route 10.158ns (62.869%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734     8.676    memoryMapping_inst/CLK
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     9.132 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=5, routed)           1.186    10.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[40]
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.124    10.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3/O
                         net (fo=1, routed)           0.000    10.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.957    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2_n_0
    SLICE_X19Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.291 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]_i_2/O[1]
                         net (fo=2, routed)           0.819    12.110    memoryMapping_inst/plusOp[14]
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.303    12.413 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.667    13.080    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X23Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           1.047    14.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.152    14.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1/O
                         net (fo=1, routed)           0.720    15.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I2_O)        0.332    15.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.159    15.614    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           5.561    21.299    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    24.834 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    24.834    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.125ns  (logic 5.749ns (35.650%)  route 10.376ns (64.350%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.734     8.676    memoryMapping_inst/CLK
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     9.132 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[8]/Q
                         net (fo=5, routed)           1.186    10.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[40]
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.124    10.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3/O
                         net (fo=1, routed)           0.000    10.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[8]_i_3_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.812    11.989    memoryMapping_inst/plusOp[10]
    SLICE_X20Y110        LUT6 (Prop_lut6_I5_O)        0.303    12.292 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.787    13.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X24Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.967    14.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X25Y108        LUT5 (Prop_lut5_I2_O)        0.124    14.293 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.505    14.799    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.416    15.339    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X24Y107        LUT6 (Prop_lut6_I0_O)        0.124    15.463 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.582    16.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X23Y107        LUT5 (Prop_lut5_I4_O)        0.124    16.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.122    21.291    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.801 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    24.801    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 4.757ns (38.355%)  route 7.645ns (61.645%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.728     8.670    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X22Y118        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDCE (Prop_fdce_C_Q)         0.456     9.126 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[2]/Q
                         net (fo=43, routed)          3.225    12.351    memoryMapping_inst/hardwareTimer0_inst/Q[2]
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.124    12.475 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_9/O
                         net (fo=1, routed)           0.000    12.475    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_9_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.008 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.108    14.116    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2_n_0
    SLICE_X37Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.240 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.313    17.553    digitalIO_pins_IOBUF[8]_inst/I
    A14                  OBUFT (Prop_obuft_I_O)       3.520    21.072 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.072    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.383ns  (logic 4.891ns (39.497%)  route 7.492ns (60.503%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.728     8.670    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X22Y118        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDCE (Prop_fdce_C_Q)         0.419     9.089 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=42, routed)          3.724    12.813    memoryMapping_inst/hardwareTimer0_inst/Q[3]
    SLICE_X50Y117        LUT4 (Prop_lut4_I3_O)        0.299    13.112 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000    13.112    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_9_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.645 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.797    14.442    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_2_n_0
    SLICE_X52Y117        LUT3 (Prop_lut3_I0_O)        0.124    14.566 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.971    17.537    digitalIO_pins_IOBUF[1]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.516    21.053 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.053    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 0.965ns (45.122%)  route 1.174ns (54.878%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/CLK
    SLICE_X32Y118        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.141     2.771 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.174     3.945    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.769 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.769    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 0.965ns (45.099%)  route 1.175ns (54.901%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X48Y116        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141     2.775 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=6, routed)           1.175     3.950    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.774 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.774    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.006ns (46.249%)  route 1.169ns (53.751%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/CLK
    SLICE_X33Y118        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDCE (Prop_fdce_C_Q)         0.128     2.758 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.169     3.927    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.805 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.805    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.005ns (46.221%)  route 1.169ns (53.779%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.639     2.633    memoryMapping_inst/CLK
    SLICE_X49Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.128     2.761 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=6, routed)           1.169     3.930    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.807 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.807    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.005ns (45.691%)  route 1.195ns (54.309%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/CLK
    SLICE_X32Y118        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDCE (Prop_fdce_C_Q)         0.128     2.758 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.195     3.953    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.830 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.830    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 0.988ns (44.663%)  route 1.224ns (55.337%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/CLK
    SLICE_X34Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDCE (Prop_fdce_C_Q)         0.164     2.792 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.224     4.016    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.840 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.840    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 0.965ns (42.712%)  route 1.294ns (57.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.639     2.633    memoryMapping_inst/CLK
    SLICE_X49Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/Q
                         net (fo=6, routed)           1.294     4.068    digitalIO_pins_IOBUF[1]_inst/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.892 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.892    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 0.965ns (42.152%)  route 1.324ns (57.848%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/CLK
    SLICE_X33Y118        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDCE (Prop_fdce_C_Q)         0.141     2.771 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/Q
                         net (fo=4, routed)           1.324     4.095    digitalIO_pins_IOBUF[12]_inst/T
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.919 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.919    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.006ns (43.854%)  route 1.288ns (56.146%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X48Y116        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.128     2.762 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/Q
                         net (fo=6, routed)           1.288     4.050    digitalIO_pins_IOBUF[4]_inst/T
    H1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.928 r  digitalIO_pins_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.928    digitalIO_pins[4]
    H1                                                                r  digitalIO_pins[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.428ns (62.336%)  route 0.863ns (37.664%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.668     2.662    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X6Y132         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.164     2.826 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[1]/Q
                         net (fo=12, routed)          0.165     2.991    memoryMapping_inst/serialInterface_inst/B[1]
    SLICE_X5Y132         LUT6 (Prop_lut6_I1_O)        0.045     3.036 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.698     3.734    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.953 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.953    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  VGA_clk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 0.124ns (2.166%)  route 5.600ns (97.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          1.111     5.724    VGA_Controller_inst/E[0]
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.427     7.984    VGA_Controller_inst/CLK
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 0.124ns (2.166%)  route 5.600ns (97.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          1.111     5.724    VGA_Controller_inst/E[0]
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.427     7.984    VGA_Controller_inst/CLK
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 0.124ns (2.166%)  route 5.600ns (97.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          1.111     5.724    VGA_Controller_inst/E[0]
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.427     7.984    VGA_Controller_inst/CLK
    SLICE_X50Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/pixelReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 0.124ns (2.202%)  route 5.507ns (97.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          1.017     5.631    VGA_Controller_inst/E[0]
    SLICE_X48Y76         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.426     7.983    VGA_Controller_inst/CLK
    SLICE_X48Y76         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 0.124ns (2.219%)  route 5.465ns (97.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.975     5.589    VGA_Controller_inst/E[0]
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.427     7.984    VGA_Controller_inst/CLK
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 0.124ns (2.219%)  route 5.465ns (97.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y71         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.975     5.589    VGA_Controller_inst/E[0]
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.427     7.984    VGA_Controller_inst/CLK
    SLICE_X51Y76         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.146ns (2.686%)  route 5.289ns (97.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_Controller_inst/VGA_clkLocked
    SLICE_X50Y71         LUT3 (Prop_lut3_I1_O)        0.146     4.636 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.799     5.435    VGA_Controller_inst/verticalCount1
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.425     7.982    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.146ns (2.686%)  route 5.289ns (97.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_Controller_inst/VGA_clkLocked
    SLICE_X50Y71         LUT3 (Prop_lut3_I1_O)        0.146     4.636 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.799     5.435    VGA_Controller_inst/verticalCount1
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.425     7.982    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.146ns (2.686%)  route 5.289ns (97.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_Controller_inst/VGA_clkLocked
    SLICE_X50Y71         LUT3 (Prop_lut3_I1_O)        0.146     4.636 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.799     5.435    VGA_Controller_inst/verticalCount1
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.425     7.982    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 0.146ns (2.686%)  route 5.289ns (97.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_Controller_inst/VGA_clkLocked
    SLICE_X50Y71         LUT3 (Prop_lut3_I1_O)        0.146     4.636 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.799     5.435    VGA_Controller_inst/verticalCount1
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.425     7.982    VGA_Controller_inst/CLK
    SLICE_X52Y75         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.168%)  route 1.299ns (82.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.255     1.568    VGA_Controller_inst/E[0]
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.168%)  route 1.299ns (82.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.255     1.568    VGA_Controller_inst/E[0]
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.168%)  route 1.299ns (82.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.255     1.568    VGA_Controller_inst/E[0]
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.168%)  route 1.299ns (82.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.255     1.568    VGA_Controller_inst/E[0]
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.269ns (17.168%)  route 1.299ns (82.832%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.255     1.568    VGA_Controller_inst/E[0]
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.817     3.376    VGA_Controller_inst/CLK
    SLICE_X49Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.267ns (16.746%)  route 1.329ns (83.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_Controller_inst/enableSw_IBUF
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.043     1.312 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.284     1.596    VGA_Controller_inst/verticalCount1
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.267ns (16.746%)  route 1.329ns (83.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_Controller_inst/enableSw_IBUF
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.043     1.312 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.284     1.596    VGA_Controller_inst/verticalCount1
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.267ns (16.746%)  route 1.329ns (83.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_Controller_inst/enableSw_IBUF
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.043     1.312 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.284     1.596    VGA_Controller_inst/verticalCount1
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.267ns (16.746%)  route 1.329ns (83.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_Controller_inst/enableSw_IBUF
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.043     1.312 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.284     1.596    VGA_Controller_inst/verticalCount1
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X52Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.267ns (16.746%)  route 1.329ns (83.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.044     1.269    VGA_Controller_inst/enableSw_IBUF
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.043     1.312 r  VGA_Controller_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.284     1.596    VGA_Controller_inst/verticalCount1
    SLICE_X53Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.819     3.378    VGA_Controller_inst/CLK
    SLICE_X53Y76         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay          3834 Endpoints
Min Delay          3834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][2]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][30]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][30]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][3]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][4]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.704ns (8.269%)  route 18.905ns (91.731%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.737    20.609    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X32Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][11]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.176ns  (logic 1.704ns (8.447%)  route 18.472ns (91.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.304    20.176    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X45Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X45Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][11]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][7]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.176ns  (logic 1.704ns (8.447%)  route 18.472ns (91.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.304    20.176    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X45Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X45Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.061ns  (logic 1.704ns (8.495%)  route 18.357ns (91.505%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.167    15.748    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.872 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.190    20.061    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X40Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X40Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.978ns  (logic 1.704ns (8.530%)  route 18.273ns (91.470%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           2.000     3.457    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.165    15.746    internalClockGenerator_inst/enable0_out
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.124    15.870 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.108    19.978    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X39Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.603     8.157    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X39Y136        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.224ns (26.397%)  route 0.625ns (73.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.625     0.850    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X0Y128         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.938     3.494    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X0Y128         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[4]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.263ns (23.636%)  route 0.849ns (76.364%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  digitalIO_pins[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[4]_inst/IO
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[4]_inst/IBUF/O
                         net (fo=2, routed)           0.849     1.067    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X49Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.112 r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug[8]_i_1__3/O
                         net (fo=1, routed)           0.000     1.112    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/p_0_out[8]
    SLICE_X49Y113        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/CLK
    SLICE_X49Y113        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[3]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.248ns (22.015%)  route 0.880ns (77.985%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  digitalIO_pins[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[3]_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  digitalIO_pins_IOBUF[3]_inst/IBUF/O
                         net (fo=2, routed)           0.880     1.083    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X51Y114        LUT4 (Prop_lut4_I2_O)        0.045     1.128 r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.128    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/p_0_out[8]
    SLICE_X51Y114        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/CLK
    SLICE_X51Y114        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[2]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.266ns (21.742%)  route 0.959ns (78.258%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  digitalIO_pins[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[2]_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  digitalIO_pins_IOBUF[2]_inst/IBUF/O
                         net (fo=2, routed)           0.959     1.180    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X53Y116        LUT4 (Prop_lut4_I2_O)        0.045     1.225 r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.225    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/p_0_out[8]
    SLICE_X53Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/CLK
    SLICE_X53Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[1]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.274ns (22.069%)  route 0.968ns (77.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  digitalIO_pins[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[1]_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  digitalIO_pins_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           0.968     1.198    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X52Y117        LUT4 (Prop_lut4_I2_O)        0.045     1.243 r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.243    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/p_0_out[8]
    SLICE_X52Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/CLK
    SLICE_X52Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[7]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.265ns (19.439%)  route 1.100ns (80.561%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  digitalIO_pins[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[7]_inst/IO
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           1.100     1.320    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X38Y111        LUT4 (Prop_lut4_I2_O)        0.045     1.365 r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug[8]_i_1__6/O
                         net (fo=1, routed)           0.000     1.365    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/p_0_out[8]
    SLICE_X38Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/CLK
    SLICE_X38Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[5]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.265ns (19.234%)  route 1.113ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  digitalIO_pins[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[5]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[5]_inst/IBUF/O
                         net (fo=2, routed)           1.113     1.333    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X51Y118        LUT4 (Prop_lut4_I2_O)        0.045     1.378 r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.378    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/p_0_out[8]
    SLICE_X51Y118        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/CLK
    SLICE_X51Y118        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[0]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.263ns (18.107%)  route 1.191ns (81.893%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  digitalIO_pins[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[0]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.191     1.409    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X41Y120        LUT4 (Prop_lut4_I2_O)        0.045     1.454 r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug[8]_i_1/O
                         net (fo=1, routed)           0.000     1.454    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/p_0_out[8]
    SLICE_X41Y120        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/CLK
    SLICE_X41Y120        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[6]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.267ns (18.368%)  route 1.187ns (81.632%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  digitalIO_pins[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[6]_inst/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  digitalIO_pins_IOBUF[6]_inst/IBUF/O
                         net (fo=2, routed)           1.187     1.409    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.454 r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug[8]_i_1__5/O
                         net (fo=1, routed)           0.000     1.454    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/p_0_out[8]
    SLICE_X40Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/CLK
    SLICE_X40Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[15]
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.386ns (23.105%)  route 1.284ns (76.895%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  digitalIO_pins[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[15]_inst/IO
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  digitalIO_pins_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.881     1.086    memoryMapping_inst/digitalIO_pins_IBUF[15]
    SLICE_X31Y122        LUT6 (Prop_lut6_I0_O)        0.045     1.131 r  memoryMapping_inst/dataOut[0]_i_35/O
                         net (fo=1, routed)           0.154     1.286    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_0
    SLICE_X31Y122        LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_15/O
                         net (fo=1, routed)           0.103     1.433    CPU_Core_inst/ALU_inst/dataOut[0]_i_15_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.045     1.478 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_4/O
                         net (fo=1, routed)           0.146     1.624    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.045     1.669 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.669    memoryMapping_inst/dataOut_reg[31]_1[0]
    SLICE_X32Y122        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.903     3.459    memoryMapping_inst/CLK
    SLICE_X32Y122        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.593ns (26.364%)  route 4.448ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.041    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.593ns (26.364%)  route 4.448ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.041    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.593ns (26.364%)  route 4.448ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.041    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.593ns (26.364%)  route 4.448ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.041    clear
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y124        FDRE                                         r  debounceCount_reg[15]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 1.593ns (26.455%)  route 4.428ns (73.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     6.020    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 1.593ns (26.455%)  route 4.428ns (73.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     6.020    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 1.593ns (26.455%)  route 4.428ns (73.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.688     6.020    clear
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.595     4.936    externalClk_IBUF_BUFG
    SLICE_X52Y125        FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.619ns (27.094%)  route 4.356ns (72.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.150     5.359 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.616     5.974    programmingModeReg
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.597     4.938    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.593ns (26.854%)  route 4.338ns (73.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     5.931    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598     4.939    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 1.593ns (26.854%)  route 4.338ns (73.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.740     5.209    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.124     5.333 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     5.931    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.598     4.939    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.237ns (14.826%)  route 1.359ns (85.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.359     1.596    programmingMode_IBUF
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.904     2.032    externalClk_IBUF_BUFG
    SLICE_X53Y123        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.816%)  route 1.564ns (88.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           1.564     1.773    resetBtn_IBUF
    SLICE_X5Y136         FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.071    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.282ns (14.271%)  route 1.692ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.973    clear
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.282ns (14.271%)  route 1.692ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.973    clear
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.282ns (14.271%)  route 1.692ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.973    clear
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.282ns (14.271%)  route 1.692ns (85.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     1.973    clear
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X52Y121        FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.282ns (14.210%)  route 1.700ns (85.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     1.982    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.282ns (14.210%)  route 1.700ns (85.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     1.982    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.282ns (14.210%)  route 1.700ns (85.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     1.982    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[6]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.282ns (14.210%)  route 1.700ns (85.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.499     1.736    programmingMode_IBUF
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     1.982    clear
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.906     2.034    externalClk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  debounceCount_reg[7]/C





