
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104421                       # Number of seconds simulated
sim_ticks                                104420627226                       # Number of ticks simulated
final_tick                               634058344536                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207489                       # Simulator instruction rate (inst/s)
host_op_rate                                   268907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6757820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921976                       # Number of bytes of host memory used
host_seconds                                 15451.82                       # Real time elapsed on the host
sim_insts                                  3206083685                       # Number of instructions simulated
sim_ops                                    4155105069                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2206080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1503488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1011456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4725760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1465600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1465600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11746                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7902                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36920                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11450                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11450                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21126860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14398381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9686362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45256959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14035541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14035541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14035541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21126860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14398381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9686362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59292500                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250409179                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21414487                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17437782                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918685                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8814746                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138923                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235905                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86903                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193725885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120540229                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21414487                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374828                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25475559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5744247                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8532022                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11851582                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231527817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206052258     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725645      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140183      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310957      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951955      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107803      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          756957      0.33%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931697      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550362      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231527817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085518                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481373                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191391540                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10905236                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25334365                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108852                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787820                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650483                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145472645                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51704                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787820                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191648475                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7288705                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2461431                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25187017                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1154357                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145258302                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2474                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422967                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       570208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        39127                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203251476                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676990663                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676990663                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34800770                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33650                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17569                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3610001                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13984198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295685                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693980                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144745678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137434675                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83119                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20223614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41349206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231527817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173474732     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24504311     10.58%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388761      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988316      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570663      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583835      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186729      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778067      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52403      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231527817                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961129     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145029     11.38%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168495     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113943601     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016564      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653617      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804813      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137434675                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548840                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274653                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009275                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507754939                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165003621                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133621005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138709328                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153461                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1832598                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140423                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          562                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787820                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6539562                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286333                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144779323                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13984198                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849989                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17565                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        221721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12636                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2213968                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134847634                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587041                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324096                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243267                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804100                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538509                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133623256                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133621005                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79400426                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213718473                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533611                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371519                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22323335                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942818                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227739997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177948913     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329788     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838846      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819508      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656938      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544250      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533348      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095979      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972427      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227739997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972427                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369557268                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293367256                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18881362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.504092                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.504092                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399346                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399346                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609728653                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184116961                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138184169                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250409179                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18750959                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16644417                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1616979                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9818647                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9582102                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1194929                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46778                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201920574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106137569                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18750959                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10777031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21471865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4942364                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2120443                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12350871                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228829804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207357939     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          977466      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1814449      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1574863      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3173996      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3826320      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          921327      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          504660      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8678784      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228829804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074881                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423857                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200431860                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3624511                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21438682                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22168                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3312582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1841822                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4340                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119580383                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3312582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200673740                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1764992                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1131822                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21209547                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       737113                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119479983                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77472                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       454405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157838038                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540341466                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540341466                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130553483                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27284540                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16500                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8256                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2295308                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20730734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3696315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66394                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832257                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119029464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113053037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72270                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17921219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37646209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228829804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177126                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180445946     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20295890      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10392223      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5987081      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6667174      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3335185      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1336820      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       309963      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59522      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228829804                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209850     48.16%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158961     36.48%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66944     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88800770     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       898662      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8244      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19667666     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3677695      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113053037                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451473                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             435755                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    455443901                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136967448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110448371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113488792                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200124                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3432552                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98917                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3312582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1241138                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57759                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119045964                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20730734                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3696315                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8256                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       729582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1703154                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112052855                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19422087                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1000180                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23099744                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17308726                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3677657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447479                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110478233                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110448371                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63184611                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146082134                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441072                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432528                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88869995                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100180045                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18868374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1620900                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225517222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187954007     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14255629      6.32%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11109013      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2198829      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2781901      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       942382      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4021672      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       889955      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1363834      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225517222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88869995                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100180045                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20895580                       # Number of memory references committed
system.switch_cpus1.commit.loads             17298182                       # Number of loads committed
system.switch_cpus1.commit.membars               8244                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15796336                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87159914                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1269773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1363834                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343201807                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241409497                       # The number of ROB writes
system.switch_cpus1.timesIdled                5324545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21579375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88869995                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100180045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88869995                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.817702                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.817702                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       518788134                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144149886                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126375770                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16488                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250409179                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20530995                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16784789                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002033                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8526711                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8068439                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2105868                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90763                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197827794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115274365                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20530995                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10174307                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24027254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5540508                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4814219                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12118008                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2003653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230174138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206146884     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1156168      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1763289      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2407105      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2466983      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2065252      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1173377      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1724713      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11270367      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230174138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081990                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460344                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195567582                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7092842                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23963250                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        45820                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3504635                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3389035                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141259520                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3504635                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196119389                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1325957                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4374428                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23466702                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1383018                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141169938                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1345                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        312464                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1119                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    196178531                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    656971052                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    656971052                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169723310                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26455218                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39161                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22593                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4019053                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13414983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7351755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       129988                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1599613                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140975868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133786102                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26109                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15925171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37713269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6008                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230174138                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270432                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    173590688     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23076382     10.03%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11935554      5.19%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8985179      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6981526      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2803126      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1784335      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       903453      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       113895      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230174138                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23921     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87273     36.85%     46.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       125619     53.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112088246     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2070237      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16568      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12313549      9.20%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7297502      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133786102                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534270                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             236813                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    498009264                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156940522                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131772356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134022915                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       312038                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2215178                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173129                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           83                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3504635                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1040113                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125978                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141015012                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13414983                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7351755                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1168098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1135152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303250                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131962578                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11609497                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1823524                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18905527                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18658379                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7296030                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526988                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131772565                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131772356                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75849880                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203170778                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526228                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373331                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99398023                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122164360                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18858632                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2035026                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226669503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388732                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176724411     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24626201     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9360111      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4514998      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3737978      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2234457      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1891973      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       838084      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2741290      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226669503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99398023                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122164360                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18378426                       # Number of memory references committed
system.switch_cpus2.commit.loads             11199803                       # Number of loads committed
system.switch_cpus2.commit.membars              16568                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17521197                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110114650                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2492684                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2741290                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           364951205                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285550869                       # The number of ROB writes
system.switch_cpus2.timesIdled                3079865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20235041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99398023                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122164360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99398023                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.519257                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.519257                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396942                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396942                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       594764208                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182845878                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131459189                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33136                       # number of misc regfile writes
system.l20.replacements                         17245                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          689585                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27485                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.089503                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.210313                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.309882                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5834.811141                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4387.668664                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001290                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000421                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569806                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428483                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79889                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79889                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18945                       # number of Writeback hits
system.l20.Writeback_hits::total                18945                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79889                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79889                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79889                       # number of overall hits
system.l20.overall_hits::total                  79889                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17235                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17245                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17235                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17245                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17235                       # number of overall misses
system.l20.overall_misses::total                17245                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2083243                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4104146781                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4106230024                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2083243                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4104146781                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4106230024                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2083243                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4104146781                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4106230024                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97134                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18945                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18945                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97124                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97134                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97124                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97134                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177454                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177538                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.177454                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.177538                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.177454                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.177538                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238128.620888                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238111.338011                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238128.620888                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238111.338011                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238128.620888                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238111.338011                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4204                       # number of writebacks
system.l20.writebacks::total                     4204                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17235                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17245                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17235                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17245                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17235                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17245                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3037334846                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3038798990                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3037334846                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3038798990                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3037334846                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3038798990                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177538                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.177538                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.177454                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.177538                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176230.626400                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 176213.336619                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 176230.626400                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 176213.336619                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 176230.626400                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 176213.336619                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11760                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184662                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22000                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.393727                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          290.162803                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.398890                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4872.311542                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5069.126765                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028336                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.475812                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.495032                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33417                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33417                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8302                       # number of Writeback hits
system.l21.Writeback_hits::total                 8302                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33417                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33417                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33417                       # number of overall hits
system.l21.overall_hits::total                  33417                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11746                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11760                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11746                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11760                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11746                       # number of overall misses
system.l21.overall_misses::total                11760                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3216526                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2687398954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2690615480                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3216526                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2687398954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2690615480                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3216526                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2687398954                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2690615480                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45163                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45177                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8302                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8302                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45163                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45177                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45163                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45177                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260080                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260309                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260080                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260309                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260080                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260309                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 229751.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 228792.691469                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 228793.833333                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 229751.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 228792.691469                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 228793.833333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 229751.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 228792.691469                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 228793.833333                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1875                       # number of writebacks
system.l21.writebacks::total                     1875                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11746                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11760                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11746                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11760                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11746                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11760                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2350840                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1960207895                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1962558735                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2350840                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1960207895                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1962558735                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2350840                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1960207895                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1962558735                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260080                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260309                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260080                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260309                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260080                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260309                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167917.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166883.015069                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166884.246173                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 167917.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166883.015069                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166884.246173                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 167917.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166883.015069                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166884.246173                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7915                       # number of replacements
system.l22.tagsinuse                     12287.989311                       # Cycle average of tags in use
system.l22.total_refs                          595985                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20203                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.499827                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          924.603846                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.043769                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3666.327887                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7688.013809                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.075244                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000736                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.298367                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.625652                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44228                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44228                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25715                       # number of Writeback hits
system.l22.Writeback_hits::total                25715                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44228                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44228                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44228                       # number of overall hits
system.l22.overall_hits::total                  44228                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7901                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7914                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7902                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7915                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7902                       # number of overall misses
system.l22.overall_misses::total                 7915                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2755433                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1800853766                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1803609199                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       294606                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       294606                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2755433                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1801148372                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1803903805                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2755433                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1801148372                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1803903805                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52129                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52142                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25715                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25715                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52130                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52143                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52130                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52143                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151566                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151778                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151583                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151794                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151583                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151794                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 227927.321352                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 227901.086555                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       294606                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       294606                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 227935.759555                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 227909.514214                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 211956.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 227935.759555                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 227909.514214                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5371                       # number of writebacks
system.l22.writebacks::total                     5371                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7901                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7914                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7902                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7915                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7902                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7915                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1311658461                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1313608418                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       232310                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       232310                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1311890771                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1313840728                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1949957                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1311890771                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1313840728                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151566                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151778                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151583                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151794                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151583                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151794                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166011.702443                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 165985.395249                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       232310                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       232310                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166020.092508                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 165993.774858                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 149996.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166020.092508                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 165993.774858                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.983731                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011859221                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849834.042048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.983731                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11851571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11851571                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11851571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11851571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11851571                       # number of overall hits
system.cpu0.icache.overall_hits::total       11851571                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2410572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2410572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11851582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11851582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11851582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11851582                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11851582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11851582                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97124                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999161                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97380                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.379760                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596581                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403419                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414214                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414214                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17137                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091451                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091451                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400030                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400105                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400105                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400105                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41677000304                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41677000304                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9304935                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9304935                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41686305239                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41686305239                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41686305239                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41686305239                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491556                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491556                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491556                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491556                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036991                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036991                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021637                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021637                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021637                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021637                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104184.686908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104184.686908                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 124065.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 124065.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104188.413639                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104188.413639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104188.413639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104188.413639                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18945                       # number of writebacks
system.cpu0.dcache.writebacks::total            18945                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302906                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302906                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302981                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97124                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97124                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97124                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9557314208                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9557314208                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9557314208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9557314208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9557314208                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9557314208                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98403.218648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98403.218648                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98403.218648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98403.218648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98403.218648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98403.218648                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.967681                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926893988                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713297.574861                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.967681                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022384                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866935                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12350854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12350854                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12350854                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12350854                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12350854                       # number of overall hits
system.cpu1.icache.overall_hits::total       12350854                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4129703                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4129703                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4129703                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4129703                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4129703                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4129703                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12350871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12350871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12350871                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12350871                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12350871                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12350871                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 242923.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 242923.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 242923.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 242923.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 242923.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 242923.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3332726                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3332726                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3332726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3332726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3332726                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3332726                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 238051.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 238051.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 238051.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 238051.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 238051.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 238051.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45163                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227646539                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45419                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5012.143354                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.366420                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.633580                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817838                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182162                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17720408                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17720408                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3580861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3580861                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8244                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8244                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21301269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21301269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21301269                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21301269                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165174                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165174                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165174                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165174                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165174                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21467962630                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21467962630                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21467962630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21467962630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21467962630                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21467962630                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17885582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17885582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3580861                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3580861                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21466443                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21466443                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21466443                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21466443                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009235                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009235                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007695                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007695                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007695                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007695                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129971.803250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129971.803250                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129971.803250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129971.803250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129971.803250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129971.803250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8302                       # number of writebacks
system.cpu1.dcache.writebacks::total             8302                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120011                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120011                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45163                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45163                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45163                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4961225256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4961225256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4961225256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4961225256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4961225256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4961225256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109851.543432                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109851.543432                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109851.543432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109851.543432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109851.543432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109851.543432                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.997009                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015430256                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2059696.259635                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997009                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12117989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12117989                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12117989                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12117989                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12117989                       # number of overall hits
system.cpu2.icache.overall_hits::total       12117989                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3794441                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3794441                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3794441                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3794441                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3794441                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3794441                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12118008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12118008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12118008                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12118008                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12118008                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12118008                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 199707.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 199707.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 199707.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 199707.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2863994                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2863994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2863994                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2863994                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 220307.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 220307.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52130                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172252005                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52386                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3288.130512                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.319830                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.680170                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911406                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088594                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8518040                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8518040                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7141466                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7141466                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17487                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17487                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16568                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16568                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15659506                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15659506                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15659506                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15659506                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149981                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149981                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3023                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3023                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153004                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153004                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153004                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153004                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16580802633                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16580802633                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    602849362                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    602849362                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17183651995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17183651995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17183651995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17183651995                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8668021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8668021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7144489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7144489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16568                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16568                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15812510                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15812510                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15812510                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15812510                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017303                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017303                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000423                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009676                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009676                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009676                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009676                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110552.687560                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110552.687560                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 199420.893814                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 199420.893814                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112308.514777                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112308.514777                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112308.514777                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112308.514777                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       918558                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       153093                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25715                       # number of writebacks
system.cpu2.dcache.writebacks::total            25715                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97852                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3022                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3022                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100874                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100874                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52129                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52129                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52130                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52130                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4769617817                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4769617817                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       302906                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       302906                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4769920723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4769920723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4769920723                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4769920723                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91496.438010                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91496.438010                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       302906                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       302906                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91500.493439                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91500.493439                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91500.493439                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91500.493439                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
