

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:51:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.455 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  7.700 us|  7.700 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      384|      384|         3|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %d_in"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 12 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:9]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 14 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 18 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i64 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 19 'getelementptr' 'd_in_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 20 'load' 'd_in_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 3, i32 7" [./source/lab5_z1.cpp:8]   --->   Operation 21 'partselect' 'trunc_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab5_z1.cpp:9]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 23 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 24 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.4>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 25 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %d_in_load" [./source/lab5_z1.cpp:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.98ns)   --->   "%xor_ln8 = xor i5 %trunc_ln8_2, i5 16" [./source/lab5_z1.cpp:8]   --->   Operation 27 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln8, i32 4" [./source/lab5_z1.cpp:8]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [./source/lab5_z1.cpp:8]   --->   Operation 29 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln8 = or i5 %xor_ln8, i5 15" [./source/lab5_z1.cpp:8]   --->   Operation 30 'or' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.44ns)   --->   "%icmp_ln8 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %and_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 32 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 33 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%tmp_1 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:8]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.86ns)   --->   "%sub_ln8 = sub i7 %zext_ln8, i7 %zext_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 35 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%xor_ln8_1 = xor i7 %zext_ln8, i7 63" [./source/lab5_z1.cpp:8]   --->   Operation 36 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.86ns)   --->   "%sub_ln8_1 = sub i7 %zext_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 37 'sub' 'sub_ln8_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln8_2)   --->   "%select_ln8 = select i1 %icmp_ln8, i7 %sub_ln8, i7 %sub_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 38 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_1 = select i1 %icmp_ln8, i64 %tmp_1, i64 %d_in_load" [./source/lab5_z1.cpp:8]   --->   Operation 39 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_2 = select i1 %icmp_ln8, i7 %xor_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 40 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln8_2 = sub i7 63, i7 %select_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 41 'sub' 'sub_ln8_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%zext_ln8_2 = zext i7 %select_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 42 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%zext_ln8_3 = zext i7 %sub_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 43 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln8 = lshr i64 %select_ln8_1, i64 %zext_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 44 'lshr' 'lshr_ln8' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%lshr_ln8_1 = lshr i64 18446744073709551615, i64 %zext_ln8_3" [./source/lab5_z1.cpp:8]   --->   Operation 45 'lshr' 'lshr_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.88ns) (out node of the LUT)   --->   "%and_ln8_1 = and i64 %lshr_ln8, i64 %lshr_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 46 'and' 'and_ln8_1' <Predicate = true> <Delay = 2.88> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %and_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 47 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 0, i1 %tmp_2, i4 0" [./source/lab5_z1.cpp:9]   --->   Operation 48 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln9_1 = or i6 %and_ln9_1, i6 32" [./source/lab5_z1.cpp:9]   --->   Operation 49 'or' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln9_2 = or i5 %trunc_ln8_2, i5 15" [./source/lab5_z1.cpp:9]   --->   Operation 50 'or' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 51 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.45ns)   --->   "%icmp_ln9 = icmp_ugt  i6 %or_ln9_1, i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 52 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %or_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 53 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 54 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%tmp_3 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:9]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.94ns)   --->   "%sub_ln9 = sub i7 %zext_ln9, i7 %zext_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 56 'sub' 'sub_ln9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%xor_ln9 = xor i7 %zext_ln9, i7 63" [./source/lab5_z1.cpp:9]   --->   Operation 57 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.94ns)   --->   "%sub_ln9_1 = sub i7 %zext_ln9_1, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 58 'sub' 'sub_ln9_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln9_2)   --->   "%select_ln9 = select i1 %icmp_ln9, i7 %sub_ln9, i7 %sub_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 59 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i64 %tmp_3, i64 %d_in_load" [./source/lab5_z1.cpp:9]   --->   Operation 60 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_2 = select i1 %icmp_ln9, i7 %xor_ln9, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 61 'select' 'select_ln9_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln9_2 = sub i7 63, i7 %select_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 62 'sub' 'sub_ln9_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%zext_ln9_2 = zext i7 %select_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 63 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln9_3 = zext i7 %sub_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 64 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln9 = lshr i64 %select_ln9_1, i64 %zext_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 65 'lshr' 'lshr_ln9' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln9_1 = lshr i64 18446744073709551615, i64 %zext_ln9_3" [./source/lab5_z1.cpp:9]   --->   Operation 66 'lshr' 'lshr_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln9 = and i64 %lshr_ln9, i64 %lshr_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 67 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln9 = trunc i64 %and_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 68 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i5 %and_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 69 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 70 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 71 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %sext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 72 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i6 %sext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 73 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%tmp_4 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:10]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.94ns)   --->   "%sub_ln10 = sub i7 %zext_ln10, i7 %zext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 75 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%xor_ln10 = xor i7 %zext_ln10, i7 63" [./source/lab5_z1.cpp:10]   --->   Operation 76 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln10_1 = sub i7 %zext_ln10_1, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 77 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10_2)   --->   "%select_ln10 = select i1 %icmp_ln10, i7 %sub_ln10, i7 %sub_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 78 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i64 %tmp_4, i64 %d_in_load" [./source/lab5_z1.cpp:10]   --->   Operation 79 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i7 %xor_ln10, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 80 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln10_2 = sub i7 63, i7 %select_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 81 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%zext_ln10_2 = zext i7 %select_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 82 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln10_3 = zext i7 %sub_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 83 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln10 = lshr i64 %select_ln10_1, i64 %zext_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 84 'lshr' 'lshr_ln10' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln10_1 = lshr i64 18446744073709551615, i64 %zext_ln10_3" [./source/lab5_z1.cpp:10]   --->   Operation 85 'lshr' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln10 = and i64 %lshr_ln10, i64 %lshr_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 86 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln10 = trunc i64 %and_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 87 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7" [./source/lab5_z1.cpp:11]   --->   Operation 88 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.88ns) (out node of the LUT)   --->   "%add_ln11_1 = add i16 %trunc_ln9, i16 %trunc_ln10" [./source/lab5_z1.cpp:11]   --->   Operation 89 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 90 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 91 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 92 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 93 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln6         (store            ) [ 00000]
br_ln6            (br               ) [ 00000]
i_1               (load             ) [ 00000]
zext_ln6          (zext             ) [ 00011]
icmp_ln6          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
add_ln6           (add              ) [ 00000]
br_ln6            (br               ) [ 00000]
d_in_addr         (getelementptr    ) [ 00010]
trunc_ln8_2       (partselect       ) [ 00010]
tmp_2             (bitselect        ) [ 00010]
store_ln6         (store            ) [ 00000]
ret_ln13          (ret              ) [ 00000]
d_in_load         (load             ) [ 00000]
trunc_ln7         (trunc            ) [ 00000]
xor_ln8           (xor              ) [ 00000]
tmp               (bitselect        ) [ 00000]
and_ln8           (bitconcatenate   ) [ 00000]
or_ln8            (or               ) [ 00000]
icmp_ln8          (icmp             ) [ 00000]
zext_ln8          (zext             ) [ 00000]
zext_ln8_1        (zext             ) [ 00000]
tmp_1             (partselect       ) [ 00000]
sub_ln8           (sub              ) [ 00000]
xor_ln8_1         (xor              ) [ 00000]
sub_ln8_1         (sub              ) [ 00000]
select_ln8        (select           ) [ 00000]
select_ln8_1      (select           ) [ 00000]
select_ln8_2      (select           ) [ 00000]
sub_ln8_2         (sub              ) [ 00000]
zext_ln8_2        (zext             ) [ 00000]
zext_ln8_3        (zext             ) [ 00000]
lshr_ln8          (lshr             ) [ 00000]
lshr_ln8_1        (lshr             ) [ 00000]
and_ln8_1         (and              ) [ 00000]
trunc_ln8         (trunc            ) [ 00000]
and_ln9_1         (bitconcatenate   ) [ 00000]
or_ln9_1          (or               ) [ 00000]
or_ln9_2          (or               ) [ 00000]
or_ln9            (bitconcatenate   ) [ 00000]
icmp_ln9          (icmp             ) [ 00000]
zext_ln9          (zext             ) [ 00000]
zext_ln9_1        (zext             ) [ 00000]
tmp_3             (partselect       ) [ 00000]
sub_ln9           (sub              ) [ 00000]
xor_ln9           (xor              ) [ 00000]
sub_ln9_1         (sub              ) [ 00000]
select_ln9        (select           ) [ 00000]
select_ln9_1      (select           ) [ 00000]
select_ln9_2      (select           ) [ 00000]
sub_ln9_2         (sub              ) [ 00000]
zext_ln9_2        (zext             ) [ 00000]
zext_ln9_3        (zext             ) [ 00000]
lshr_ln9          (lshr             ) [ 00000]
lshr_ln9_1        (lshr             ) [ 00000]
and_ln9           (and              ) [ 00000]
trunc_ln9         (trunc            ) [ 00000]
sext_ln10         (sext             ) [ 00000]
sext_ln10_1       (sext             ) [ 00000]
icmp_ln10         (icmp             ) [ 00000]
zext_ln10         (zext             ) [ 00000]
zext_ln10_1       (zext             ) [ 00000]
tmp_4             (partselect       ) [ 00000]
sub_ln10          (sub              ) [ 00000]
xor_ln10          (xor              ) [ 00000]
sub_ln10_1        (sub              ) [ 00000]
select_ln10       (select           ) [ 00000]
select_ln10_1     (select           ) [ 00000]
select_ln10_2     (select           ) [ 00000]
sub_ln10_2        (sub              ) [ 00000]
zext_ln10_2       (zext             ) [ 00000]
zext_ln10_3       (zext             ) [ 00000]
lshr_ln10         (lshr             ) [ 00000]
lshr_ln10_1       (lshr             ) [ 00000]
and_ln10          (and              ) [ 00000]
trunc_ln10        (trunc            ) [ 00000]
add_ln11          (add              ) [ 00000]
add_ln11_1        (add              ) [ 00000]
add_ln11_2        (add              ) [ 00001]
specloopname_ln4  (specloopname     ) [ 00000]
d_out_addr        (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="d_in_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="d_out_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="2"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_out_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln11_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln6_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln6_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln8_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="4" slack="0"/>
<pin id="136" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln6_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="1"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln7_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln8_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln8/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln8_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln8_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln8_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sub_ln8_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln8_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="64" slack="0"/>
<pin id="239" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln8_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln8_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln8_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln8_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln8_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln8/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lshr_ln8_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln8_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="and_ln8_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln9_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln9_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln9_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln9_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln9_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="1" slack="0"/>
<pin id="334" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xor_ln9_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln9_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln9_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="64" slack="0"/>
<pin id="369" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln9_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sub_ln9_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln9_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln9_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="lshr_ln9_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="lshr_ln9_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln9_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln10_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln10_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln10_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln10_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln10_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln10_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln10_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln10_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="0" index="2" bw="64" slack="0"/>
<pin id="479" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln10_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln10_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_2/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln10_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln10_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="lshr_ln10_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lshr_ln10_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10_1/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln10_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln11_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln11_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln11_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/3 "/>
</bind>
</comp>

<comp id="545" class="1005" name="i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln6_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="2"/>
<pin id="554" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="560" class="1005" name="d_in_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="1"/>
<pin id="562" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln8_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln11_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="111" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="111" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="125" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="87" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="163" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="158" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="171" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="171" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="87" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="191" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="195" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="191" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="195" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="191" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="185" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="209" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="185" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="199" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="87" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="248"><net_src comp="185" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="215" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="191" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="227" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="243" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="235" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="261" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="265" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="287" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="296" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="296" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="307" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="87" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="321" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="325" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="321" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="325" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="321" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="315" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="339" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="315" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="329" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="87" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="315" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="345" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="321" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="357" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="373" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="365" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="395" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="171" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="179" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="171" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="179" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="421" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="87" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="431" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="435" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="431" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="435" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="431" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="425" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="449" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="425" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="439" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="87" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="425" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="455" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="431" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="467" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="483" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="475" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="505" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="283" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="154" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="413" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="523" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="527" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="76" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="555"><net_src comp="114" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="563"><net_src comp="80" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="568"><net_src comp="131" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="574"><net_src comp="141" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="579"><net_src comp="539" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_out | {4 }
 - Input state : 
	Port: lab5_z1 : d_in | {2 3 }
  - Chain level:
	State 1
		store_ln6 : 1
	State 2
		zext_ln6 : 1
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		d_in_addr : 2
		d_in_load : 3
		trunc_ln8_2 : 1
		tmp_2 : 1
		store_ln6 : 2
	State 3
		trunc_ln7 : 1
		and_ln8 : 1
		icmp_ln8 : 2
		zext_ln8 : 2
		tmp_1 : 1
		sub_ln8 : 3
		xor_ln8_1 : 3
		sub_ln8_1 : 3
		select_ln8 : 4
		select_ln8_1 : 3
		select_ln8_2 : 3
		sub_ln8_2 : 5
		zext_ln8_2 : 4
		zext_ln8_3 : 6
		lshr_ln8 : 5
		lshr_ln8_1 : 7
		and_ln8_1 : 8
		trunc_ln8 : 8
		or_ln9_1 : 1
		icmp_ln9 : 1
		zext_ln9 : 1
		zext_ln9_1 : 1
		tmp_3 : 1
		sub_ln9 : 2
		xor_ln9 : 2
		sub_ln9_1 : 2
		select_ln9 : 3
		select_ln9_1 : 2
		select_ln9_2 : 2
		sub_ln9_2 : 4
		zext_ln9_2 : 3
		zext_ln9_3 : 5
		lshr_ln9 : 4
		lshr_ln9_1 : 6
		and_ln9 : 7
		trunc_ln9 : 7
		sext_ln10 : 2
		icmp_ln10 : 2
		zext_ln10 : 3
		zext_ln10_1 : 1
		tmp_4 : 1
		sub_ln10 : 4
		xor_ln10 : 4
		sub_ln10_1 : 4
		select_ln10 : 5
		select_ln10_1 : 3
		select_ln10_2 : 4
		sub_ln10_2 : 6
		zext_ln10_2 : 5
		zext_ln10_3 : 7
		lshr_ln10 : 6
		lshr_ln10_1 : 8
		and_ln10 : 9
		trunc_ln10 : 9
		add_ln11 : 9
		add_ln11_1 : 10
		add_ln11_2 : 11
	State 4
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    lshr_ln8_fu_265   |    0    |   182   |
|          |   lshr_ln8_1_fu_271  |    0    |    15   |
|   lshr   |    lshr_ln9_fu_395   |    0    |   182   |
|          |   lshr_ln9_1_fu_401  |    0    |    15   |
|          |   lshr_ln10_fu_505   |    0    |   182   |
|          |  lshr_ln10_1_fu_511  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   select_ln8_fu_227  |    0    |    6    |
|          |  select_ln8_1_fu_235 |    0    |    64   |
|          |  select_ln8_2_fu_243 |    0    |    7    |
|          |   select_ln9_fu_357  |    0    |    7    |
|  select  |  select_ln9_1_fu_365 |    0    |    64   |
|          |  select_ln9_2_fu_373 |    0    |    7    |
|          |  select_ln10_fu_467  |    0    |    7    |
|          | select_ln10_1_fu_475 |    0    |    64   |
|          | select_ln10_2_fu_483 |    0    |    7    |
|----------|----------------------|---------|---------|
|          |   and_ln8_1_fu_277   |    0    |    64   |
|    and   |    and_ln9_fu_407    |    0    |    64   |
|          |    and_ln10_fu_517   |    0    |    64   |
|----------|----------------------|---------|---------|
|          |    sub_ln8_fu_209    |    0    |    13   |
|          |   sub_ln8_1_fu_221   |    0    |    13   |
|          |   sub_ln8_2_fu_251   |    0    |    14   |
|          |    sub_ln9_fu_339    |    0    |    14   |
|    sub   |   sub_ln9_1_fu_351   |    0    |    14   |
|          |   sub_ln9_2_fu_381   |    0    |    14   |
|          |    sub_ln10_fu_449   |    0    |    14   |
|          |   sub_ln10_1_fu_461  |    0    |    14   |
|          |   sub_ln10_2_fu_491  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_125    |    0    |    15   |
|    add   |    add_ln11_fu_527   |    0    |    16   |
|          |   add_ln11_1_fu_533  |    0    |    23   |
|          |   add_ln11_2_fu_539  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |    icmp_ln6_fu_119   |    0    |    11   |
|   icmp   |    icmp_ln8_fu_185   |    0    |    9    |
|          |    icmp_ln9_fu_315   |    0    |    10   |
|          |   icmp_ln10_fu_425   |    0    |    9    |
|----------|----------------------|---------|---------|
|          |    xor_ln8_fu_158    |    0    |    5    |
|    xor   |   xor_ln8_1_fu_215   |    0    |    7    |
|          |    xor_ln9_fu_345    |    0    |    7    |
|          |    xor_ln10_fu_455   |    0    |    7    |
|----------|----------------------|---------|---------|
|          |    zext_ln6_fu_114   |    0    |    0    |
|          |    zext_ln8_fu_191   |    0    |    0    |
|          |   zext_ln8_1_fu_195  |    0    |    0    |
|          |   zext_ln8_2_fu_257  |    0    |    0    |
|          |   zext_ln8_3_fu_261  |    0    |    0    |
|          |    zext_ln9_fu_321   |    0    |    0    |
|   zext   |   zext_ln9_1_fu_325  |    0    |    0    |
|          |   zext_ln9_2_fu_387  |    0    |    0    |
|          |   zext_ln9_3_fu_391  |    0    |    0    |
|          |   zext_ln10_fu_431   |    0    |    0    |
|          |  zext_ln10_1_fu_435  |    0    |    0    |
|          |  zext_ln10_2_fu_497  |    0    |    0    |
|          |  zext_ln10_3_fu_501  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln8_2_fu_131  |    0    |    0    |
|partselect|     tmp_1_fu_199     |    0    |    0    |
|          |     tmp_3_fu_329     |    0    |    0    |
|          |     tmp_4_fu_439     |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_2_fu_141     |    0    |    0    |
|          |      tmp_fu_163      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln7_fu_154   |    0    |    0    |
|   trunc  |   trunc_ln8_fu_283   |    0    |    0    |
|          |   trunc_ln9_fu_413   |    0    |    0    |
|          |   trunc_ln10_fu_523  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    and_ln8_fu_171    |    0    |    0    |
|bitconcatenate|   and_ln9_1_fu_287   |    0    |    0    |
|          |     or_ln9_fu_307    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     or_ln8_fu_179    |    0    |    0    |
|    or    |    or_ln9_1_fu_296   |    0    |    0    |
|          |    or_ln9_2_fu_302   |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln10_fu_417   |    0    |    0    |
|          |  sext_ln10_1_fu_421  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1275  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln11_2_reg_576|   16   |
| d_in_addr_reg_560 |    7   |
|     i_reg_545     |    8   |
|   tmp_2_reg_571   |    1   |
|trunc_ln8_2_reg_565|    5   |
|  zext_ln6_reg_552 |   64   |
+-------------------+--------+
|       Total       |   101  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1275  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   101  |  1284  |
+-----------+--------+--------+--------+
