

================================================================
== Vivado HLS Report for 'p_hls_fptosi_float_i'
================================================================
* Date:           Sat May 19 16:19:01 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        deeplib
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.71|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    459|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|    459|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_88_p2      |     +    |      0|  0|   16|           8|           9|
    |p_Val2_6_i_i_fu_174_p2  |     -    |      0|  0|   39|           1|          32|
    |tmp_5_i_i_fu_102_p2     |     -    |      0|  0|   15|           7|           8|
    |tmp_8_i_i_fu_132_p2     |   lshr   |      0|  0|   73|          25|          25|
    |ap_return               |  select  |      0|  0|   32|           1|          32|
    |p_Val2_2_fu_166_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_112_p3   |  select  |      0|  0|    9|           1|           9|
    |tmp_i_i_fu_138_p2       |    shl   |      0|  0|  243|          79|          79|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  459|         123|         226|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |p_Result_s_reg_185  |   1|   0|    1|          0|
    |p_Val2_2_reg_190    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  33|   0|   33|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_return  | out |   32| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|x          |  in |   32|   ap_none  |           x          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

