$date
	Tue Jul 13 08:18:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB_c $end
$var wire 1 ! EQ_OUT $end
$var wire 1 " GT_OUT $end
$var wire 1 # LT_OUT $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & EQ_IN $end
$var reg 1 ' GT_IN $end
$var reg 1 ( LT_IN $end
$scope module uut $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 1 + EQ_IN $end
$var wire 1 , GT_IN $end
$var wire 1 - LT_IN $end
$var reg 1 . EQ_OUT $end
$var reg 1 / GT_OUT $end
$var reg 1 0 LT_OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
1.
x-
x,
x+
b0 *
b0 )
x(
x'
x&
b0 %
b0 $
0#
0"
1!
$end
#10000
b1100 %
b1100 *
b1100 $
b1100 )
#20000
0.
0!
10
1#
b100 $
b100 )
#30000
1/
1"
00
0#
b1111 $
b1111 )
#40000
0/
0"
1.
1!
b0 %
b0 *
b0 $
b0 )
#50000
1/
1"
0.
0!
b111 %
b111 *
b1111 $
b1111 )
#60000
0/
0"
10
1#
b1000 %
b1000 *
b101 $
b101 )
#180000
