/**
 *
 * @file TIMER_RegisterAddress_ModuleA_32.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_

#define GPWTM_TA_GPTMTnMR_OFFSET            ((uint32_t)0x0004U)
#define GPWTM_TA_GPTMTnCTL_OFFSET           ((uint32_t)0x000CU)
#define GPWTM_TA_GPTMTnIMR_OFFSET           ((uint32_t)0x0018U)
#define GPWTM_TA_GPTMTnRIS_OFFSET           ((uint32_t)0x001CU)
#define GPWTM_TA_GPTMTnMIS_OFFSET           ((uint32_t)0x0020U)
#define GPWTM_TA_GPTMTnICR_OFFSET           ((uint32_t)0x0024U)
#define GPWTM_TA_GPTMTnILR_OFFSET           ((uint32_t)0x0028U)
#define GPWTM_TA_GPTMTnMATCHR_OFFSET        ((uint32_t)0x0030U)
#define GPWTM_TA_GPTMTnPR_OFFSET            ((uint32_t)0x0038U)
#define GPWTM_TA_GPTMTnPMR_OFFSET           ((uint32_t)0x0040U)
#define GPWTM_TA_GPTMTnR_OFFSET             ((uint32_t)0x0048U)
#define GPWTM_TA_GPTMTnV_OFFSET             ((uint32_t)0x0050U)
#define GPWTM_TA_GPTMTnPS_OFFSET            ((uint32_t)0x005CU)
#define GPWTM_TA_GPTMTnPV_OFFSET            ((uint32_t)0x0064U)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEA_32_H_ */
