// Generated by CIRCT 42e53322a
module bsg_scan_7_1_1(	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:2:3
  input  [6:0] i,	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:2:32
  output [6:0] o	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:2:45
);

  wire t_1__5_ = i[1] | i[0];	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:3:10, :4:10, :5:10
  wire t_1__4_ = i[2] | i[1];	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:4:10, :6:10, :7:10
  wire t_1__3_ = i[3] | i[2];	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:6:10, :8:10, :9:10
  wire t_1__2_ = i[4] | i[3];	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:8:10, :10:10, :11:10
  wire t_2__4_ = t_1__4_ | i[0];	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:3:10, :7:10, :14:11
  assign o =
    {i[6] | i[5] | t_1__2_ | t_2__4_,
     i[5] | i[4] | t_1__3_ | t_1__5_,
     t_1__2_ | t_1__4_ | i[0],
     t_1__3_ | t_1__5_,
     t_2__4_,
     t_1__5_,
     i[0]};	// /tmp/tmp.NItf8rmM0O/11850_OpenABC_leaf_level_verilog_nangate45_bp_multi_top_bsg_scan_7_1_1.cleaned.mlir:3:10, :5:10, :7:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:5
endmodule

