Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 19 23:44:55 2023
| Host         : Binh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (16)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.261        0.000                      0                 2582        0.104        0.000                      0                 2582        0.264        0.000                       0                   959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
osc        {0.000 5.000}        10.000          100.000         
  OCLKB0   {0.000 1.250}        2.500           400.000         
  clk      {0.000 5.000}        10.000          100.000         
  clk_fb   {0.000 5.000}        10.000          100.000         
  clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc                                                                                                                                                             3.000        0.000                       0                     1  
  OCLKB0                                                                                                                                                        0.345        0.000                       0                    21  
  clk               2.261        0.000                      0                 2582        0.104        0.000                      0                 2582        3.750        0.000                       0                   932  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  
  clk_ref                                                                                                                                                       0.264        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        OCLKB0                      
(none)        clk                         
(none)        clk_fb                      
(none)        clk_ref                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc
  To Clock:  osc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLKB0
  To Clock:  OCLKB0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLKB0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clkgeninst/MMCME2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17   clk_ddr_BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18   clkgeninst/clk_ddr_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y44     controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y32     controller/genblk2.genblk1[1].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y40     controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y34     controller/genblk2.genblk2[10].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y30     controller/genblk2.genblk2[11].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y35     controller/genblk2.genblk2[12].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y27     controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y33     controller/genblk2.genblk2[14].OSERDESE2_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.637ns (8.843%)  route 6.567ns (91.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 15.854 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.866    13.411    controller_n_30
    SLICE_X59Y38         FDRE                                         r  read_result_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.518    15.854    clk_BUFG
    SLICE_X59Y38         FDRE                                         r  read_result_reg[100]/C
                         clock pessimism              0.311    16.165    
                         clock uncertainty           -0.080    16.085    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.413    15.672    read_result_reg[100]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.637ns (8.843%)  route 6.567ns (91.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 15.854 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.866    13.411    controller_n_30
    SLICE_X59Y38         FDRE                                         r  read_result_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.518    15.854    clk_BUFG
    SLICE_X59Y38         FDRE                                         r  read_result_reg[123]/C
                         clock pessimism              0.311    16.165    
                         clock uncertainty           -0.080    16.085    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.413    15.672    read_result_reg[123]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.637ns (8.843%)  route 6.567ns (91.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 15.854 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.866    13.411    controller_n_30
    SLICE_X59Y38         FDRE                                         r  read_result_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.518    15.854    clk_BUFG
    SLICE_X59Y38         FDRE                                         r  read_result_reg[124]/C
                         clock pessimism              0.311    16.165    
                         clock uncertainty           -0.080    16.085    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.413    15.672    read_result_reg[124]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.637ns (8.856%)  route 6.556ns (91.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.856    13.401    controller_n_30
    SLICE_X62Y35         FDRE                                         r  read_result_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X62Y35         FDRE                                         r  read_result_reg[104]/C
                         clock pessimism              0.325    16.178    
                         clock uncertainty           -0.080    16.098    
    SLICE_X62Y35         FDRE (Setup_fdre_C_CE)      -0.413    15.685    read_result_reg[104]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[121]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.637ns (8.856%)  route 6.556ns (91.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.856    13.401    controller_n_30
    SLICE_X62Y35         FDRE                                         r  read_result_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X62Y35         FDRE                                         r  read_result_reg[121]/C
                         clock pessimism              0.325    16.178    
                         clock uncertainty           -0.080    16.098    
    SLICE_X62Y35         FDRE (Setup_fdre_C_CE)      -0.413    15.685    read_result_reg[121]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.637ns (8.856%)  route 6.556ns (91.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.856    13.401    controller_n_30
    SLICE_X62Y35         FDRE                                         r  read_result_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X62Y35         FDRE                                         r  read_result_reg[87]/C
                         clock pessimism              0.325    16.178    
                         clock uncertainty           -0.080    16.098    
    SLICE_X62Y35         FDRE (Setup_fdre_C_CE)      -0.413    15.685    read_result_reg[87]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.637ns (8.856%)  route 6.556ns (91.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.856    13.401    controller_n_30
    SLICE_X62Y35         FDRE                                         r  read_result_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X62Y35         FDRE                                         r  read_result_reg[98]/C
                         clock pessimism              0.325    16.178    
                         clock uncertainty           -0.080    16.098    
    SLICE_X62Y35         FDRE (Setup_fdre_C_CE)      -0.413    15.685    read_result_reg[98]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.637ns (9.019%)  route 6.426ns (90.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.725    13.271    controller_n_30
    SLICE_X59Y37         FDRE                                         r  read_result_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X59Y37         FDRE                                         r  read_result_reg[102]/C
                         clock pessimism              0.311    16.164    
                         clock uncertainty           -0.080    16.084    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.413    15.671    read_result_reg[102]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.637ns (9.019%)  route 6.426ns (90.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.725    13.271    controller_n_30
    SLICE_X59Y37         FDRE                                         r  read_result_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X59Y37         FDRE                                         r  read_result_reg[103]/C
                         clock pessimism              0.311    16.164    
                         clock uncertainty           -0.080    16.084    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.413    15.671    read_result_reg[103]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_result_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.637ns (9.019%)  route 6.426ns (90.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.640     6.208    clk_BUFG
    SLICE_X64Y45         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     6.726 f  rst_i_reg/Q
                         net (fo=99, routed)          4.700    11.426    controller/rst_i
    SLICE_X55Y28         LUT5 (Prop_lut5_I0_O)        0.119    11.545 r  controller/read_result[127]_i_1/O
                         net (fo=128, routed)         1.725    13.271    controller_n_30
    SLICE_X59Y37         FDRE                                         r  read_result_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  osc (IN)
                         net (fo=0)                   0.000    10.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.580    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.663 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.581    14.244    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.335 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.517    15.853    clk_BUFG
    SLICE_X59Y37         FDRE                                         r  read_result_reg[108]/C
                         clock pessimism              0.311    16.164    
                         clock uncertainty           -0.080    16.084    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.413    15.671    read_result_reg[108]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.595     1.853    clk_BUFG
    SLICE_X65Y39         FDRE                                         r  ram_wr_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  ram_wr_data_reg[53]/Q
                         net (fo=1, routed)           0.052     2.046    controller/wr_data_phy_reg[127]_0[53]
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.045     2.091 r  controller/wr_data_phy[53]_i_1/O
                         net (fo=1, routed)           0.000     2.091    controller/wr_data_phy[53]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  controller/wr_data_phy_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.866     2.402    controller/clk_BUFG
    SLICE_X64Y39         FDRE                                         r  controller/wr_data_phy_reg[53]/C
                         clock pessimism             -0.536     1.866    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121     1.987    controller/wr_data_phy_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.565     1.823    clk_BUFG
    SLICE_X51Y37         FDRE                                         r  ram_wr_data_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  ram_wr_data_reg[71]/Q
                         net (fo=1, routed)           0.054     2.018    controller/wr_data_phy_reg[127]_0[71]
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  controller/wr_data_phy[71]_i_1/O
                         net (fo=1, routed)           0.000     2.063    controller/wr_data_phy[71]_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  controller/wr_data_phy_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.835     2.371    controller/clk_BUFG
    SLICE_X50Y37         FDRE                                         r  controller/wr_data_phy_reg[71]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X50Y37         FDRE (Hold_fdre_C_D)         0.121     1.957    controller/wr_data_phy_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.564     1.822    clk_BUFG
    SLICE_X51Y35         FDRE                                         r  ram_wr_data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  ram_wr_data_reg[75]/Q
                         net (fo=1, routed)           0.054     2.017    controller/wr_data_phy_reg[127]_0[75]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.062 r  controller/wr_data_phy[75]_i_1/O
                         net (fo=1, routed)           0.000     2.062    controller/wr_data_phy[75]_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  controller/wr_data_phy_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.834     2.370    controller/clk_BUFG
    SLICE_X50Y35         FDRE                                         r  controller/wr_data_phy_reg[75]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121     1.956    controller/wr_data_phy_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.564     1.822    clk_BUFG
    SLICE_X53Y35         FDRE                                         r  ram_wr_data_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  ram_wr_data_reg[89]/Q
                         net (fo=1, routed)           0.054     2.017    controller/wr_data_phy_reg[127]_0[89]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.045     2.062 r  controller/wr_data_phy[89]_i_1/O
                         net (fo=1, routed)           0.000     2.062    controller/wr_data_phy[89]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  controller/wr_data_phy_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.834     2.370    controller/clk_BUFG
    SLICE_X52Y35         FDRE                                         r  controller/wr_data_phy_reg[89]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.121     1.956    controller/wr_data_phy_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.565     1.823    clk_BUFG
    SLICE_X55Y37         FDRE                                         r  ram_wr_data_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  ram_wr_data_reg[83]/Q
                         net (fo=1, routed)           0.056     2.020    controller/wr_data_phy_reg[127]_0[83]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.065 r  controller/wr_data_phy[83]_i_1/O
                         net (fo=1, routed)           0.000     2.065    controller/wr_data_phy[83]_i_1_n_0
    SLICE_X54Y37         FDRE                                         r  controller/wr_data_phy_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.835     2.371    controller/clk_BUFG
    SLICE_X54Y37         FDRE                                         r  controller/wr_data_phy_reg[83]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X54Y37         FDRE (Hold_fdre_C_D)         0.120     1.956    controller/wr_data_phy_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 test_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.556%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.595     1.853    clk_BUFG
    SLICE_X63Y38         FDRE                                         r  test_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  test_data_reg[11]/Q
                         net (fo=4, routed)           0.127     2.122    written_data_reg_0_31_11_11/D
    SLICE_X60Y38         RAMS32                                       r  written_data_reg_0_31_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.864     2.400    written_data_reg_0_31_11_11/WCLK
    SLICE_X60Y38         RAMS32                                       r  written_data_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.512     1.888    
    SLICE_X60Y38         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.012    written_data_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 test_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_123_123/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.614%)  route 0.138ns (49.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.566     1.824    clk_BUFG
    SLICE_X55Y39         FDRE                                         r  test_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  test_data_reg[123]/Q
                         net (fo=4, routed)           0.138     2.103    written_data_reg_0_31_123_123/D
    SLICE_X56Y40         RAMS32                                       r  written_data_reg_0_31_123_123/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.838     2.374    written_data_reg_0_31_123_123/WCLK
    SLICE_X56Y40         RAMS32                                       r  written_data_reg_0_31_123_123/SP/CLK
                         clock pessimism             -0.512     1.862    
    SLICE_X56Y40         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.986    written_data_reg_0_31_123_123/SP
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 test_data_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_95_95/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.856%)  route 0.136ns (49.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.564     1.822    clk_BUFG
    SLICE_X55Y35         FDRE                                         r  test_data_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  test_data_reg[95]/Q
                         net (fo=4, routed)           0.136     2.100    written_data_reg_0_31_95_95/D
    SLICE_X56Y35         RAMS32                                       r  written_data_reg_0_31_95_95/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.834     2.370    written_data_reg_0_31_95_95/WCLK
    SLICE_X56Y35         RAMS32                                       r  written_data_reg_0_31_95_95/SP/CLK
                         clock pessimism             -0.512     1.858    
    SLICE_X56Y35         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.982    written_data_reg_0_31_95_95/SP
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 test_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            written_data_reg_0_31_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.589     1.847    clk_BUFG
    SLICE_X65Y30         FDRE                                         r  test_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  test_data_reg[25]/Q
                         net (fo=4, routed)           0.122     2.110    written_data_reg_0_31_25_25/D
    SLICE_X64Y30         RAMS32                                       r  written_data_reg_0_31_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.858     2.394    written_data_reg_0_31_25_25/WCLK
    SLICE_X64Y30         RAMS32                                       r  written_data_reg_0_31_25_25/SP/CLK
                         clock pessimism             -0.534     1.860    
    SLICE_X64Y30         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.980    written_data_reg_0_31_25_25/SP
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ram_wr_data_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/wr_data_phy_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.595     1.853    clk_BUFG
    SLICE_X61Y40         FDRE                                         r  ram_wr_data_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  ram_wr_data_reg[85]/Q
                         net (fo=1, routed)           0.080     2.074    controller/wr_data_phy_reg[127]_0[85]
    SLICE_X60Y40         LUT5 (Prop_lut5_I0_O)        0.045     2.119 r  controller/wr_data_phy[85]_i_1/O
                         net (fo=1, routed)           0.000     2.119    controller/wr_data_phy[85]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  controller/wr_data_phy_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.507    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.865     2.401    controller/clk_BUFG
    SLICE_X60Y40         FDRE                                         r  controller/wr_data_phy_reg[85]/C
                         clock pessimism             -0.535     1.866    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.121     1.987    controller/wr_data_phy_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgeninst/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   clkgeninst/clk_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y44     controller/genblk2.genblk1[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y32     controller/genblk2.genblk1[1].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y40     controller/genblk2.genblk2[0].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y34     controller/genblk2.genblk2[10].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y30     controller/genblk2.genblk2[11].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y35     controller/genblk2.genblk2[12].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y27     controller/genblk2.genblk2[13].OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y33     controller/genblk2.genblk2[14].OSERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     written_data_reg_0_31_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y36     written_data_reg_0_31_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     written_data_reg_0_31_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     written_data_reg_0_31_103_103/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgeninst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgeninst/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   clkgeninst/clk_ref_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  controller/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgeninst/MMCME2_BASE_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[10]
                            (input port)
  Destination:            controller/genblk3.genblk1[10].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.741ns  (logic 1.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[10].IOBUF_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.926     0.926 r  controller/genblk2.genblk2[10].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.926    controller/genblk2.dq_in_10
    IDELAY_X1Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.741 r  controller/genblk2.genblk2[10].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.741    controller/dq_in_delayed_10
    ILOGIC_X1Y34         ISERDESE2                                    r  controller/genblk3.genblk1[10].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[14]
                            (input port)
  Destination:            controller/genblk3.genblk1[14].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 1.740ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[14].IOBUF_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.925     0.925 r  controller/genblk2.genblk2[14].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.925    controller/genblk2.dq_in_14
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.740 r  controller/genblk2.genblk2[14].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.740    controller/dq_in_delayed_14
    ILOGIC_X1Y33         ISERDESE2                                    r  controller/genblk3.genblk1[14].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[8]
                            (input port)
  Destination:            controller/genblk3.genblk1[8].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.731ns  (logic 1.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[8].IOBUF_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  controller/genblk2.genblk2[8].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.916    controller/genblk2.dq_in_8
    IDELAY_X1Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.731 r  controller/genblk2.genblk2[8].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.731    controller/dq_in_delayed_8
    ILOGIC_X1Y29         ISERDESE2                                    r  controller/genblk3.genblk1[8].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[12]
                            (input port)
  Destination:            controller/genblk3.genblk1[12].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.728ns  (logic 1.728ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[12].IOBUF_inst/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.913     0.913 r  controller/genblk2.genblk2[12].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.913    controller/genblk2.dq_in_12
    IDELAY_X1Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.728 r  controller/genblk2.genblk2[12].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.728    controller/dq_in_delayed_12
    ILOGIC_X1Y35         ISERDESE2                                    r  controller/genblk3.genblk1[12].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[11]
                            (input port)
  Destination:            controller/genblk3.genblk1[11].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[11].IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  controller/genblk2.genblk2[11].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.911    controller/genblk2.dq_in_11
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  controller/genblk2.genblk2[11].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.726    controller/dq_in_delayed_11
    ILOGIC_X1Y30         ISERDESE2                                    r  controller/genblk3.genblk1[11].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[9]
                            (input port)
  Destination:            controller/genblk3.genblk1[9].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 1.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[9].IOBUF_inst/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.893     0.893 r  controller/genblk2.genblk2[9].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.893    controller/genblk2.dq_in_9
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.708 r  controller/genblk2.genblk2[9].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.708    controller/dq_in_delayed_9
    ILOGIC_X1Y26         ISERDESE2                                    r  controller/genblk3.genblk1[9].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.704ns  (logic 1.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.889     0.889 r  controller/genblk2.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.889    controller/genblk2.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.704 r  controller/genblk2.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.704    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.703ns  (logic 1.703ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  controller/genblk2.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.888    controller/genblk2.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.703 r  controller/genblk2.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.703    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.701ns  (logic 1.701ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.886     0.886 r  controller/genblk2.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.886    controller/genblk2.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.701 r  controller/genblk2.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.701    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 1.686ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.871     0.871 r  controller/genblk2.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.871    controller/genblk2.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.686 r  controller/genblk2.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.686    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            controller/genblk3.genblk1[0].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[0].IOBUF_inst/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.330     0.330 r  controller/genblk2.genblk2[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.330    controller/genblk2.dq_in_0
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.573 r  controller/genblk2.genblk2[0].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.573    controller/dq_in_delayed_0
    ILOGIC_X1Y40         ISERDESE2                                    r  controller/genblk3.genblk1[0].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[3]
                            (input port)
  Destination:            controller/genblk3.genblk1[3].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.574ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[3].IOBUF_inst/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.331     0.331 r  controller/genblk2.genblk2[3].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.331    controller/genblk2.dq_in_3
    IDELAY_X1Y38         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.574 r  controller/genblk2.genblk2[3].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.574    controller/dq_in_delayed_3
    ILOGIC_X1Y38         ISERDESE2                                    r  controller/genblk3.genblk1[3].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[4]
                            (input port)
  Destination:            controller/genblk3.genblk1[4].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[4].IOBUF_inst/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk2.genblk2[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk2.dq_in_4
    IDELAY_X1Y42         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk2.genblk2[4].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_4
    ILOGIC_X1Y42         ISERDESE2                                    r  controller/genblk3.genblk1[4].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[6]
                            (input port)
  Destination:            controller/genblk3.genblk1[6].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[6].IOBUF_inst/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  controller/genblk2.genblk2[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.333    controller/genblk2.dq_in_6
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.576 r  controller/genblk2.genblk2[6].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.576    controller/dq_in_delayed_6
    ILOGIC_X1Y39         ISERDESE2                                    r  controller/genblk3.genblk1[6].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[7]
                            (input port)
  Destination:            controller/genblk3.genblk1[7].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[7].IOBUF_inst/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk2.genblk2[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk2.dq_in_7
    IDELAY_X1Y41         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk2.genblk2[7].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_7
    ILOGIC_X1Y41         ISERDESE2                                    r  controller/genblk3.genblk1[7].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[2]
                            (input port)
  Destination:            controller/genblk3.genblk1[2].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.577ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[2].IOBUF_inst/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  controller/genblk2.genblk2[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.334    controller/genblk2.dq_in_2
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.577 r  controller/genblk2.genblk2[2].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.577    controller/dq_in_delayed_2
    ILOGIC_X1Y46         ISERDESE2                                    r  controller/genblk3.genblk1[2].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[1].IOBUF_inst/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  controller/genblk2.genblk2[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.336    controller/genblk2.dq_in_1
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.579 r  controller/genblk2.genblk2[1].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.579    controller/dq_in_delayed_1
    ILOGIC_X1Y45         ISERDESE2                                    r  controller/genblk3.genblk1[1].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.594ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[5].IOBUF_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.351     0.351 r  controller/genblk2.genblk2[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.351    controller/genblk2.dq_in_5
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.594 r  controller/genblk2.genblk2[5].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.594    controller/dq_in_delayed_5
    ILOGIC_X1Y47         ISERDESE2                                    r  controller/genblk3.genblk1[5].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[15].IOBUF_inst/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.353     0.353 r  controller/genblk2.genblk2[15].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.353    controller/genblk2.dq_in_15
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.596 r  controller/genblk2.genblk2[15].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.596    controller/dq_in_delayed_15
    ILOGIC_X1Y28         ISERDESE2                                    r  controller/genblk3.genblk1[15].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    controller/genblk2.genblk2[13].IOBUF_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  controller/genblk2.genblk2[13].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.354    controller/genblk2.dq_in_13
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.597 r  controller/genblk2.genblk2[13].IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.597    controller/dq_in_delayed_13
    ILOGIC_X1Y27         ISERDESE2                                    r  controller/genblk3.genblk1[13].ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  OCLKB0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk2.genblk2[5].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.683     6.250    controller/clk_ddr_BUFG
    OLOGIC_X1Y47         OSERDESE2                                    r  controller/genblk2.genblk2[5].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y47         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.802 r  controller/genblk2.genblk2[5].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.803    controller/genblk2.genblk2[5].IOBUF_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.166 r  controller/genblk2.genblk2[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.166    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.249    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.801 r  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.802    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.165 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.165    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.682     6.249    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.801 r  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.802    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.165 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.165    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.248    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.800 r  controller/genblk2.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.801    controller/genblk2.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.164 r  controller/genblk2.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.164    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.248    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.800 r  controller/genblk2.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.801    controller/genblk2.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.164 r  controller/genblk2.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.164    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.248    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.800 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.801    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     9.164 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     9.164    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.247    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.799 r  controller/genblk2.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.800    controller/genblk2.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.163 r  controller/genblk2.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.163    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.247    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.799 r  controller/genblk2.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.800    controller/genblk2.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.163 r  controller/genblk2.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.163    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.680     6.247    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.799 r  controller/genblk2.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     6.800    controller/genblk2.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.163 r  controller/genblk2.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.163    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           1.661     4.471    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          1.681     6.248    controller/clk_ddr_BUFG
    OLOGIC_X1Y44         OSERDESE2                                    r  controller/genblk2.genblk1[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.800 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001     6.801    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     9.163 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     9.163    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.473ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.847    controller/clk_ddr_BUFG
    OLOGIC_X1Y40         OSERDESE2                                    r  controller/genblk2.genblk2[0].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.039 f  controller/genblk2.genblk2[0].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.040    controller/genblk2.genblk2[0].IOBUF_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.281     2.321 r  controller/genblk2.genblk2[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.321    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.474ns (99.789%)  route 0.001ns (0.211%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.847    controller/clk_ddr_BUFG
    OLOGIC_X1Y38         OSERDESE2                                    r  controller/genblk2.genblk2[3].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.039 f  controller/genblk2.genblk2[3].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.040    controller/genblk2.genblk2[3].IOBUF_inst/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.282     2.322 r  controller/genblk2.genblk2[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.322    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.847    controller/clk_ddr_BUFG
    OLOGIC_X1Y42         OSERDESE2                                    r  controller/genblk2.genblk2[4].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.039 f  controller/genblk2.genblk2[4].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.040    controller/genblk2.genblk2[4].IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.324 r  controller/genblk2.genblk2[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.324    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.847    controller/clk_ddr_BUFG
    OLOGIC_X1Y39         OSERDESE2                                    r  controller/genblk2.genblk2[6].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.039 f  controller/genblk2.genblk2[6].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.040    controller/genblk2.genblk2[6].IOBUF_inst/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.324 r  controller/genblk2.genblk2[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.324    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.476ns (99.790%)  route 0.001ns (0.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.847    controller/clk_ddr_BUFG
    OLOGIC_X1Y41         OSERDESE2                                    r  controller/genblk2.genblk2[7].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y41         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.039 f  controller/genblk2.genblk2[7].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.040    controller/genblk2.genblk2[7].IOBUF_inst/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.284     2.325 r  controller/genblk2.genblk2[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.325    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.477ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.848    controller/clk_ddr_BUFG
    OLOGIC_X1Y46         OSERDESE2                                    r  controller/genblk2.genblk2[2].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.040 f  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.041    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.285     2.326 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.326    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.478ns (99.791%)  route 0.001ns (0.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.848    controller/clk_ddr_BUFG
    OLOGIC_X1Y45         OSERDESE2                                    r  controller/genblk2.genblk2[1].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.040 f  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.041    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.286     2.327 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.327    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[15].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.496ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.841    controller/clk_ddr_BUFG
    OLOGIC_X1Y28         OSERDESE2                                    r  controller/genblk2.genblk2[15].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.033 f  controller/genblk2.genblk2[15].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.034    controller/genblk2.genblk2[15].IOBUF_inst/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.304     2.338 r  controller/genblk2.genblk2[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.338    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.497ns (99.799%)  route 0.001ns (0.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.841    controller/clk_ddr_BUFG
    OLOGIC_X1Y27         OSERDESE2                                    r  controller/genblk2.genblk2[13].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.033 f  controller/genblk2.genblk2[13].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.034    controller/genblk2.genblk2[13].IOBUF_inst/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.305     2.339 r  controller/genblk2.genblk2[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.339    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk2.genblk2[9].OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.500ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT2
                         net (fo=2, routed)           0.486     1.233    lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_ddr_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.840    controller/clk_ddr_BUFG
    OLOGIC_X1Y26         OSERDESE2                                    r  controller/genblk2.genblk2[9].OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.032 f  controller/genblk2.genblk2[9].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001     2.033    controller/genblk2.genblk2[9].IOBUF_inst/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.308     2.341 r  controller/genblk2.genblk2[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.341    ddr3_dq[9]
    T5                                                                r  ddr3_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 2.169ns (28.417%)  route 5.463ns (71.583%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.722    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.810 f  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     9.471    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.567 f  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           2.129    11.697    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.821 r  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.672    13.493    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.949    15.441 r  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000    15.441    ddr3_ck_p
    U9                                                                r  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 2.161ns (28.338%)  route 5.464ns (71.662%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.722    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.810 f  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     9.471    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     9.567 f  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           2.129    11.697    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.124    11.821 r  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           1.673    13.494    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001    13.495 f  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000    13.495    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.940    15.434 f  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000    15.434    ddr3_ck_n
    V9                                                                f  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.312ns (48.704%)  route 4.542ns (51.296%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.572     6.140    clk_BUFG
    SLICE_X54Y42         FDRE                                         r  error_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     6.618 f  error_count_reg[3]/Q
                         net (fo=5, routed)           0.485     7.103    error_count_reg_n_0_[3]
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.295     7.398 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.057    11.455    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    14.994 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.994    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.325ns (48.915%)  route 4.517ns (51.085%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.572     6.140    clk_BUFG
    SLICE_X54Y42         FDRE                                         r  error_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     6.618 f  error_count_reg[2]/Q
                         net (fo=5, routed)           0.315     6.933    error_count_reg_n_0_[2]
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.301     7.234 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.202    11.436    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.982 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.982    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.120ns  (logic 4.167ns (58.528%)  route 2.953ns (41.472%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.572     6.140    clk_BUFG
    SLICE_X54Y42         FDRE                                         r  error_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     6.658 f  error_count_reg[0]/Q
                         net (fo=5, routed)           0.815     7.473    error_count_reg_n_0_[0]
    SLICE_X54Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.597 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.138     9.735    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.260 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.260    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 4.149ns (58.459%)  route 2.949ns (41.541%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.572     6.140    clk_BUFG
    SLICE_X54Y42         FDRE                                         r  error_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     6.658 f  error_count_reg[1]/Q
                         net (fo=5, routed)           0.823     7.481    error_count_reg_n_0_[1]
    SLICE_X54Y45         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.125     9.730    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    13.238 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.238    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.059ns (57.629%)  route 2.984ns (42.371%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.127    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.546 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.983     9.529    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y47         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    10.806 r  controller/genblk2.genblk2[5].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.807    controller/genblk2.genblk2[5].IOBUF_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.170 r  controller/genblk2.genblk2[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.170    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.059ns (58.199%)  route 2.915ns (41.801%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.127    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.546 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.914     9.460    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y46         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    10.737 r  controller/genblk2.genblk2[2].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.738    controller/genblk2.genblk2[2].IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    13.101 r  controller/genblk2.genblk2[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.101    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.059ns (59.068%)  route 2.813ns (40.932%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.127    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.546 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.812     9.358    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y45         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    10.635 r  controller/genblk2.genblk2[1].OSERDESE2_inst/TQ
                         net (fo=1, routed)           0.001    10.636    controller/genblk2.genblk2[1].IOBUF_inst/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.999 r  controller/genblk2.genblk2[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.999    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/en_wr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 4.059ns (60.458%)  route 2.655ns (39.542%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.661     4.471    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=929, routed)         1.559     6.127    controller/clk_BUFG
    SLICE_X53Y28         FDRE                                         r  controller/en_wr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     6.546 f  controller/en_wr_q_reg[0]/Q
                         net (fo=72, routed)          2.654     9.200    controller/en_wr_q_reg_n_0_[0]
    OLOGIC_X1Y44         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    10.477 r  controller/genblk2.genblk1[0].OSERDESE2_inst/TQ
                         net (fo=2, routed)           0.001    10.478    controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.841 r  controller/genblk2.genblk1[0].IOBUFDS_inst/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.841    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/oddr_ba1_n/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.759ns (70.166%)  route 0.323ns (29.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.584     1.842    controller/oddr_ba1_n/clk_BUFG
    SLICE_X59Y23         FDRE                                         r  controller/oddr_ba1_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  controller/oddr_ba1_n/out_q_reg/Q
                         net (fo=1, routed)           0.323     2.306    controller/oddr_ba1_n/out_q
    P4                   OBUF (Prop_obuf_I_O)         0.618     2.925 r  controller/oddr_ba1_n/OBUF_inst/O
                         net (fo=0)                   0.000     2.925    ddr3_ba[1]
    P4                                                                r  ddr3_ba[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_ras_n/out_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ras_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.756ns (69.890%)  route 0.326ns (30.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.845    controller/oddr_ras_n/clk_BUFG
    SLICE_X62Y22         FDSE                                         r  controller/oddr_ras_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.141     1.986 r  controller/oddr_ras_n/out_q_reg/Q
                         net (fo=1, routed)           0.326     2.312    controller/oddr_ras_n/out_q
    P3                   OBUF (Prop_obuf_I_O)         0.615     2.928 r  controller/oddr_ras_n/OBUF_inst/O
                         net (fo=0)                   0.000     2.928    ddr3_ras_n
    P3                                                                r  ddr3_ras_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_we_n/out_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_we_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.105ns  (logic 0.774ns (70.026%)  route 0.331ns (29.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.584     1.842    controller/oddr_we_n/clk_BUFG
    SLICE_X60Y23         FDSE                                         r  controller/oddr_we_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDSE (Prop_fdse_C_Q)         0.164     2.006 r  controller/oddr_we_n/out_q_reg/Q
                         net (fo=1, routed)           0.331     2.338    controller/oddr_we_n/out_q
    P5                   OBUF (Prop_obuf_I_O)         0.610     2.947 r  controller/oddr_we_n/OBUF_inst/O
                         net (fo=0)                   0.000     2.947    ddr3_we_n
    P5                                                                r  ddr3_we_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_cas_n/out_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cas_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.750ns (68.056%)  route 0.352ns (31.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.845    controller/oddr_cas_n/clk_BUFG
    SLICE_X62Y22         FDSE                                         r  controller/oddr_cas_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.141     1.986 r  controller/oddr_cas_n/out_q_reg/Q
                         net (fo=1, routed)           0.352     2.339    controller/oddr_cas_n/out_q
    M4                   OBUF (Prop_obuf_I_O)         0.609     2.948 r  controller/oddr_cas_n/OBUF_inst/O
                         net (fo=0)                   0.000     2.948    ddr3_cas_n
    M4                                                                r  ddr3_cas_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_cke/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cke
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.750ns (65.883%)  route 0.388ns (34.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.584     1.842    controller/oddr_cke/clk_BUFG
    SLICE_X61Y23         FDRE                                         r  controller/oddr_cke/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  controller/oddr_cke/out_q_reg/Q
                         net (fo=1, routed)           0.388     2.372    controller/oddr_cke/out_q
    N5                   OBUF (Prop_obuf_I_O)         0.609     2.980 r  controller/oddr_cke/OBUF_inst/O
                         net (fo=0)                   0.000     2.980    ddr3_cke
    N5                                                                r  ddr3_cke (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1[0].oddr_addr/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.167ns  (logic 0.761ns (65.156%)  route 0.407ns (34.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.586     1.844    controller/genblk1[0].oddr_addr/clk_BUFG
    SLICE_X61Y22         FDRE                                         r  controller/genblk1[0].oddr_addr/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  controller/genblk1[0].oddr_addr/out_q_reg/Q
                         net (fo=1, routed)           0.407     2.392    controller/genblk1[0].oddr_addr/out_q
    R2                   OBUF (Prop_obuf_I_O)         0.620     3.012 r  controller/genblk1[0].oddr_addr/OBUF_inst/O
                         net (fo=0)                   0.000     3.012    ddr3_addr[0]
    R2                                                                r  ddr3_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/genblk1[3].oddr_addr/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.759ns (64.381%)  route 0.420ns (35.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.586     1.844    controller/genblk1[3].oddr_addr/clk_BUFG
    SLICE_X61Y22         FDRE                                         r  controller/genblk1[3].oddr_addr/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  controller/genblk1[3].oddr_addr/out_q_reg/Q
                         net (fo=1, routed)           0.420     2.405    controller/genblk1[3].oddr_addr/out_q
    T1                   OBUF (Prop_obuf_I_O)         0.618     3.023 r  controller/genblk1[3].oddr_addr/OBUF_inst/O
                         net (fo=0)                   0.000     3.023    ddr3_addr[3]
    T1                                                                r  ddr3_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 0.709ns (31.145%)  route 1.568ns (68.855%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           0.754     2.013    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.328     2.386    controller/OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001     2.387 r  controller/OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000     2.387    controller/OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     0.637     3.025 r  controller/OBUFDS_inst/N/O
                         net (fo=0)                   0.000     3.025    ddr3_ck_n
    V9                                                                r  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT0
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 0.717ns (31.398%)  route 1.567ns (68.602%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    clkgeninst/clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgeninst/clk_BUFG_inst/O
                         net (fo=1, routed)           0.754     2.013    clkgeninst/clk_BUFG
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.058 f  clkgeninst/OBUFDS_inst_i_1/O
                         net (fo=2, routed)           0.327     2.385    controller/OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     0.646     3.032 f  controller/OBUFDS_inst/P/O
                         net (fo=0)                   0.000     3.032    ddr3_ck_p
    U9                                                                f  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/oddr_ba0_n/out_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.759ns (62.249%)  route 0.460ns (37.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.233    lopt_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=929, routed)         0.584     1.842    controller/oddr_ba0_n/clk_BUFG
    SLICE_X59Y23         FDRE                                         r  controller/oddr_ba0_n/out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  controller/oddr_ba0_n/out_q_reg/Q
                         net (fo=1, routed)           0.460     2.444    controller/oddr_ba0_n/out_q
    R1                   OBUF (Prop_obuf_I_O)         0.618     3.062 r  controller/oddr_ba0_n/OBUF_inst/O
                         net (fo=0)                   0.000     3.062    ddr3_ba[0]
    R1                                                                r  ddr3_ba[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgeninst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.722    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.810 f  clkgeninst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.824    clkgeninst/clk_fb
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clkgeninst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgeninst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clkgeninst/clk_fb
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clkgeninst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.113ns  (logic 0.096ns (3.084%)  route 3.017ns (96.916%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  osc (IN)
                         net (fo=0)                   0.000     2.500    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     5.222    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.310 f  clkgeninst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.971    clkgeninst/clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     7.067 f  clkgeninst/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.355     8.423    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgeninst/MMCME2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            controller/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.026ns (2.576%)  route 0.983ns (97.424%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgeninst/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  clkgeninst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    clkgeninst/clk_ref
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgeninst/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.498     1.756    controller/clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  controller/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





