Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 14:47:59 2024
| Host         : eecs-digital-04 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 num_points_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addrb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.877ns (46.808%)  route 2.133ns (53.192%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 2.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.513ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=1757, estimated)     1.563    -2.513    clk_camera
    SLICE_X11Y16         FDRE                                         r  num_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -2.094 r  num_points_reg[6]/Q
                         net (fo=7, estimated)        0.984    -1.110    combine/Q[6]
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.299    -0.811 r  combine/addrb[0]_i_26/O
                         net (fo=1, routed)           0.000    -0.811    combine/addrb[0]_i_26_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.410 r  combine/addrb_reg[0]_i_12/CO[3]
                         net (fo=1, estimated)        0.000    -0.410    combine/addrb_reg[0]_i_12_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.296 r  combine/addrb_reg[0]_i_9/CO[3]
                         net (fo=1, estimated)        0.000    -0.296    combine/addrb_reg[0]_i_9_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.025 r  combine/addrb_reg[0]_i_7/CO[0]
                         net (fo=1, estimated)        0.457     0.432    combine/addrb_reg[0]_i_7_n_3
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.373     0.805 r  combine/addrb[0]_i_1/O
                         net (fo=13, estimated)       0.692     1.497    combine_n_1
    SLICE_X8Y14          FDRE                                         r  addrb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=1757, estimated)     1.448     2.887    clk_camera
    SLICE_X8Y14          FDRE                                         r  addrb_reg[4]/C
                         clock pessimism             -0.435     2.451    
                         clock uncertainty           -0.067     2.385    
    SLICE_X8Y14          FDRE (Setup_fdre_C_R)       -0.524     1.861    addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  0.363    




