irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Dec 19, 2022 at 21:40:25 CST
irun
	/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/top_tb_WDT.sv
	+incdir+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src/AXI+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim
	+define+prog3+FSDB_ALL
	-define CYCLE=12.5
	-define CYCLE2=100
	-define MAX=6000000
	+access+r
	+prog_path=/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/prog3
	+nc64bit

   User defined plus("+") options:
	+prog_path=/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/prog3

Loading snapshot worklib.inter_Decoder:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
CYCLE = 12.500000, CYCLE2 = 100.000000
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scope (top_tb.i_DRAM), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 256M.
*Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 512M.
*Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 1024M.
DRAM[262144] = ffffffff, pass
DRAM[262145] = 00000000, expect = 00078d98
SIM_END(16383) = 00000000, expect = ffffffff




        ****************************               
        **                        **       |__||  
        **  OOPS!!                **      / X,X  | 
        **                        **    /_____   | 
        **  Simulation Failed!!   **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|
         Totally has           2 errors                     


Simulation complete via $finish(1) at time 75 MS + 0
../sim/top_tb_WDT.sv:286     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Dec 19, 2022 at 21:42:50 CST  (total: 00:02:25)
