{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614283920181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614283920181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:12:00 2021 " "Processing started: Thu Feb 25 17:12:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614283920181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614283920181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614283920181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614283920480 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"endmodule\" Processor.v(7) " "Verilog HDL syntax error at Processor.v(7) near text \".\";  expecting \"endmodule\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting an operand Processor.v(14) " "Verilog HDL syntax error at Processor.v(14) near text \".\";  expecting an operand" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Processor.v(15) " "Verilog HDL syntax error at Processor.v(15) near text \")\";  expecting \";\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â Processor.v(17) " "Verilog HDL syntax error at Processor.v(17) near text â" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \")\" Processor.v(17) " "Verilog HDL syntax error at Processor.v(17) near text \"â\";  expecting \")\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ Processor.v(17) " "Verilog HDL syntax error at Processor.v(17) near text €" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ Processor.v(17) " "Verilog HDL syntax error at Processor.v(17) near text ™" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â Processor.v(18) " "Verilog HDL syntax error at Processor.v(18) near text â" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920521 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \")\" Processor.v(18) " "Verilog HDL syntax error at Processor.v(18) near text \"â\";  expecting \")\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ Processor.v(18) " "Verilog HDL syntax error at Processor.v(18) near text €" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ Processor.v(18) " "Verilog HDL syntax error at Processor.v(18) near text ™" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"end\" Processor.v(23) " "Verilog HDL syntax error at Processor.v(23) near text \".\";  expecting \"end\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â Processor.v(25) " "Verilog HDL syntax error at Processor.v(25) near text â" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \":\", or \",\" Processor.v(25) " "Verilog HDL syntax error at Processor.v(25) near text \"â\";  expecting \":\", or \",\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ Processor.v(25) " "Verilog HDL syntax error at Processor.v(25) near text €" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ Processor.v(25) " "Verilog HDL syntax error at Processor.v(25) near text ™" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â Processor.v(28) " "Verilog HDL syntax error at Processor.v(28) near text â" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" Processor.v(28) " "Verilog HDL syntax error at Processor.v(28) near text \"â\";  expecting \";\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ Processor.v(28) " "Verilog HDL syntax error at Processor.v(28) near text €" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Processor.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614283920522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â upcount.v(9) " "Verilog HDL syntax error at upcount.v(9) near text â" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920524 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" upcount.v(9) " "Verilog HDL syntax error at upcount.v(9) near text \"â\";  expecting \";\"" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920524 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ upcount.v(9) " "Verilog HDL syntax error at upcount.v(9) near text €" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ upcount.v(9) " "Verilog HDL syntax error at upcount.v(9) near text ™" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â upcount.v(11) " "Verilog HDL syntax error at upcount.v(11) near text â" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ upcount.v(11) " "Verilog HDL syntax error at upcount.v(11) near text €" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ upcount.v(11) " "Verilog HDL syntax error at upcount.v(11) near text ™" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "upcount upcount.v(1) " "Ignored design unit \"upcount\" at upcount.v(1) due to previous errors" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/upcount.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 0 0 " "Found 0 design units, including 0 entities, in source file upcount.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614283920525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â dec3to8.v(12) " "Verilog HDL syntax error at dec3to8.v(12) near text â" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \":\", or \",\" dec3to8.v(12) " "Verilog HDL syntax error at dec3to8.v(12) near text \"â\";  expecting \":\", or \",\"" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ dec3to8.v(12) " "Verilog HDL syntax error at dec3to8.v(12) near text €" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ dec3to8.v(12) " "Verilog HDL syntax error at dec3to8.v(12) near text ™" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" dec3to8.v(12) " "Verilog HDL syntax error at dec3to8.v(12) near text \"â\";  expecting \";\"" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â dec3to8.v(13) " "Verilog HDL syntax error at dec3to8.v(13) near text â" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ dec3to8.v(13) " "Verilog HDL syntax error at dec3to8.v(13) near text €" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ dec3to8.v(13) " "Verilog HDL syntax error at dec3to8.v(13) near text ™" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" dec3to8.v(13) " "Verilog HDL syntax error at dec3to8.v(13) near text \"â\";  expecting \";\"" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â dec3to8.v(14) " "Verilog HDL syntax error at dec3to8.v(14) near text â" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ dec3to8.v(14) " "Verilog HDL syntax error at dec3to8.v(14) near text €" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ dec3to8.v(14) " "Verilog HDL syntax error at dec3to8.v(14) near text ™" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" dec3to8.v(14) " "Verilog HDL syntax error at dec3to8.v(14) near text \"â\";  expecting \";\"" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â dec3to8.v(15) " "Verilog HDL syntax error at dec3to8.v(15) near text â" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ dec3to8.v(15) " "Verilog HDL syntax error at dec3to8.v(15) near text €" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ dec3to8.v(15) " "Verilog HDL syntax error at dec3to8.v(15) near text ™" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920527 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" dec3to8.v(15) " "Verilog HDL syntax error at dec3to8.v(15) near text \"â\";  expecting \";\"" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920528 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â dec3to8.v(16) " "Verilog HDL syntax error at dec3to8.v(16) near text â" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920528 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ dec3to8.v(16) " "Verilog HDL syntax error at dec3to8.v(16) near text €" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/dec3to8.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1614283920528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 0 0 " "Found 0 design units, including 0 entities, in source file dec3to8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614283920528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614283920531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614283920531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/ERE/2SemERE/LAOC_II/Pratica02/Processor/Addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614283920532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614283920532 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 46 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 46 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614283920612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 25 17:12:00 2021 " "Processing ended: Thu Feb 25 17:12:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614283920612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614283920612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614283920612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614283920612 ""}
