Circuit 9: Two-Stage OTA

Objective: Design a two-stage OTA with compensation

Specifications:
- Supply voltage: VDD = 1.8V
- Total bias current: 100μA
- DC gain: Av ≥ 60dB (≥1000 V/V)
- Gain-bandwidth product: GBW ≥ 20MHz
- Phase margin: PM ≥ 60°
- Load capacitance: CL = 20pF
- Input common-mode range: 0.4V to 1.4V
- Output swing: 0.1V to 1.7V
- Slew rate: SR ≥ 5V/μs
- Temperature: 27°C
- Process corner: Typical

Success Criteria: Av ≥ 60dB, GBW ≥ 20MHz, PM ≥ 60°, SR ≥ 5V/μs

General Conditions:
- Process: GF 180nm CMOS
- Supply voltage tolerance: ±5%
- Simulation: DC + AC + Transient analysis
- All transistor widths ≥ 0.22μm
- All transistor lengths ≥ 0.18μm
- SPICE simulator: NGSPICE