Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e267715fcaf04f678f928d6b3705a3f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab1s_tb_vhd_behav xil_defaultlib.lab1s_tb_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <a> does not exist in entity <NAND2>.  Please compare the definition of block <NAND2> to its component declaration and its instantion to detect the mismatch. [C:/Xilinx/EECS31_L/project_1/project_1.srcs/sources_1/imports/Downloads/lab1s.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab1s_tb_vhd in library work failed.
