INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Peter/Desktop/VivadoProjects/Verilog/Clock_Div/clock_divider/clock_divider.srcs/sim_1/new/divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
