module i_ge_1000baseX_rx(
   input [7:0] 	       ebi_rxd_d2,
   input [7:0] 	       ebi_rxd_d1,
   // rx_Config_input
   input           receiving,
   input          ability_match,
   input      [2:0]    xmit,
   input [15:0] 	       early_end_cnt,
   input [1:0]   idle_cnt,
   input 	       idle_cnt_m_inc, idle_cnt_m_clr,
   input  xmit_DATA, xmit_nDATA, xmit_DATA_CD, xmit_DATA_nCD,
   input              rx_frame_pulse,
   input [15:0] 	       check_end_R_R_K28_5_cnt,
   input     CE_match, SPD_match, EPD_match,
   input 	      early_end,
   input   xmit_DATA_CD_SPD, xmit_DATA_CD_nSPD, xmit_DATA_CD_nSPD_nK28_5,
   input  [2:0]    rudi,
   input  [15:0]   rx_config,
   input [15:0] 	       rx_data_cnt,
   input [4:0] ebi_rxd_d1_X,  input [2:0] ebi_rxd_d1_Y,
   input 	      check_end_R_R_R,
   input gmii_rxd_false_carrier_m_set, gmii_rxd_preamble_m_set, gmii_rxd_ext_err_m_set,
   input gmii_rx_er_m_set, gmii_rx_er_m_clr,
   input 		     soft_reset,
   input   check_end_R_R_S,
   input [15:0] rx_config_tmp ,
   input              sync_status, 
   input [7:0] 	       ge_x_pcs_rx_stats_inc,
   input gmii_rx_dv_m_set, gmii_rx_dv_m_clr,
   input              idle_match,
   input 		       ebi_K_d1,          ebi_K_d2,          ebi_K_d3,  
   input               ebi_K,
   input [15:0] 	       check_end_R_R_R_cnt,
   input gmii_rxd_packet_burst_m_set, gmii_rxd_trr_extend_m_set, gmii_rxd_m_set,
   input [4:0] pcs_rx_present, pcs_rx_next,
   input          acknowledge_match,
   input 	      check_end_T_R_R,
   input       early_end_idle,
   input [6:0] ability, input [6:0] ability_d1, input [6:0] ability_d2,
   input [15:0] 	       check_end_R_R_S_cnt,
   input [4:0] ebi_rxd_d2_X,  input [2:0] ebi_rxd_d2_Y,
   input 	  rudi_INVALID_m_set, input  rudi_IDLE_m_set, input rudi_CONF_m_set,
   input               mr_main_reset,
   input       early_end_config,
     input [6:0] ability_matched_input,
   input 	      rx_config_lo_read, rx_config_hi_read,
   input [15:0] 	       check_end_T_R_K28_5_cnt,
   input 	 K28_5_match, D2_2_match, D21_5_match, D5_6_match, D16_2_match,
   input          gmii_rx_er,
   // GMII input 
   input [2:0] rx_config_cnt,
   input 		       sync_status_d1,    sync_status_d2,    sync_status_d3, 		       
   input [4:0] ebi_rxd_d3_X,  input [2:0] ebi_rxd_d3_Y,
   input               carrier_detect,
   input           rx_config_set,		   
   input           gmii_rx_dv,  
   input   [7:0]   gmii_rxd,
   input 	      check_end_R_R_K28_5,
   input 	      check_end_T_R_K28_5,
   input              signal_detect,
   input 	     rx_config_cnt_m_inc, rx_config_cnt_m_rst,
   input rx_config_cnt_done,
   input 		       carrier_detect_d1, carrier_detect_d2, carrier_detect_d3,
   input [15:0] 	       check_end_T_R_R_cnt,
   input              consistency_match,
   input [15:0] 	       rx_frame_cnt,
   input [7:0] 	       ebi_rxd_d3,
   input 	receiving_m_set, receiving_m_clr,
   input 		       rx_even_d1,        rx_even_d2,        rx_even_d3,
   input [7:0] 	       ebi_rxd,	  
   input               rx_even,
   input [15:0] rx_config_d1, input [15:0] rx_config_d2,  input [7:0] rx_config_lo,  
   input               ck,
   input               reset,
   input [4:0] ebi_rxd_X,  input [2:0] ebi_rxd_Y,
	input ability_matched1,
	input ability_matched2,
	input rx_config_match,
	input rx_config_match1,
input [6:0] ability_matched_reg,
   //  Diagnostics inputisters
	input rx_config_match2,
	input ability_matched
);

assert property(@(posedge ck) ((rx_frame_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!consistency_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!consistency_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ck ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 1) && (pcs_rx_present <= 2)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!EPD_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_matched ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_config ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_idle ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!EPD_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 1) && (pcs_rx_present <= 2)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D21_5_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_config ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ck ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_idle ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_matched ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!reset) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D21_5_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_matched ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D21_5_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_idle ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ck ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D21_5_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!EPD_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!EPD_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_config ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!consistency_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_config ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_matched ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ck ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!consistency_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_idle ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D16_2_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D2_2_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D2_2_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D16_2_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D21_5_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D21_5_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!consistency_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!EPD_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_matched ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_idle ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_idle ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_config ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!consistency_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!EPD_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_config ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ck ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ck ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_matched ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D16_2_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D2_2_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D16_2_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D2_2_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!EPD_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ge_x_pcs_rx_stats_inc == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ck ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!acknowledge_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!consistency_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_ext_err_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_idle ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_CONF_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_K28_5_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_hi_read ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ability_d2 == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_cnt_m_inc ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_config ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_d1 == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_trr_extend_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end_idle ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!early_end_config ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 2) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rxd_packet_burst_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ability_matched1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rudi == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_frame_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ck ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 7) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!early_end ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_matched ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_done ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_T_R_R_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d2 == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_R_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D21_5_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_d1 == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_T_R_R ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_inc ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ability_matched2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D21_5_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_K28_5 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_data_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((check_end_R_R_S_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_T_R_K28_5 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((check_end_R_R_K28_5_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_IDLE_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!idle_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!EPD_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!consistency_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((early_end_cnt == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ability_matched_reg == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ability_matched ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_lo_read ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_frame_pulse ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next >= 1) && (pcs_rx_next <= 2) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((gmii_rxd == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_preamble_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rxd_false_carrier_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_lo == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!idle_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ability_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!check_end_R_R_R ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_SPD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((idle_cnt == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!check_end_R_R_S ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!K28_5_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!K28_5_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D16_2_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D2_2_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D16_2_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D2_2_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (gmii_rx_er_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!reset ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (gmii_rx_dv_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!K28_5_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!K28_5_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D2_2_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D16_2_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D2_2_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D16_2_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!CE_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!SPD_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!CE_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!SPD_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!K28_5_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!K28_5_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!SPD_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!SPD_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!CE_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!CE_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!K28_5_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!K28_5_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!CE_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!CE_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!SPD_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!SPD_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!SPD_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!CE_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!CE_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!SPD_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D5_6_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D5_6_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D5_6_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D5_6_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D5_6_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!D5_6_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D5_6_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!D5_6_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA_nCD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA) |-> xmit_nDATA);
assert property(@(posedge ck) (xmit_nDATA) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_DATA ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_nDATA ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1)) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 7)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 7)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 1)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 1)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (rudi_INVALID_m_set) |-> xmit_nDATA);
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 7)) |-> xmit_nDATA);
assert property(@(posedge ck) (rudi_INVALID_m_set) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1) |-> ebi_K);
assert property(@(posedge ck) (ebi_K) |-> ebi_K_d1);
assert property(@(posedge ck) (ebi_K_d3) |-> ebi_K_d3);
assert property(@(posedge ck) (ebi_K) |-> ebi_K);
assert property(@(posedge ck) (ebi_K_d2) |-> ebi_K_d2);
assert property(@(posedge ck) (ebi_K_d1) |-> ebi_K_d1);
assert property(@(posedge ck) (sync_status_d1) |-> sync_status);
assert property(@(posedge ck) (sync_status) |-> sync_status_d1);
assert property(@(posedge ck) (sync_status_d2) |-> sync_status_d2);
assert property(@(posedge ck) (sync_status_d3) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status_d1) |-> sync_status_d1);
assert property(@(posedge ck) (sync_status) |-> sync_status);
assert property(@(posedge ck) (!signal_detect) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (ebi_K_d1 ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (ebi_K ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (ebi_K_d2 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (ebi_K ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (ebi_K_d1 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (sync_status ##2 1) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status_d1 ##2 1) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (sync_status_d1 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (sync_status_d2 ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (carrier_detect) |-> carrier_detect_d1);
assert property(@(posedge ck) (carrier_detect_d1) |-> carrier_detect);
assert property(@(posedge ck) (carrier_detect_d3) |-> carrier_detect_d3);
assert property(@(posedge ck) (carrier_detect_d2) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (carrier_detect) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (carrier_detect_d1) |-> carrier_detect_d1);
assert property(@(posedge ck) (mr_main_reset) |-> soft_reset);
assert property(@(posedge ck) (soft_reset) |-> mr_main_reset);
assert property(@(posedge ck) (soft_reset) |-> soft_reset);
assert property(@(posedge ck) (mr_main_reset) |-> mr_main_reset);
assert property(@(posedge ck) (carrier_detect ##2 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (carrier_detect_d1 ##2 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (carrier_detect_d1 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (carrier_detect ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (carrier_detect_d2 ##1 1) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (rx_even_d1) |-> rx_even);
assert property(@(posedge ck) (rx_even_d1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (rx_even) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (rx_even_d3) |-> rx_even_d3);
assert property(@(posedge ck) (rx_even_d2) |-> rx_even_d2);
assert property(@(posedge ck) (rx_even) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4)) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (rx_even ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (rx_even_d2 ##1 1) |-> rx_even_d3);
assert property(@(posedge ck) (rx_even_d1 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (rx_even ##2 1) |-> rx_even_d3);
assert property(@(posedge ck) (rx_even_d1 ##2 1) |-> rx_even_d3);
assert property(@(posedge ck) (signal_detect) |-> signal_detect);
assert property(@(posedge ck) (!sync_status_d3) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d1 ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d2 ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (ebi_K ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d3) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!signal_detect ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!signal_detect ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!signal_detect ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!signal_detect ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!signal_detect ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!signal_detect ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!signal_detect ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!signal_detect ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d2) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d3) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (sync_status_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d3) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 125) && (ebi_rxd <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 125) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 125) && (ebi_rxd <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 125) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (mr_main_reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (soft_reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_even ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (mr_main_reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (mr_main_reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (soft_reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (soft_reset ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (soft_reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (mr_main_reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (soft_reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (mr_main_reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!soft_reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!soft_reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!soft_reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!soft_reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!soft_reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!soft_reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!soft_reset ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!soft_reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d3) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d3) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!carrier_detect ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_even_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (signal_detect) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (signal_detect ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!sync_status ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (signal_detect ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (signal_detect ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d1 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 116)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 116)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 116)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 116)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3)) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 6)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 109)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 109)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 109)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 109)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 6)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21504)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 139) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 139) && (ebi_rxd <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 139) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 139) && (ebi_rxd <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 43520) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 113)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 113)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 97)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 97)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 97)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 97)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 185) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 188) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 188) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7)) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3)) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (receiving_m_clr) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst) |-> receiving_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 2)) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((pcs_rx_present == 2)) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (receiving_m_clr) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_config_cnt_m_rst) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_present == 2)) |-> signal_detect);
assert property(@(posedge ck) (receiving_m_clr) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 63) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 63) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 166) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 166) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 63) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 63) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 63) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 63) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15872)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15872)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 62)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 62)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 62) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 62) && (ebi_rxd <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 62) && (ebi_rxd <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 62) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 62) && (ebi_rxd_d2 <= 125)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 63) && (ebi_rxd_d3 <= 126)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 63) && (ebi_rxd_d3 <= 126)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 16128) && (rx_config_tmp <= 32256)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 16128) && (rx_config_tmp <= 32256)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 2)) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_next == 2)) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_next == 2)) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 61)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 61)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 61)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 61)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 61)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 122)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 61) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 61) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 78) && (ebi_rxd_d3 <= 162)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 78) && (ebi_rxd_d3 <= 162)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 186)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 162)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 20736) && (rx_config_tmp <= 42240)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 20736) && (rx_config_tmp <= 42240)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 162)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 5)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 172)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 172)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47104)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 172) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 186)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 186)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 186)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 186)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 187)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 187)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 47872)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 47872)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 187) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 187) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 187) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 187) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 187) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 187) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 79)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 79)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 79)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 79)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 86) && (ebi_rxd_d3 <= 168)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 86) && (ebi_rxd_d3 <= 168)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22784) && (rx_config_tmp <= 43008)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22784) && (rx_config_tmp <= 43008)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 75)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 75)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 209)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 5)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 43) && (ebi_rxd_d3 <= 87)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 44) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 44) && (ebi_rxd <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 44) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 44) && (ebi_rxd <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 11264)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 102) && (ebi_rxd <= 175)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 102) && (ebi_rxd_d1 <= 175)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 102) && (ebi_rxd <= 175)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 102) && (ebi_rxd_d1 <= 175)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 44288)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 44288)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 44) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 44) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 172) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 172) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 172)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 11008) && (rx_config_tmp <= 21760)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 11008) && (rx_config_tmp <= 21760)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 42) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 172) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 172) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 168) && (ebi_rxd_d2 <= 210)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 172) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 172) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 172) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 172) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 11520) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 11008) && (rx_config_tmp <= 21504)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 210) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 210) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 84)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 84)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 84)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 84)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 43) && (ebi_rxd_d2 <= 84)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 43) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 43) && (ebi_rxd_d3 <= 84)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 43)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 43)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 43)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 43)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 44544) && (rx_config_tmp <= 55296)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44544) && (rx_config_tmp <= 55296)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 211) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 55040)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 215)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 43520) && (rx_config_tmp <= 54272)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 215)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 215)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 214)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 214)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 214)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 214)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 130) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 130) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 130) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 130) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10752)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 42)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 43) && (ebi_rxd_d2 <= 84) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 43) && (ebi_rxd_d2 <= 84) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 120) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 120) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 214) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 214)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 214)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10752)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 42)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 42)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10752)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 33280) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 119)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 42) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 42)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 42) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 42) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 215) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 215) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 42)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 42)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 42)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 42)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 36) && (ebi_rxd_d2 <= 78)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 169)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 212) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 214) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 214) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 214) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 214) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 212) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 212) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 212) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 214) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 214) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 211)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 211) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 42) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 42) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 37) && (ebi_rxd_d1 <= 79) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd >= 37) && (ebi_rxd <= 79) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 37) && (ebi_rxd_d1 <= 79) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd >= 37) && (ebi_rxd <= 79) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 254)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 54528) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 56320)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 85) && (ebi_rxd_d1 <= 127) ##2 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 85) && (ebi_rxd <= 127) ##2 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 120) && (ebi_rxd_d2 <= 163)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 38) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 38) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 32256)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 85) && (ebi_rxd_d2 <= 126) ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 56576)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 126)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 126)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 220)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 220)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 167)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 220) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 125)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 33024)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 129)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 129)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 129)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 129)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 220)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 220)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 56576)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 56576)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 220)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 220)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 220)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 220)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 129) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 129) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 129) ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 215) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 215) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 215) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 215) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 85) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 85) && (ebi_rxd <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 85) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 85) && (ebi_rxd <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 85) && (ebi_rxd_d2 <= 125)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 40) && (ebi_rxd_d1 <= 79) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 40) && (ebi_rxd <= 79) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 22016) && (rx_config_tmp <= 32256)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 22016) && (rx_config_tmp <= 32256)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 215) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 220) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 220) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 220) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 220) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 216) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 55296) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 215) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 215) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 220) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 220) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 220) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 220) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 128)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 215) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 215) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 215) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 215) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 215) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 215) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 218)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 185) && (ebi_rxd_d2 <= 218) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 185) && (ebi_rxd_d2 <= 218)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 36) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 36) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 55552) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 55552) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 218)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 218)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 218)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 218)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 138) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 138) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 35)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 36) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 36) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 36) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 36) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 2)) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 2)) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 2)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 219) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 219) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 219) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 219) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 92) ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 92) ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((xmit == 2)) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!xmit_nDATA) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 6)) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 6)) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 219) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 6)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (xmit_DATA) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (xmit_DATA) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 2)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 219) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 6)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 23808)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 136) && (ebi_rxd_d3 <= 169)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 23296)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 91) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 92)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 92)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 92)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 92)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 92)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 92)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 92)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7936)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7936)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7680)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 90)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 90)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 90)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 90)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 90)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 92) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 92) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 130) && (ebi_rxd_d2 <= 163)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 92) ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 92) ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 92) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 92) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 92) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7680)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 220) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 220) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 130) && (ebi_rxd <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 130) && (ebi_rxd_d1 <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 153)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 153)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 153)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 153)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 30) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 220) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 220) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 30) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 39680)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7424)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 29)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 29)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 123) && (ebi_rxd_d1 <= 155) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 123) && (ebi_rxd <= 155) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 7424)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 30) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 30) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 30)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 30)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 30)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 30)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 121) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 121) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (receiving_m_clr) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 2)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 2)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 153)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 39168)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 153)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 29)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 153) ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 153) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 153) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 153) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 153) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 29) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 194) && (ebi_rxd_d2 <= 222)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 222) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 222) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 7)) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 91)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 91)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit == 7)) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 49920) && (rx_config_tmp <= 57088)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 57) && (ebi_rxd_d3 <= 87)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 7)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (receiving_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 195) && (ebi_rxd <= 223) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 195) && (ebi_rxd_d1 <= 223) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 195) && (ebi_rxd_d2 <= 223) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 0)) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 153)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 30464)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 153) ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit == 7)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 16640) && (rx_config_tmp <= 24320)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 16640) && (rx_config_tmp <= 24320)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 221) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 56576) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 47) && (ebi_rxd_d1 <= 78) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 47) && (ebi_rxd <= 78) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 93) && (ebi_rxd_d3 <= 126)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 93) && (ebi_rxd_d3 <= 126)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit == 0)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 195) && (ebi_rxd_d3 <= 222)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 223) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 223) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 223) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 221) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 221) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 16384)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 16384)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit == 3)) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 28)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 28)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 28)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 28)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 3)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 223) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 223) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 3)) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 151) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 151) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 93) && (ebi_rxd <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 93) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 93) && (ebi_rxd <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 93) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 93) && (ebi_rxd_d2 <= 125)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit == 3)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 50432) && (rx_config_tmp <= 57344)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 56) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 59)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 59)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 59)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 59)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 28) && (ebi_rxd_d2 <= 59)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 28) && (ebi_rxd_d3 <= 59)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 67) && (ebi_rxd_d3 <= 95)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 67) && (ebi_rxd_d3 <= 95)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 28) && (ebi_rxd_d3 <= 59)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 197) && (ebi_rxd <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 197) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 197) && (ebi_rxd <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 197) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 57344) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 224) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 224) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 35584) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 143) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 143) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 143) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 143) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 197) && (ebi_rxd_d2 <= 223) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 65) && (ebi_rxd <= 93)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 65) && (ebi_rxd_d1 <= 93)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 65) && (ebi_rxd_d1 <= 93)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 65) && (ebi_rxd <= 93)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 65) && (ebi_rxd_d2 <= 93)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 59) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 59) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 57600) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 225) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 225) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 94) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 94) && (ebi_rxd <= 125)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 94) && (ebi_rxd_d1 <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 94) && (ebi_rxd <= 125)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 94) && (ebi_rxd_d2 <= 125)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit == 4)) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit == 1)) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 91) && (ebi_rxd_d3 <= 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 155)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 155)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 117)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 1)) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 27)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 27)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((xmit == 5)) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 92) && (ebi_rxd_d3 <= 122)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 197) && (ebi_rxd_d3 <= 222)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 27) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 27) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 5)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 199) && (ebi_rxd <= 226) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 199) && (ebi_rxd_d1 <= 226) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 87) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 27)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit == 4)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 49920) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 195) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 195) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 49920) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 30) && (ebi_rxd_d2 <= 60)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 30) && (ebi_rxd_d3 <= 60)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 91) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 91) && (ebi_rxd <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 91) && (ebi_rxd <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 91) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 226) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 1)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 226) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 30) && (ebi_rxd_d2 <= 60) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 26) && (ebi_rxd_d3 <= 55)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 27) && (ebi_rxd_d3 <= 56)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 226) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 155) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 155) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 27)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 27)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 27)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 27)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit == 5)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 92) && (ebi_rxd_d2 <= 121)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 23552) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 26)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 120)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 95) && (ebi_rxd_d1 <= 159)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 62) && (ebi_rxd_d1 <= 123)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 62) && (ebi_rxd <= 123)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 62) && (ebi_rxd <= 123)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 95) && (ebi_rxd <= 159)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 62) && (ebi_rxd_d1 <= 123)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 120)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 95) && (ebi_rxd_d1 <= 159)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 95) && (ebi_rxd <= 159)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 39680)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 39680)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 7936) && (rx_config_tmp <= 15360)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 24576) && (rx_config_tmp <= 32256)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 96) && (ebi_rxd_d3 <= 126)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 24576) && (rx_config_tmp <= 32256)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 96) && (ebi_rxd_d3 <= 126)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 153)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 67) && (ebi_rxd_d1 <= 94) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 67) && (ebi_rxd <= 94) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 7936) && (rx_config_tmp <= 15360)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 31) && (ebi_rxd_d2 <= 60) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 29) && (ebi_rxd <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 29) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 29) && (ebi_rxd <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 29) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 50) && (ebi_rxd_d2 <= 78)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30976)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30976)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 27) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 27) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 155) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 155) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 155) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 155) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 155) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 155) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 90) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 90) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 153)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 153)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 28416) && (rx_config_tmp <= 35328)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 192)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 186)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 186)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 155) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 155) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 101) && (ebi_rxd_d2 <= 129)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 25)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 31) && (ebi_rxd_d1 <= 59)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 31) && (ebi_rxd_d1 <= 59)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 31) && (ebi_rxd <= 59)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 31) && (ebi_rxd <= 59)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 31) && (ebi_rxd_d2 <= 59) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 30) && (ebi_rxd_d3 <= 58)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 7680) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 155) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 155) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 155) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 155) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 24064) && (rx_config_tmp <= 31232)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 21504)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 7680) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 209)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 227) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 227) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 129) && (ebi_rxd <= 153) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 129) && (ebi_rxd_d1 <= 153) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 58368) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 114) && (ebi_rxd <= 142)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 114) && (ebi_rxd <= 142)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 114) && (ebi_rxd_d1 <= 142)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 114) && (ebi_rxd_d1 <= 142)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 186)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 186)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 58368) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 114) && (ebi_rxd_d2 <= 142) ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 21) && (ebi_rxd <= 47) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 21) && (ebi_rxd_d1 <= 47) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 228) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 47616)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 53504)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 209)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 208)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 208)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 208)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 208)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 33024) && (rx_config_tmp <= 38912)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 209) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 47872)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 47872)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 102) && (ebi_rxd_d1 <= 129) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 102) && (ebi_rxd <= 129) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 39680) && (rx_config_tmp <= 47104)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 184)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 208)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 151)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 186)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 186)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 186)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 186)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 21) && (ebi_rxd <= 46) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 21) && (ebi_rxd_d1 <= 46) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 38) && (ebi_rxd <= 64)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 38) && (ebi_rxd_d1 <= 64)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 38) && (ebi_rxd <= 64)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 38) && (ebi_rxd_d1 <= 64)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 118) && (ebi_rxd_d3 <= 145)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 30720) && (rx_config_tmp <= 37632)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 146) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 38) && (ebi_rxd_d2 <= 64)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 208) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 208) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 186) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 186) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 186) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 186) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 33280) && (rx_config_tmp <= 38912)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 184)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 157) && (ebi_rxd_d2 <= 186) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 157) && (ebi_rxd_d2 <= 186) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 215)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 215)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 194) && (ebi_rxd_d2 <= 215) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 36) && (ebi_rxd_d2 <= 60)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 24) && (ebi_rxd_d2 <= 49)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 36) && (ebi_rxd <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 36) && (ebi_rxd_d1 <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 214) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 214) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 230) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 23)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 64) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 64) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 64) && (ebi_rxd <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 64) && (ebi_rxd <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 185)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 185)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 64) && (ebi_rxd_d2 <= 87) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 149)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 113)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 113)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 123) && (ebi_rxd <= 147)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 123) && (ebi_rxd_d1 <= 147)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 123) && (ebi_rxd_d1 <= 147)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 113)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 113)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 123) && (ebi_rxd <= 147)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 113) ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 40) && (ebi_rxd <= 66) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 40) && (ebi_rxd_d1 <= 66) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 213)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 5632)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 65) && (ebi_rxd_d3 <= 87)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 160) && (ebi_rxd_d2 <= 186)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 202) && (ebi_rxd_d1 <= 224) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 202) && (ebi_rxd <= 224) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 52480) && (rx_config_tmp <= 58112)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 110) && (ebi_rxd_d3 <= 135)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 49920) && (rx_config_tmp <= 54784)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 52480) && (rx_config_tmp <= 58112)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 41) && (ebi_rxd_d3 <= 66)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 41) && (ebi_rxd_d3 <= 66)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 205) && (ebi_rxd_d2 <= 227) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 203) && (ebi_rxd_d3 <= 225)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 148) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 148) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 148) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 148) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 203) && (ebi_rxd_d3 <= 225)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 203) && (ebi_rxd_d2 <= 225) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 37888) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 66) && (ebi_rxd_d2 <= 87) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 184)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 184)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 36) && (ebi_rxd_d3 <= 58)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 41) && (ebi_rxd_d3 <= 64)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 201) && (ebi_rxd_d2 <= 220)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 28160)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 67) && (ebi_rxd <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 67) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 67) && (ebi_rxd <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 67) && (ebi_rxd_d1 <= 87)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 17152) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 101) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 101) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 41) && (ebi_rxd_d3 <= 63)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 214) && (ebi_rxd_d1 <= 236) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 214) && (ebi_rxd <= 236) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 41) && (ebi_rxd <= 63)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 41) && (ebi_rxd <= 63)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 41) && (ebi_rxd_d1 <= 63)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 41) && (ebi_rxd_d1 <= 63)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 41) && (ebi_rxd_d2 <= 63) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 161) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 161) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 161) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 161) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 59392) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 232) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 232) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 232) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 232) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 232) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 55) && (ebi_rxd_d2 <= 78)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 38) && (ebi_rxd_d2 <= 60) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 109)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 105) && (ebi_rxd_d3 <= 127)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 232) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 10752) && (rx_config_tmp <= 16384)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 214) && (ebi_rxd_d1 <= 236) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 214) && (ebi_rxd <= 236) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 232) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 232) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 55) && (ebi_rxd <= 78) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 55) && (ebi_rxd_d1 <= 78) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 232) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 232) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 9472) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 99) && (ebi_rxd_d3 <= 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 232)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 162) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 162) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 33) && (ebi_rxd_d2 <= 54)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 27136) && (rx_config_tmp <= 32768)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 100)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((rx_config_tmp >= 43520) && (rx_config_tmp <= 49664)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 194)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 5120) && (rx_config_tmp <= 10496)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 19) && (ebi_rxd_d3 <= 40)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 64) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 19) && (ebi_rxd <= 40)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 19) && (ebi_rxd_d1 <= 40)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 19) && (ebi_rxd_d1 <= 40)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 19) && (ebi_rxd <= 40)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 19) && (ebi_rxd_d3 <= 40)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 33) && (ebi_rxd <= 54) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 33) && (ebi_rxd_d1 <= 54) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 194) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 18) && (ebi_rxd_d3 <= 40)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 18) && (ebi_rxd_d3 <= 40)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 19) && (ebi_rxd_d2 <= 40) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 161) && (ebi_rxd_d3 <= 184)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 101) && (ebi_rxd_d3 <= 122)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 78) && (ebi_rxd <= 98)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 99) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 99) && (ebi_rxd <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 99) && (ebi_rxd <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 78) && (ebi_rxd <= 98)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 99) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 78) && (ebi_rxd_d1 <= 98)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 78) && (ebi_rxd_d1 <= 98)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 78) && (ebi_rxd_d3 <= 98)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 99) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 99) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 236)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 236)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 236)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 236)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 99) && (ebi_rxd_d1 <= 120) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 99) && (ebi_rxd <= 120) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 58)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 58)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 58)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 58)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 38) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 38) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 186)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 41728) && (rx_config_tmp <= 47616)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 81)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 100) && (ebi_rxd_d2 <= 121)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 20736)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 81)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 25600) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 231)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 231)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 231)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 231)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 18) && (ebi_rxd <= 38) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 18) && (ebi_rxd_d1 <= 38) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 191) && (ebi_rxd <= 208)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 191) && (ebi_rxd <= 208)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 191) && (ebi_rxd_d1 <= 208)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 191) && (ebi_rxd_d1 <= 208)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 65) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 16640) && (rx_config_tmp <= 21504)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 216) && (ebi_rxd_d2 <= 236) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 191) && (ebi_rxd_d2 <= 208) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 5120) && (rx_config_tmp <= 10240)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 51968) && (rx_config_tmp <= 56320)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 27392) && (rx_config_tmp <= 33024)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 51968) && (rx_config_tmp <= 56320)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 51968) && (rx_config_tmp <= 56320)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 231) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 231) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 233) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 48896)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 191)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 48896)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 191)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 203) && (ebi_rxd_d1 <= 220) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 203) && (ebi_rxd <= 220) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 231) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 231) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 19) && (ebi_rxd_d1 <= 38)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 19) && (ebi_rxd_d1 <= 38)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 19) && (ebi_rxd <= 38)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 19) && (ebi_rxd <= 38)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 19) && (ebi_rxd_d3 <= 38)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 231)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 202) && (ebi_rxd_d3 <= 219)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 105) && (ebi_rxd_d3 <= 125)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 202) && (ebi_rxd_d3 <= 219)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 202) && (ebi_rxd_d2 <= 219) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 4864) && (rx_config_tmp <= 9728)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 5888) && (rx_config_tmp <= 11264)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 141) && (ebi_rxd_d1 <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 141) && (ebi_rxd <= 163) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 98) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 98) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((rx_config_tmp >= 41472) && (rx_config_tmp <= 47104)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 26112) && (rx_config_tmp <= 31232)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 202) && (ebi_rxd_d1 <= 219) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 202) && (ebi_rxd <= 219) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 53760) && (rx_config_tmp <= 59136)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 162) && (ebi_rxd <= 184) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 162) && (ebi_rxd_d1 <= 184) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 17) && (ebi_rxd_d2 <= 37) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 196)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 50176)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 196)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 150) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 196)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 196)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 196)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 231) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 11520) && (rx_config_tmp <= 16896)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 196) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 136) && (ebi_rxd_d1 <= 153)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 136) && (ebi_rxd <= 153)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 136) && (ebi_rxd <= 153)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 136) && (ebi_rxd_d1 <= 153)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 40) && (ebi_rxd_d3 <= 60)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 20480) && (rx_config_tmp <= 25344)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 52224) && (rx_config_tmp <= 56576)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 34816) && (rx_config_tmp <= 39168)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 103) && (ebi_rxd_d1 <= 122)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 103) && (ebi_rxd <= 122)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 103) && (ebi_rxd <= 122)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 103) && (ebi_rxd_d1 <= 122)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 217) && (ebi_rxd_d2 <= 236) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4864)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 102) && (ebi_rxd_d3 <= 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 204) && (ebi_rxd_d3 <= 220)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 204) && (ebi_rxd_d2 <= 220)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 52224)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 17152) && (rx_config_tmp <= 21504)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4864)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 204) && (ebi_rxd_d2 <= 220) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 20) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 20) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 107) && (ebi_rxd <= 128) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 107) && (ebi_rxd_d1 <= 128) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 201) && (ebi_rxd <= 218) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 201) && (ebi_rxd_d1 <= 218) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 37)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 37)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 37)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 37)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 17) && (ebi_rxd_d2 <= 37)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 20224)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 26368) && (rx_config_tmp <= 30976)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 185)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 234) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 234) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 102) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 102) && (ebi_rxd <= 120)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 102) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 102) && (ebi_rxd <= 120)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 27136)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 137) && (ebi_rxd_d2 <= 153)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 10496) && (rx_config_tmp <= 15360)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 18)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 235) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 235) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 235) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 235) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 141) && (ebi_rxd <= 161) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 141) && (ebi_rxd_d1 <= 161) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 60160) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 235) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 103) && (ebi_rxd_d3 <= 120)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 103) && (ebi_rxd <= 120)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 103) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 103) && (ebi_rxd <= 120)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 103) && (ebi_rxd_d1 <= 120)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 52224)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 18)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 64) && (ebi_rxd_d3 <= 119)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 16384) && (rx_config_tmp <= 30464)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 16384) && (rx_config_tmp <= 30464)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 64) && (ebi_rxd_d3 <= 119)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 18)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4608)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 204) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 142) && (ebi_rxd_d3 <= 162)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 4352) && (rx_config_tmp <= 9216)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 182) && (ebi_rxd_d1 <= 201) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 182) && (ebi_rxd <= 201) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 142) && (ebi_rxd_d1 <= 162) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 142) && (ebi_rxd <= 162) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 142) && (ebi_rxd <= 162) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 142) && (ebi_rxd_d1 <= 162) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 142) && (ebi_rxd_d2 <= 162) ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 142) && (ebi_rxd_d2 <= 162) ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 36) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 36) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 18) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 18)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 18)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 18)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 18)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 26624) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 209) && (ebi_rxd_d3 <= 229)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 137) && (ebi_rxd_d1 <= 152) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 137) && (ebi_rxd <= 152) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 25856) && (rx_config_tmp <= 30208)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 214) && (ebi_rxd_d3 <= 234)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 18)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 18)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 18)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 18)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 36352) && (rx_config_tmp <= 41216)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 36608) && (rx_config_tmp <= 41472)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 40) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 40) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 40) && (ebi_rxd <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 40) && (ebi_rxd <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 141) && (ebi_rxd_d1 <= 160)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 141) && (ebi_rxd_d1 <= 160)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 141) && (ebi_rxd <= 160)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 141) && (ebi_rxd <= 160)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 40) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 40) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 142) && (ebi_rxd_d1 <= 161) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 142) && (ebi_rxd <= 161) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 49664)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 219) && (ebi_rxd <= 237) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 219) && (ebi_rxd_d1 <= 237) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 200) && (ebi_rxd_d2 <= 216) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 47) && (ebi_rxd_d2 <= 65) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 36096)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 141)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 36352)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 20992) && (rx_config_tmp <= 25856)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 141) ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 51712)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 202)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 141) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 141) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 141) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 17) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 17) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 141) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 202)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 185) && (ebi_rxd_d2 <= 202) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 12288) && (rx_config_tmp <= 16896)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (xmit_DATA_nCD) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_nCD) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA_nCD) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 17) && (ebi_rxd_d3 <= 35)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 140) && (ebi_rxd_d2 <= 159)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 140)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 140)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 140)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 140)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 17) && (ebi_rxd_d2 <= 35)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (xmit_DATA_nCD) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 51968)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 203)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 203)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 234)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 234)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 216) && (ebi_rxd <= 234)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 216) && (ebi_rxd_d1 <= 234)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 35) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 35) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 55040) && (rx_config_tmp <= 59904)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 203) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 17)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 17)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 10240) && (rx_config_tmp <= 14592)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 182)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 140) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 140) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 125) && (ebi_rxd <= 184)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 125) && (ebi_rxd <= 184)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 56)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 56)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 125) && (ebi_rxd_d1 <= 184)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 125) && (ebi_rxd_d1 <= 184)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 138) && (ebi_rxd_d3 <= 153)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 141)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 77)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 77)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 77)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 77)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 77)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 141) ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 123) && (ebi_rxd <= 141) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 123) && (ebi_rxd_d1 <= 141) ##2 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 216) && (ebi_rxd_d3 <= 234)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 47) && (ebi_rxd_d3 <= 64)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 142) && (ebi_rxd_d3 <= 160)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4096)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 16)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 77) && (ebi_rxd_d2 <= 92)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 77) && (ebi_rxd_d3 <= 92)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 18432) && (rx_config_tmp <= 22016)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 140) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 140) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 192)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 200) && (ebi_rxd_d3 <= 215)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 192)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 192)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 192)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 192)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 51712)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 215) && (ebi_rxd_d1 <= 233) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 215) && (ebi_rxd <= 233) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 192) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 16)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 19968) && (rx_config_tmp <= 23808)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 82) && (ebi_rxd_d3 <= 100)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 70) && (ebi_rxd_d1 <= 84)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 70) && (ebi_rxd_d1 <= 84)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 70) && (ebi_rxd <= 84)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 70) && (ebi_rxd <= 84)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 70) && (ebi_rxd_d3 <= 84)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 201)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 16) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (xmit_DATA_nCD) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 139)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 139)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 139)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 139)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 139)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 201)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 185) && (ebi_rxd_d2 <= 201) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 183) && (ebi_rxd_d2 <= 200)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (xmit_DATA_nCD) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 220) && (ebi_rxd <= 238) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 220) && (ebi_rxd_d1 <= 238) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 82) && (ebi_rxd_d2 <= 99)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 44) && (ebi_rxd_d2 <= 60)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 15)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 3840)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 220) && (ebi_rxd_d3 <= 238)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 168) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 168) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 44) && (ebi_rxd_d1 <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 44) && (ebi_rxd <= 60) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 104)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 51712)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 220) && (ebi_rxd_d2 <= 238) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 220) && (ebi_rxd_d3 <= 238)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 3840)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 15)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 3840)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 202) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 202) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 35584)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 139)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 15)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 27136) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 201) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 201) && (ebi_rxd_d1 <= 215)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 201) && (ebi_rxd <= 215)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 201) && (ebi_rxd <= 215)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 139) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 139) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 78) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 78) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 15)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 35584)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 39168) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 15) && (ebi_rxd_d1 <= 31)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 15) && (ebi_rxd <= 31)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 15) && (ebi_rxd_d1 <= 31)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 15) && (ebi_rxd <= 31)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 106) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 106) ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 200) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 200) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 63) && (ebi_rxd_d1 <= 116)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 63) && (ebi_rxd <= 116)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 63) && (ebi_rxd <= 116)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 63) && (ebi_rxd_d1 <= 116)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 15)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 15)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 15)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 15)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 16)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 15) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 15) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 35584)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 139)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 58)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 58)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 3584)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 43) && (ebi_rxd_d3 <= 58)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 14)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 197) && (ebi_rxd_d3 <= 209)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 50432) && (rx_config_tmp <= 53504)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 43) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 43) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 196) && (ebi_rxd_d3 <= 208)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 16)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 16)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 16)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 16)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 33) && (ebi_rxd <= 49)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 33) && (ebi_rxd <= 49)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 33) && (ebi_rxd_d1 <= 49)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 33) && (ebi_rxd_d1 <= 49)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (xmit_DATA_CD) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (xmit_DATA_CD) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> xmit_DATA_CD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (xmit_DATA_CD) |-> xmit_DATA_CD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> xmit_DATA_CD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (xmit_DATA_CD) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA_CD) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 19712)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7936)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 61184)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 238)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 16) && (ebi_rxd_d2 <= 31)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7936)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7936)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 18944) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 16) && (ebi_rxd <= 31) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 16) && (ebi_rxd_d1 <= 31) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 238)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 184) && (ebi_rxd_d2 <= 199) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 14) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 73) && (ebi_rxd_d2 <= 85)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 221) && (ebi_rxd_d3 <= 238)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 169) && (ebi_rxd <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 56576) && (rx_config_tmp <= 60928)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 14) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 169) && (ebi_rxd_d1 <= 186) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 14) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 14) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 14) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 56576) && (rx_config_tmp <= 60928)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 237) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 237) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 237) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 237) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 237) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 237) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 62) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 62) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 140) && (ebi_rxd <= 155)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 140) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 140) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 237) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 237) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 140) && (ebi_rxd <= 155)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 221) && (ebi_rxd_d2 <= 238) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 56576) && (rx_config_tmp <= 60928)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 50) && (ebi_rxd_d1 <= 66)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 50) && (ebi_rxd_d1 <= 66)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 50) && (ebi_rxd <= 66)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 50) && (ebi_rxd <= 66)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 221) && (ebi_rxd <= 238) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 237) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 221) && (ebi_rxd_d1 <= 238) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 237) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 35840) && (rx_config_tmp <= 39680)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 140) && (ebi_rxd_d3 <= 155)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 35840) && (rx_config_tmp <= 39680)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 15) && (ebi_rxd_d3 <= 29)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 3840) && (rx_config_tmp <= 7424)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 107) && (ebi_rxd_d3 <= 122)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 140) && (ebi_rxd <= 155) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 140) && (ebi_rxd_d1 <= 155) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 200)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 200)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 200)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 200)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 199)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 172)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 44032)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 140) && (ebi_rxd_d3 <= 155)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 35840) && (rx_config_tmp <= 39680)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 172)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 172)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 12544) && (rx_config_tmp <= 16128)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 29) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 11264) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 16) && (ebi_rxd_d2 <= 30)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 30)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 30)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (xmit_DATA_CD) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd >= 238) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 238) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 198) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 198) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 107) && (ebi_rxd_d2 <= 121)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 27648) && (rx_config_tmp <= 31232)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> carrier_detect_d3);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> carrier_detect_d3);
assert property(@(posedge ck) (xmit_DATA_CD) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 239) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 224) && (ebi_rxd_d2 <= 239)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 239) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 57344) && (rx_config_tmp <= 61184)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 239) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 61184) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 239) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 224) && (ebi_rxd_d2 <= 239) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 224) && (ebi_rxd_d3 <= 239)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 61184) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 239)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 190)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 26880)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 239) && (ebi_rxd_d2 <= 255) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 190)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 239)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 190)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 190)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 239)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 239)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 239) && (ebi_rxd_d3 <= 255)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 61184) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 239) && (ebi_rxd_d1 <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 239) && (ebi_rxd <= 255) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 239) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 224) && (ebi_rxd_d2 <= 239) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 190) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 224) && (ebi_rxd_d1 <= 239) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 224) && (ebi_rxd <= 239) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 239) && (ebi_rxd_d1 <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 239) && (ebi_rxd <= 255) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 16) && (ebi_rxd_d1 <= 29)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 16) && (ebi_rxd <= 29)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 16) && (ebi_rxd_d1 <= 29)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 16) && (ebi_rxd <= 29)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 76)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 74) && (ebi_rxd_d3 <= 86)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 76)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 17) && (ebi_rxd <= 30) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 17) && (ebi_rxd_d1 <= 30) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 12288)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 46) && (ebi_rxd_d3 <= 60)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 85) && (ebi_rxd <= 101)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 85) && (ebi_rxd_d1 <= 101)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 85) && (ebi_rxd <= 101)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 85) && (ebi_rxd_d1 <= 101)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 101)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 20224) && (rx_config_tmp <= 23296)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 57600) && (rx_config_tmp <= 61184)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 61696) && (rx_config_tmp <= 65280)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 224) && (ebi_rxd_d3 <= 238)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 241) && (ebi_rxd_d2 <= 255)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 61696) && (rx_config_tmp <= 65280)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 241) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 241) && (ebi_rxd_d3 <= 255)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 241) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 241) && (ebi_rxd <= 255)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 241) && (ebi_rxd_d1 <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 241) && (ebi_rxd <= 255)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 241) && (ebi_rxd_d2 <= 255) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 241) && (ebi_rxd <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 241) && (ebi_rxd_d1 <= 255) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 171)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 19200)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 26368)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 50944)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 152) && (ebi_rxd_d3 <= 169)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 104)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 30) && (ebi_rxd_d2 <= 46) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 12032) && (rx_config_tmp <= 15360)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 142) && (ebi_rxd <= 155) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 142) && (ebi_rxd_d1 <= 155) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 36352) && (rx_config_tmp <= 39680)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 198)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 198)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 198)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 198)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 198) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 137)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 4864) && (rx_config_tmp <= 7936)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 186)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 143) && (ebi_rxd <= 155)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 143) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 143) && (ebi_rxd <= 155)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 143) && (ebi_rxd_d1 <= 155)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 109) && (ebi_rxd_d2 <= 121)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 109) && (ebi_rxd_d3 <= 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 209) && (ebi_rxd <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 209) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 12032)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 31) && (ebi_rxd_d3 <= 46)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 14848) && (rx_config_tmp <= 18688)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 198)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 34560)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 25600) && (rx_config_tmp <= 28928)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 36096)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 25600)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 198) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 39168) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 209) && (ebi_rxd_d3 <= 223)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 209) && (ebi_rxd_d2 <= 223) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 155) && (ebi_rxd <= 169)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 155) && (ebi_rxd_d1 <= 169)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 170) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 155) && (ebi_rxd_d1 <= 169)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 155) && (ebi_rxd <= 169)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 170) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 170) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 170) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 31) && (ebi_rxd_d3 <= 45)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 223)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 21760) && (rx_config_tmp <= 25344)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 210) && (ebi_rxd <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 210) && (ebi_rxd <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 210) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 210) && (ebi_rxd_d1 <= 223)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 43520) && (rx_config_tmp <= 47360)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 185) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 169)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 43520)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 169)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 170)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 170)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 170)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 170)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 11776)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 87) && (ebi_rxd_d1 <= 101)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 87) && (ebi_rxd_d1 <= 101)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 87) && (ebi_rxd <= 101)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 87) && (ebi_rxd <= 101)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 87) && (ebi_rxd_d3 <= 101)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 170) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 170) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 42) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 42) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 20) && (ebi_rxd <= 31) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 20) && (ebi_rxd_d1 <= 31) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 51200) && (rx_config_tmp <= 54016)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 223)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 28) && (ebi_rxd_d1 <= 42) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 28) && (ebi_rxd <= 42) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 53760) && (rx_config_tmp <= 57088)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 39680) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 223) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 210) && (ebi_rxd_d2 <= 223) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 11776) && (rx_config_tmp <= 14848)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 110) && (ebi_rxd_d3 <= 122)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 77) && (ebi_rxd_d3 <= 87)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 15) && (ebi_rxd <= 27) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 15) && (ebi_rxd_d1 <= 27) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 46) && (ebi_rxd_d1 <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 46) && (ebi_rxd <= 58) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 15) && (ebi_rxd_d1 <= 27) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 15) && (ebi_rxd <= 27) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 19712) && (rx_config_tmp <= 22272)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 27392) && (rx_config_tmp <= 41216)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 27392) && (rx_config_tmp <= 41216)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 199) && (ebi_rxd_d1 <= 210) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 199) && (ebi_rxd <= 210) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 211) && (ebi_rxd_d1 <= 223) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 211) && (ebi_rxd <= 223) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 184)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 11520)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 171) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 171) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 171) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 171) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 33) && (ebi_rxd <= 45) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 33) && (ebi_rxd_d1 <= 45) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 199) && (ebi_rxd_d2 <= 209)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 199) && (ebi_rxd_d2 <= 209) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 199) && (ebi_rxd <= 209)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 199) && (ebi_rxd_d1 <= 209)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 199) && (ebi_rxd_d1 <= 209)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 199) && (ebi_rxd <= 209)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 184)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 199) && (ebi_rxd_d2 <= 209) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 136)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 131) && (ebi_rxd <= 142)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 131) && (ebi_rxd_d1 <= 142)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 131) && (ebi_rxd <= 142)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 131) && (ebi_rxd_d1 <= 142)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 136) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 136) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 130) && (ebi_rxd_d1 <= 141) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 130) && (ebi_rxd <= 141) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 54272) && (rx_config_tmp <= 57344)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 43264)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 29184) && (rx_config_tmp <= 32512)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 93) && (ebi_rxd_d2 <= 106)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 93) && (ebi_rxd_d3 <= 106)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 102)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 26112)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 102)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 102)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 102)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 102)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 170) && (ebi_rxd_d2 <= 183) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 43776) && (rx_config_tmp <= 47104)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 186)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 135)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 135)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 135)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 135)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 19968) && (rx_config_tmp <= 22528)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 171) && (ebi_rxd_d1 <= 184) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 171) && (ebi_rxd <= 184) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 145) && (ebi_rxd <= 155) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 145) && (ebi_rxd_d1 <= 155) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 6) && (ebi_rxd <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 6) && (ebi_rxd_d1 <= 16) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 73)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 24064) && (rx_config_tmp <= 27392)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 77) && (ebi_rxd_d1 <= 86)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 77) && (ebi_rxd <= 86)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 77) && (ebi_rxd_d1 <= 86)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 77) && (ebi_rxd <= 86)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 19968) && (rx_config_tmp <= 22272)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 77) && (ebi_rxd_d3 <= 86)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 16384) && (rx_config_tmp <= 19456)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 41984) && (rx_config_tmp <= 54528)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 41984) && (rx_config_tmp <= 54528)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 7680) && (rx_config_tmp <= 11008)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 23552) && (rx_config_tmp <= 26880)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 2048) && (rx_config_tmp <= 4608)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 87) && (ebi_rxd_d3 <= 98)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 77) && (ebi_rxd_d3 <= 85)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 25600) && (rx_config_tmp <= 28416)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 17408) && (rx_config_tmp <= 19968)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 50176)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 184) && (ebi_rxd_d3 <= 195)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 25856) && (rx_config_tmp <= 28416)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 31) && (ebi_rxd_d2 <= 43)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 25600)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 31) && (ebi_rxd <= 43) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 31) && (ebi_rxd_d1 <= 43) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 47616)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 28672) && (rx_config_tmp <= 31232)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 88) && (ebi_rxd_d3 <= 99)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 22784) && (rx_config_tmp <= 25600)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 18176)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 25344)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 133) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 133) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 9) && (ebi_rxd <= 19) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 9) && (ebi_rxd_d1 <= 19) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 47616)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 30) && (ebi_rxd <= 42)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 30) && (ebi_rxd_d1 <= 42)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 30) && (ebi_rxd <= 42)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 30) && (ebi_rxd_d1 <= 42)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 30) && (ebi_rxd_d3 <= 42)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 66) && (ebi_rxd_d1 <= 76)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 66) && (ebi_rxd <= 76)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 66) && (ebi_rxd <= 76)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 66) && (ebi_rxd_d1 <= 76)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 17408) && (rx_config_tmp <= 19712)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 66) && (ebi_rxd_d3 <= 76)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 168) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 153) && (ebi_rxd <= 167) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 153) && (ebi_rxd_d1 <= 167) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 168) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 86) && (ebi_rxd_d2 <= 97)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 72)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 86) && (ebi_rxd_d3 <= 97)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 28672) && (rx_config_tmp <= 30976)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 185)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 185)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 185)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 173) && (ebi_rxd_d2 <= 185) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 134) && (ebi_rxd_d1 <= 144) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 134) && (ebi_rxd <= 144) ##1 1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 196)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 52) && (ebi_rxd_d2 <= 103)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 52) && (ebi_rxd_d2 <= 103)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 98) && (ebi_rxd_d2 <= 108)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 99) && (ebi_rxd_d3 <= 109)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 98) && (ebi_rxd_d3 <= 108)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 17664) && (rx_config_tmp <= 19712)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 69)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 69)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 69)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 69)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 69)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 184)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 195) && (ebi_rxd <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 195) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 195) && (ebi_rxd_d1 <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 195) && (ebi_rxd <= 242)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 68) && (ebi_rxd_d3 <= 76)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit == 6)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 100) && (ebi_rxd_d3 <= 109)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 8) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 8) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 173) && (ebi_rxd_d3 <= 183)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 1792)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 109) && (ebi_rxd <= 159)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 109) && (ebi_rxd_d1 <= 159)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 109) && (ebi_rxd <= 159)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 109) && (ebi_rxd_d1 <= 159)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 161) && (ebi_rxd_d3 <= 209)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 161) && (ebi_rxd_d3 <= 209)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15104) && (rx_config_tmp <= 17152)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 130)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 130)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 130)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 130)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 17408)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 48) && (ebi_rxd_d3 <= 95)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 48) && (ebi_rxd_d3 <= 95)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 12288) && (rx_config_tmp <= 24320)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 12288) && (rx_config_tmp <= 24320)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 65)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 65)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 65)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 65)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 65)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 122) && (ebi_rxd_d1 <= 129) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 122) && (ebi_rxd <= 129) ##2 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 67)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 157) && (ebi_rxd_d2 <= 206)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 157) && (ebi_rxd_d2 <= 206)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 5) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 5) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit == 7)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 107) && (ebi_rxd_d3 <= 155)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 107) && (ebi_rxd_d3 <= 155)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 3)) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd == 197)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197)) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197)) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 62)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 15) && (ebi_rxd_d2 <= 62)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match) |-> D5_6_match);
assert property(@(posedge ck) (D5_6_match) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (D5_6_match) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (D5_6_match) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (D5_6_match) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 107) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 107) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129)) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (CE_match) |-> CE_match);
assert property(@(posedge ck) (SPD_match) |-> SPD_match);
assert property(@(posedge ck) (SPD_match) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (CE_match) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (SPD_match) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (CE_match) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (SPD_match) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (CE_match) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 4)) |-> xmit_nDATA);
assert property(@(posedge ck) ((xmit == 1)) |-> xmit_nDATA);
assert property(@(posedge ck) (CE_match) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (SPD_match) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 188) ##1 rx_even) |-> K28_5_match);
assert property(@(posedge ck) (!xmit_DATA ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (xmit_nDATA ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d1 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (rudi_INVALID_m_set ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d2 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!xmit_DATA_nCD ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d2 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (carrier_detect_d2 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K_d1 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K_d3 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (carrier_detect_d3 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!carrier_detect_d3 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d3 && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d1 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && soft_reset) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && ebi_K_d2) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d3 && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && carrier_detect) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_next == 1) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 96) && (ebi_rxd_d2 <= 243) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d1 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && mr_main_reset) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && carrier_detect_d1) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d2 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K_d2 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 20736) && (rx_config_tmp <= 42240) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!receiving_m_clr ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 79) && (ebi_rxd_d3 <= 163) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 121) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 121) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 120) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30976) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (ebi_K ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (ebi_K_d1 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d3 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d3 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit == 6) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 6) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 6) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 1) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##4 1) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d3 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (SPD_match ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (CE_match ##1 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 58) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even && !rx_even_d2 && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!soft_reset ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d1 && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (D16_2_match) |-> D16_2_match);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 123) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d3 ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!soft_reset ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d2 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (ebi_K ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 0) && (rx_config_tmp == 0)) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!soft_reset ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 0) && (ebi_rxd_d2 == 0)) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d1 == 0) && (xmit == 0)) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d1 == 90) && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even_d3 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!ebi_K_d1 ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!receiving_m_clr && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!mr_main_reset && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd == 90) && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even && !rx_even_d3 && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) (carrier_detect_d3 ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && (xmit == 7)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && rx_even) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> reset);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (carrier_detect_d3 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!mr_main_reset ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (rx_even_d1 ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (reset) |-> reset);
assert property(@(posedge ck) (!carrier_detect_d2 && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && (pcs_rx_present == 1)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && ebi_K_d2) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && carrier_detect_d2) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (ebi_K_d1 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 0) && (ebi_rxd_d3 == 0)) |-> reset);
assert property(@(posedge ck) (!sync_status ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (D2_2_match) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 122) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status_d1 && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (rx_even ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 49) && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d1 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!carrier_detect_d3 && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) (carrier_detect_d3 ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!ebi_K_d3 && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status_d1 ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (rx_even_d3 ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!mr_main_reset ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!soft_reset ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even_d2 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!mr_main_reset ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d2 ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 79) && (ebi_rxd_d3 <= 163) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (sync_status_d3 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!soft_reset && (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!xmit_nDATA && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) (!signal_detect && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) (ebi_K_d3 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d1 ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && rudi_INVALID_m_set) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 66) && rx_even_d1) |-> D2_2_match);
assert property(@(posedge ck) (rx_even_d2 ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rudi_INVALID_m_set && !rx_even && (ebi_rxd_d1 == 0)) |-> reset);
assert property(@(posedge ck) (!sync_status_d2 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 122) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!mr_main_reset ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!receiving_m_clr ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even_d2 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && xmit_nDATA ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 carrier_detect_d3) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 20736) && (rx_config_tmp <= 42240) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (sync_status ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && carrier_detect_d1 ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 carrier_detect_d2 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even_d3 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && ebi_K_d2 ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!xmit_DATA ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!ebi_K ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && carrier_detect ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!sync_status_d3 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!xmit_DATA && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even_d3 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!xmit_DATA_nCD ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 mr_main_reset ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !rx_even_d3) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 signal_detect ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!sync_status ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (xmit_DATA ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 169) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even_d3 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!signal_detect ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 47360) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_even_d1 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!xmit_DATA_CD && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 164) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even_d3 ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d3 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 39168) && (rx_config_tmp <= 52480) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d1 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (mr_main_reset ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status_d3 ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && (rx_config_tmp == 43264) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d2 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!sync_status_d3 ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !soft_reset) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 184) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 35328) && (rx_config_tmp <= 49152) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!xmit_DATA ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d1 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (ebi_rxd_d1 == 226)) |-> D16_2_match);
assert property(@(posedge ck) (soft_reset ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d2 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d3 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (ebi_rxd_d3 == 80)) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 185) && (ebi_rxd_d1 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (ebi_K_d3 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (xmit_DATA_nCD ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 (xmit == 0) ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 7) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (signal_detect ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d2 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (xmit == 1)) |-> D16_2_match);
assert property(@(posedge ck) ((pcs_rx_present == 1) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && (ebi_rxd_d3 == 169) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!ebi_K && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && rudi_INVALID_m_set ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !signal_detect) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (ebi_rxd_d2 == 46)) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !ebi_K_d3) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 ebi_K_d3 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 48896) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 !rx_even_d2 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (xmit_DATA_nCD ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 soft_reset ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 155) && (ebi_rxd_d3 <= 255) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 151) && (ebi_rxd_d3 <= 203) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!signal_detect ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 53) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 80) && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 53) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 80) && (ebi_rxd_d2 <= 164) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 112) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 (ebi_rxd_d2 == 80) ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!sync_status && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (ebi_K ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!xmit_DATA_CD ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 !sync_status_d2 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 186) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!carrier_detect_d3 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 !ebi_K_d2 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d1 ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit == 2) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit == 2) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 79) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status_d1 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 138) && (ebi_rxd_d3 <= 192) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!sync_status_d1 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_even_d2 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 (ebi_rxd_d1 == 46) ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!carrier_detect ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 (ebi_rxd == 46) ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!xmit_nDATA ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 48128) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 79) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d1 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (rx_config_tmp == 20480)) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd == 80) && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!ebi_K_d1 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!xmit_nDATA ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!carrier_detect_d3 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (ebi_K_d3 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (ebi_rxd == 226)) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 185) && (ebi_rxd <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 (pcs_rx_next == 1)) |-> D16_2_match);
assert property(@(posedge ck) (xmit_nDATA ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !mr_main_reset) |-> D16_2_match);
assert property(@(posedge ck) (ebi_K_d1 ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d2 ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (xmit_nDATA ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 !sync_status_d3) |-> D16_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!ebi_K_d3 && (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (!sync_status_d1 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (mr_main_reset ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d3 ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (soft_reset ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##2 rx_even_d2) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 rx_even_d1 ##1 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) ##1 rx_even ##1 1) |-> D16_2_match);
assert property(@(posedge ck) (!ebi_K_d1 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 123) && (ebi_rxd_d3 <= 188) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 86) && (xmit == 7) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K_d2 ##3 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!sync_status ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 192) ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((xmit == 5) ##2 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (xmit_DATA ##4 (ebi_rxd_d3 == 66)) |-> D2_2_match);
assert property(@(posedge ck) (!rx_even ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 !ebi_K_d1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d3 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit == 5) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_even ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d2 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && (rx_config_tmp == 26624) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d2 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 71) && (ebi_rxd_d1 <= 155) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d2 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && (rx_config_tmp == 64256)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && rx_config_cnt_m_rst ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!rudi_INVALID_m_set && (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 carrier_detect_d2) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 !ebi_K) |-> K28_5_match);
assert property(@(posedge ck) (!rx_even_d2 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (mr_main_reset ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!mr_main_reset ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && receiving_m_clr ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && carrier_detect_d1 ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && rx_even_d1) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && ebi_K_d1 ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 ebi_K_d2) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect_d3 && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 signal_detect) |-> K28_5_match);
assert property(@(posedge ck) (!soft_reset ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && (pcs_rx_present == 2) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (signal_detect ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!ebi_K && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 71) && (ebi_rxd <= 155) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!receiving_m_clr ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d2 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && (ebi_rxd_d3 == 104) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 (xmit == 6)) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 10) && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (soft_reset ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (ebi_K_d2 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (ebi_K_d3 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (carrier_detect_d1 ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (carrier_detect ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 184) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d2 && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit == 4) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!soft_reset && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d1 && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!sync_status_d3 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (soft_reset ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 (ebi_rxd == 14)) |-> K28_5_match);
assert property(@(posedge ck) (!rx_even_d1 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!sync_status_d2 && (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 5) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (carrier_detect_d1 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 !sync_status_d3) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect_d3 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d2 && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_even ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d1 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && signal_detect) |-> CE_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 5) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && ebi_K ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && carrier_detect_d3) |-> SPD_match);
assert property(@(posedge ck) (!signal_detect && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (carrier_detect_d2 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && mr_main_reset ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (signal_detect ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 60) && (ebi_rxd_d1 <= 123) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 185) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!rx_even_d2 && (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && carrier_detect_d2) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && (xmit == 5)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K_d2 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && (ebi_rxd_d2 == 188) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect_d3 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!rx_even_d3 && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 60) && (ebi_rxd <= 123) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!rx_even_d2 ##1 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!sync_status_d3 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd == 10) && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (rx_even_d1 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 (ebi_rxd_d3 == 188)) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && rx_even) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && ebi_K_d3) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 (ebi_rxd_d1 == 14)) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && (xmit == 1) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K_d1 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (soft_reset ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rudi_INVALID_m_set && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && (pcs_rx_present == 2)) |-> CE_match);
assert property(@(posedge ck) (mr_main_reset ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && receiving_m_clr) |-> CE_match);
assert property(@(posedge ck) (!rx_even_d1 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && rx_even_d2) |-> CE_match);
assert property(@(posedge ck) (!mr_main_reset && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 (rx_config_tmp == 48128)) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!rx_even_d1 ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) (signal_detect ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (mr_main_reset ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d3 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!sync_status_d3 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (carrier_detect ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && (ebi_rxd_d3 == 251)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && (ebi_rxd_d3 == 247)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) ##1 !rx_even_d3) |-> K28_5_match);
assert property(@(posedge ck) (!sync_status_d3 && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit == 5) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && (xmit == 0)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && (rx_config_tmp == 63232)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d2 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && sync_status_d2) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 123) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit == 3) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && carrier_detect ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (ebi_K_d2 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && (ebi_rxd_d2 == 96)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 177) && ebi_K_d2) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && ebi_K_d2) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d1 && (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && soft_reset ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K ##2 (ebi_rxd_d2 == 86) ##2 1) |-> D16_2_match);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d1 && (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 55) && signal_detect ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!sync_status_d2 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && rx_config_cnt_m_rst) |-> CE_match);
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (rx_even ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 123) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 85) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 186) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (sync_status_d1 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d2 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K_d2 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 186) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 166) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (ebi_K_d2 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!rx_even_d2 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 161) && (ebi_rxd <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47872) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 210) ##1 1) |-> SPD_match);
assert property(@(posedge ck) (sync_status_d2 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (soft_reset ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d2 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd >= 129) && (ebi_rxd <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit == 7) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 2) && (ebi_rxd_d3 <= 48) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rudi_INVALID_m_set ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 129) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!signal_detect ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (rx_even_d3 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d1 ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit == 6) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp == 53760) ##1 1) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!receiving_m_clr ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!rx_even_d3 ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 211) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!carrier_detect_d2 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rx_even_d2 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 210) ##2 1) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((xmit == 5) ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 161) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (mr_main_reset ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!carrier_detect_d2 ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!ebi_K_d3 ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (sync_status_d3 ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (sync_status ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!signal_detect ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d2 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!rx_even ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 210) ##3 1) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!carrier_detect ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((xmit == 7) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rx_even_d1 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd == 210) ##3 1) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 512) && (rx_config_tmp <= 12288) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_even_d1 ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (carrier_detect_d1 ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (rx_even_d3 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d3 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d1 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d2 ##3 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!signal_detect ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (soft_reset ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!carrier_detect ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!sync_status_d1 ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 87) && (ebi_rxd_d1 <= 172) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (mr_main_reset ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d3 ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (!rx_even ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) (!ebi_K_d3 ##2 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_even_d1 ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d2 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (carrier_detect_d2 ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (ebi_K ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d3 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (carrier_detect ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d3 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d2 ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d1 ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (sync_status_d2 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!receiving_m_clr ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d3 ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 87) && (ebi_rxd <= 172) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##4 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!sync_status ##1 (ebi_rxd_d1 == 55) ##1 1) |-> K28_5_match);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##4 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (sync_status_d1 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K_d1 ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!carrier_detect_d3 ##1 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((rx_config_tmp >= 20480) && (rx_config_tmp <= 42240) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 78) && (ebi_rxd_d3 <= 162) ##2 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) (sync_status ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (ebi_K ##2 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) (!ebi_K_d3 ##3 (ebi_rxd_d1 == 186)) |-> CE_match);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##3 (ebi_rxd_d2 == 177)) |-> SPD_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !carrier_detect_d2) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (pcs_rx_next == 1) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (ebi_rxd == 169) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 rx_even) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !ebi_K_d1 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && rx_even_d3 ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 sync_status_d1 ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd_d2 == 82) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !ebi_K_d2 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 xmit_DATA_CD ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !xmit_DATA ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (ebi_rxd_d3 == 137) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !sync_status_d2 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && (xmit == 1) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd_d1 == 82) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !soft_reset ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (ebi_rxd_d2 == 197) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (pcs_rx_next == 1)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (xmit == 4) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && mr_main_reset ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 ebi_K_d3 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && ebi_K ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (ebi_rxd_d2 == 169)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 (ebi_rxd_d1 == 197) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !rx_even ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !sync_status ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !sync_status_d2) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 rudi_INVALID_m_set ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (rx_config_tmp == 35072) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !xmit_DATA_nCD ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !ebi_K_d2) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (ebi_rxd == 37)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !sync_status_d3 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (rx_config_tmp == 50432)) |-> D5_6_match);
assert property(@(posedge ck) (!sync_status_d3 && (ebi_rxd == 117) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (ebi_rxd_d1 == 37)) |-> D5_6_match);
assert property(@(posedge ck) (!sync_status && (ebi_rxd == 117) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 !signal_detect ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 (xmit == 2) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd_d3 == 82) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !sync_status_d1 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 receiving_m_clr) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 mr_main_reset) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 !rx_config_cnt_m_rst ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 (ebi_rxd == 197) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 (ebi_rxd_d2 == 21) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !rudi_INVALID_m_set ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !carrier_detect ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 (pcs_rx_present == 2) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) (!rx_even_d2 && (ebi_rxd == 117) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 xmit_DATA_CD_nSPD_nK28_5 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (xmit == 7)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 xmit_DATA_CD_nSPD ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !xmit_nDATA ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (pcs_rx_present == 2)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 sync_status ##3 1) |-> D5_6_match);
assert property(@(posedge ck) (!sync_status_d1 && (ebi_rxd == 117) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !ebi_K ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !carrier_detect_d3) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 rudi_INVALID_m_set ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 (ebi_rxd_d3 == 197)) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 signal_detect ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((rx_config_tmp == 20992) ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 soft_reset) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 sync_status_d2 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && (rx_config_tmp == 41728) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 rx_config_cnt_m_rst ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !carrier_detect ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && ebi_K_d1 ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !sync_status_d1 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !rudi_INVALID_m_set) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 xmit_DATA ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !sync_status_d1) |-> D5_6_match);
assert property(@(posedge ck) (!carrier_detect_d3 && (ebi_rxd == 117) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && soft_reset ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !rx_even_d2 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !sync_status_d3) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (xmit == 7) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !mr_main_reset ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !ebi_K_d3) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && (ebi_rxd_d2 == 137) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (pcs_rx_present == 1) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (ebi_rxd_d1 == 21) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !carrier_detect_d1 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !carrier_detect_d2 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (ebi_rxd_d3 == 21) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 receiving_m_clr ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (ebi_rxd_d1 == 169) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 !receiving_m_clr ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 xmit_nDATA ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) && (ebi_rxd_d3 == 163) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !ebi_K_d1 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !carrier_detect_d1 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 rx_even_d1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 !ebi_K ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 ebi_K_d2 ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 (ebi_rxd == 21) ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !rx_even_d1 ##2 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 sync_status_d3 ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 !sync_status_d2 ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##1 !rx_even_d3 ##3 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 82) ##4 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !rx_even_d3) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 !sync_status) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##4 rx_config_cnt_m_rst) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##3 (rx_config_tmp == 5376) ##1 1) |-> D5_6_match);
assert property(@(posedge ck) ((ebi_rxd == 117) ##2 !sync_status ##2 1) |-> D5_6_match);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (signal_detect ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> xmit_DATA_CD_nSPD_nK28_5);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> xmit_DATA_CD);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> xmit_DATA_CD_nSPD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (carrier_detect ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!rx_even_d3 && (ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 !rx_even_d2 && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (signal_detect ##1 !rx_even_d2 && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !mr_main_reset) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !receiving_m_clr) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !rx_config_cnt_m_rst) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 82) && (ebi_rxd_d2 <= 95) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 rudi_INVALID_m_set) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 !sync_status_d2 && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !sync_status) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (signal_detect ##1 !sync_status_d2 && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !soft_reset) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 (pcs_rx_present == 1)) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 !sync_status_d1) |-> (xmit == 5));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##1 !rx_even_d3 ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##1 !sync_status_d3 ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 !sync_status ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##1 signal_detect ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 !sync_status_d1 ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 80) && (ebi_rxd_d2 <= 98) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!ebi_K ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 86) && (ebi_rxd_d2 <= 97) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!ebi_K_d3 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!ebi_K_d1 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 77) && (ebi_rxd_d2 <= 96) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 87) && (ebi_rxd_d2 <= 101) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!signal_detect ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (rx_even_d1 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (rx_even ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!ebi_K_d2 ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 80) && (ebi_rxd_d2 <= 91) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 !rx_even_d1 ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (rx_even_d3 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 !rx_even ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> xmit_DATA_nCD);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (CE_match ##2 rx_even_d3) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match ##2 (ebi_rxd == 0)) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (CE_match ##2 !sync_status_d2) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (CE_match ##2 (ebi_rxd_d2 == 219)) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match ##2 (rx_config_tmp == 27136)) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (CE_match ##2 (ebi_rxd_d1 == 0)) |-> (xmit == 5));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (CE_match ##2 (ebi_rxd_d3 == 106)) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 76) && (ebi_rxd_d2 <= 90) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!signal_detect && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 == 106) && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match && rx_even_d1 ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!mr_main_reset ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) && receiving_m_clr ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!soft_reset ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) && (pcs_rx_present == 2) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match && rx_even ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match && carrier_detect_d2 ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (CE_match && rudi_INVALID_m_set ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 90) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (reset ##3 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) && rx_config_cnt_m_rst ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!receiving_m_clr && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (xmit == 5));
assert property(@(posedge ck) (D16_2_match) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 == 243) && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((pcs_rx_present == 1) && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd == 106) && CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (CE_match ##1 !sync_status ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match ##1 (ebi_rxd_d2 == 106) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197)) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (CE_match ##1 (rx_config_tmp == 62208) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (xmit == 1));
assert property(@(posedge ck) (CE_match ##1 !sync_status_d1 ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (CE_match ##1 (xmit == 6) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (CE_match ##1 (ebi_rxd_d1 == 219) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (xmit == 1));
assert property(@(posedge ck) (reset ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (CE_match ##1 (ebi_rxd_d3 == 243) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (xmit == 4));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (xmit == 4));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (rx_even ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (xmit == 1));
assert property(@(posedge ck) (CE_match ##1 rx_even_d2 ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (xmit == 1));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> (xmit == 1));
assert property(@(posedge ck) (reset ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129)) |-> (xmit == 4));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (rx_even_d1 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (xmit == 4));
assert property(@(posedge ck) (CE_match ##1 carrier_detect_d3 ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (xmit == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (xmit == 1));
assert property(@(posedge ck) (CE_match ##1 (ebi_rxd == 219) ##1 1) |-> (xmit == 5));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> (xmit == 1));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024)) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (xmit == 1));
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!rx_even_d2 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!mr_main_reset ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!soft_reset ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rudi_INVALID_m_set && (ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 131) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 30) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (rx_even_d2 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7936) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!signal_detect ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 159) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!soft_reset ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!rx_even_d3 ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!ebi_K_d2 ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!signal_detect ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 36) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!mr_main_reset ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432)) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match && soft_reset ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37)) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197)) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37)) |-> (xmit == 3));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213)) |-> (xmit == 3));
assert property(@(posedge ck) (!signal_detect ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##1 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 9728) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 121) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (carrier_detect ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 23) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 121) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (carrier_detect_d1 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 == 243) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 == 186) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && rx_even_d1) |-> (xmit == 0));
assert property(@(posedge ck) (reset ##4 1) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 (xmit >= 1) && (xmit <= 3) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##2 CE_match ##2 !rx_even) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd == 106) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && rudi_INVALID_m_set) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && carrier_detect_d2) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && sync_status_d2) |-> (xmit == 0));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd == 186) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 18) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 == 106) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (CE_match && rx_even_d2) |-> (xmit == 0));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d2 ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_present == 1) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!receiving_m_clr && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (CE_match && rx_even) |-> (xmit == 0));
assert property(@(posedge ck) (reset) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_even_d3 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 6144) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 96) && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!signal_detect && CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!ebi_K_d3 ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!soft_reset ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!mr_main_reset ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 131) && (ebi_rxd_d2 <= 191) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (D2_2_match) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_even_d1 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4864) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) && (xmit >= 0) && (xmit <= 2) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63)) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (xmit == 7));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63)) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (xmit == 7));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !rx_even) |-> (xmit == 7));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080)) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55)) |-> (xmit == 7));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 60) && (ebi_rxd_d2 <= 121) ##1 (xmit >= 0) && (xmit <= 3) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (sync_status ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!receiving_m_clr ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (sync_status_d1 ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (sync_status_d3 ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 59) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (mr_main_reset ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (xmit_DATA_CD ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 3) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (soft_reset ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!rx_even_d2 ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 1) ##2 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 85) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (xmit == 6));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (xmit == 2));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> xmit_DATA);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (xmit == 6));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (xmit == 2));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> xmit_DATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (xmit == 2));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!xmit_nDATA ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (xmit == 2));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 5) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 2) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (xmit_DATA ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d3 ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (sync_status_d3 ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 3) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##1 CE_match ##2 1) |-> (xmit == 5));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit == 5) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 7) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 1) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (receiving_m_clr ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 4) && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 CE_match ##2 !rx_even) |-> (xmit == 5));
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!soft_reset ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!mr_main_reset ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##2 1) |-> (xmit == 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (xmit == 4));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (receiving_m_clr ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_even_d2 ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) (!rx_even_d1 && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_even && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 31744) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even_d3 ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!rx_even ##3 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) (!rx_even_d1 ##3 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 119) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d1 && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!sync_status && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (xmit == 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 23808) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 89) ##2 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 CE_match) |-> (xmit == 0));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_even_d3 ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 1) && (ebi_rxd_d3 <= 90) && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 256) && (rx_config_tmp <= 23040) && signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even_d2 ##3 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##1 signal_detect ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (xmit == 6));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> xmit_DATA);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (xmit == 2));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (reset) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4)) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!ebi_K ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!ebi_K_d1 ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 89) ##3 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 23808) ##3 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 79) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 1) && (ebi_rxd_d3 <= 61) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 123) && (ebi_rxd_d1 <= 185) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 20992) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 123) && (ebi_rxd <= 185) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit == 6) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 185) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 256) && (rx_config_tmp <= 15872) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D16_2_match) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (reset ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (reset ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 2) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (reset ##4 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit == 0) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (reset) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121)) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (reset ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 123) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 128) ##4 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 119) ##3 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 256) && (rx_config_tmp <= 11008) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 31744) ##3 !rx_even && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 57) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 57) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 50) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 50) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!ebi_K_d2 && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!mr_main_reset && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!soft_reset && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (CE_match && sync_status_d3) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (D2_2_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (xmit_DATA ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit == 1) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 5) && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 == 143) && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit == 2) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 1) && (ebi_rxd_d3 <= 40) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 31488) && (rx_config_tmp <= 47616) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!xmit_nDATA ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (CE_match && rx_even_d3) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd == 143) && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 == 10) && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect_d1 && CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (ebi_K_d3 ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121)) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 48) && (ebi_rxd_d3 <= 99) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (xmit_DATA_nCD ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 44) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 56) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 86) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 83) && (ebi_rxd_d1 <= 167) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 83) && (ebi_rxd <= 167) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 86) && (ebi_rxd_d2 <= 173) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 179) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 44) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 56) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 87) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 78) && (ebi_rxd_d1 <= 162) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 87) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 59) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 59) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 56) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 44) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (sync_status_d1 ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 78) && (ebi_rxd <= 162) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 185) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 44) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 59) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30976) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 59) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 120) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 59) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 119) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 12544) && (rx_config_tmp <= 25856) ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (ebi_K_d2 ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30464) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 77) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 77) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 77) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 77) ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> receiving_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (carrier_detect_d3 ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 72) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 72) ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (rx_even ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> (xmit >= 2) && (xmit <= 3));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 15616) && (rx_config_tmp <= 31232));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d1 ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (D2_2_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (ebi_K ##4 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (rx_even_d2 ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (rx_config_tmp >= 47872) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213)) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((xmit == 5)) |-> xmit_nDATA);
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##1 1) |-> (ebi_rxd >= 59) && (ebi_rxd <= 120));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7)) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && soft_reset ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && soft_reset ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213)) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (reset ##4 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 58));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd >= 173) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (sync_status ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##2 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212)) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 188) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 188) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 121) && (ebi_rxd <= 185));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 184));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 185));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 189) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 194) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 194) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 174) && (ebi_rxd_d2 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 31488) && (rx_config_tmp <= 47616));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (rx_config_tmp >= 44288) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 163) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 163) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (D5_6_match) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (D5_6_match) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (receiving_m_clr ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 128) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 128) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 127) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 127) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 80) && (ebi_rxd_d1 <= 161) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 80) && (ebi_rxd <= 161) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (reset) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D2_2_match) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (reset) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (reset ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (reset ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D16_2_match) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (reset ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d1 ##2 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((xmit >= 3) && (xmit <= 4) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 61) && (ebi_rxd_d1 <= 124) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 61) && (ebi_rxd <= 124) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 15360));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (sync_status_d2 ##1 CE_match) |-> (pcs_rx_next == 2));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##2 1) |-> (ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!sync_status ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (ebi_rxd >= 186) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (reset ##2 1) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (reset ##3 1) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 88) && (ebi_rxd_d2 <= 173) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 166) && (ebi_rxd_d2 <= 208)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 166) && (ebi_rxd_d2 <= 208)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 55) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 14592) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 6) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 46)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 52) && (ebi_rxd <= 95)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 46)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 52) && (ebi_rxd_d1 <= 95)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 52) && (ebi_rxd_d1 <= 95)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 52) && (ebi_rxd <= 95)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((rx_config_tmp >= 30464) && (rx_config_tmp <= 46848) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169));
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 115) && (ebi_rxd_d3 <= 180) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> receiving_m_clr);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> rx_config_cnt_m_rst);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 172));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (ebi_rxd >= 88) && (ebi_rxd <= 172));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 87) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 22528) && (rx_config_tmp <= 44032));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (sync_status_d1 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!ebi_K_d1 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (SPD_match ##3 1) |-> signal_detect);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 22272) && (rx_config_tmp <= 44032) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (sync_status_d1 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (sync_status ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (!carrier_detect_d1 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 172) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (ebi_K_d3 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!mr_main_reset ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!soft_reset ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (sync_status_d3 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d2 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 == 18)) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 235) && (ebi_rxd <= 248) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d1 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K_d2 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 235) && (ebi_rxd_d1 <= 248) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 4) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> signal_detect);
assert property(@(posedge ck) (SPD_match && sync_status_d2) |-> signal_detect);
assert property(@(posedge ck) (SPD_match ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (SPD_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (SPD_match ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (SPD_match ##3 1) |-> rx_even);
assert property(@(posedge ck) (!ebi_K_d2 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (sync_status_d1 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (CE_match ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (SPD_match ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (CE_match ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (CE_match ##1 1) |-> rx_even);
assert property(@(posedge ck) (CE_match ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (mr_main_reset ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status_d1 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (soft_reset ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (carrier_detect_d3 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (CE_match ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (SPD_match) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (SPD_match) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (CE_match) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (CE_match) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!soft_reset ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!mr_main_reset ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K_d3 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K_d1 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!ebi_K ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d3 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!carrier_detect_d2 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (ebi_K_d3 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 85) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (SPD_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 4) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 61) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (soft_reset ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 61) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (CE_match ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (CE_match ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (CE_match ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit == 1) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match) |-> rx_even);
assert property(@(posedge ck) (K28_5_match) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> rx_even);
assert property(@(posedge ck) (SPD_match ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (SPD_match ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (CE_match ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (SPD_match ##2 1) |-> soft_reset);
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> signal_detect);
assert property(@(posedge ck) (D2_2_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd == 235) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd == 248) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!rudi_INVALID_m_set && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> signal_detect);
assert property(@(posedge ck) (!rx_even_d3 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!rx_even_d1 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 235) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> signal_detect);
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (SPD_match && sync_status_d3) |-> signal_detect);
assert property(@(posedge ck) (!rx_even && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 == 207) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even_d2 && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 0) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 248) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 5) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!rx_even_d2 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 4) && SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 1) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd == 14) ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (CE_match ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> signal_detect);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> signal_detect);
assert property(@(posedge ck) (ebi_K_d2 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> signal_detect);
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status_d2 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> signal_detect);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (rx_even_d3 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (xmit_DATA_nCD ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 1) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 5) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!rx_even_d1 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd == 14) ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (xmit_DATA ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((xmit == 2) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!xmit_nDATA ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!rx_even ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (rx_even ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d1 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!rx_even_d1 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (rx_even_d1 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (rudi_INVALID_m_set ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (sync_status_d3 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d2 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit == 7) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (sync_status_d2 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55)) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> rx_even);
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> rx_even_d1);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> rx_even);
assert property(@(posedge ck) (D16_2_match) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> rx_even);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 76) && (ebi_rxd_d3 <= 159) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> rx_even);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> rx_even);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> rx_even);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> rx_even);
assert property(@(posedge ck) ((rx_config_tmp >= 19456) && (rx_config_tmp <= 40704) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> rx_even_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> rx_even);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> rx_even_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> rx_even_d1);
assert property(@(posedge ck) (!rx_even_d3 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> rx_even);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> rx_even);
assert property(@(posedge ck) (D16_2_match) |-> rx_even_d2);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> rx_even);
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> rx_even);
assert property(@(posedge ck) (reset) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (D16_2_match) |-> rx_even_d1);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D2_2_match) |-> rx_even);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> rx_even);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> rx_even);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> rx_even);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> rx_even);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (reset ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (D2_2_match) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (reset ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> rx_even);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> rx_even_d3);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D2_2_match) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> rx_even);
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> rx_even);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> rx_even_d3);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> rx_even);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> (ebi_rxd >= 0) && (ebi_rxd <= 87));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (soft_reset ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status_d3 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (mr_main_reset ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (!ebi_K_d2 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (SPD_match) |-> ebi_K_d3);
assert property(@(posedge ck) (CE_match) |-> ebi_K_d3);
assert property(@(posedge ck) (SPD_match ##4 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> rx_even_d2);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> rx_even_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> rx_even);
assert property(@(posedge ck) (reset ##4 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> rx_even);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528)) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (reset ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (reset ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> rx_even_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> rx_even);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (reset ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (reset ##4 1) |-> rx_even_d1);
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> rx_even_d2);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> rx_even_d2);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset ##4 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (reset ##2 1) |-> rx_even_d1);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (reset ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212)) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D2_2_match) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> rx_even_d3);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> (ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> rx_even);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> rx_even_d2);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> rx_even_d2);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> (ebi_rxd >= 0) && (ebi_rxd <= 125));
assert property(@(posedge ck) (!carrier_detect_d3 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (sync_status_d2 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (SPD_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (SPD_match ##2 1) |-> sync_status);
assert property(@(posedge ck) (SPD_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (SPD_match ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (rx_even_d3 ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 60) && (ebi_rxd_d3 <= 122) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32000) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (reset ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (rx_even_d2 ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##1 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> rx_even_d2);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 24832) && (rx_config_tmp <= 38144) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match && soft_reset ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44032) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 95) && (ebi_rxd_d3 <= 149) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 185) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 185) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (mr_main_reset ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 171) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (rudi_INVALID_m_set ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (soft_reset ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd >= 121) && (ebi_rxd <= 184) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 121) && (ebi_rxd_d1 <= 184) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (reset ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255));
assert property(@(posedge ck) (reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (reset ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (reset) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (ebi_K ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!receiving_m_clr ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (reset ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (ebi_K_d1 ##4 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (rx_config_tmp >= 32512) && (rx_config_tmp <= 65280));
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D16_2_match) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (D2_2_match) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K_d3 ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!signal_detect ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K_d2 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##4 receiving_m_clr) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##4 receiving_m_clr) |-> sync_status);
assert property(@(posedge ck) (!ebi_K_d1 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> mr_main_reset);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> soft_reset);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (mr_main_reset ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> mr_main_reset);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> soft_reset);
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((pcs_rx_present == 1) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> soft_reset);
assert property(@(posedge ck) ((rx_config_tmp >= 48640) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> soft_reset);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> soft_reset);
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> soft_reset);
assert property(@(posedge ck) (soft_reset ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> soft_reset);
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> soft_reset);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> soft_reset);
assert property(@(posedge ck) (sync_status ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> soft_reset);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (signal_detect ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (sync_status_d1 ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 32256));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> mr_main_reset);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> soft_reset);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> soft_reset);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D2_2_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!receiving_m_clr ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> carrier_detect_d3);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> soft_reset);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 32000) && (rx_config_tmp <= 47360) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> carrier_detect_d2);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (reset ##4 1) |-> soft_reset);
assert property(@(posedge ck) (reset ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 188) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##1 !mr_main_reset ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> soft_reset);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 60) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (reset ##1 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> carrier_detect_d2);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> soft_reset);
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> soft_reset);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> soft_reset);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> soft_reset);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> soft_reset);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> carrier_detect_d2);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 121)) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##3 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##3 !mr_main_reset ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> carrier_detect_d1);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match) |-> carrier_detect_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (reset ##2 1) |-> soft_reset);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((pcs_rx_present == 1) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 rx_even) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d2) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> soft_reset);
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> carrier_detect_d2);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> soft_reset);
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (reset ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (reset ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> carrier_detect_d2);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> mr_main_reset);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 sync_status) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && carrier_detect) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> soft_reset);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> mr_main_reset);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 85) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && rx_even_d3) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128)) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D2_2_match) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (CE_match ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 85) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && soft_reset) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D16_2_match) |-> carrier_detect);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> mr_main_reset);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 60) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> carrier_detect_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> soft_reset);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && mr_main_reset) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 54016) && (rx_config_tmp <= 65280) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##4 receiving_m_clr) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> carrier_detect);
assert property(@(posedge ck) (reset ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 sync_status_d1 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 14080) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (reset ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 sync_status ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 121) ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (reset ##2 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (reset ##2 1) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 122) && (ebi_rxd_d3 <= 183) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D16_2_match ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset ##4 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 121) ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D16_2_match) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present >= 0) && (pcs_rx_present <= 1) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (reset ##4 1) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_even_d3 ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 55) ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (reset ##2 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (reset ##1 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##1 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> carrier_detect_d1);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> carrier_detect_d2);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (!carrier_detect_d2 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 ebi_K) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 !ebi_K_d3) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K_d2 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match && signal_detect ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 235) && (ebi_rxd <= 248) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 235) && (ebi_rxd_d1 <= 248) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 !carrier_detect_d2) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 4) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect_d1 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d2 >= 235) && (ebi_rxd_d2 <= 248)) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K_d1 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 ebi_K_d1) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d1 >= 67) && (ebi_rxd_d1 <= 147)) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 !carrier_detect_d3) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd >= 67) && (ebi_rxd <= 147)) |-> sync_status_d3);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 121) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 55) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> soft_reset);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((rx_config_tmp >= 33536) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> mr_main_reset);
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (reset ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 55) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> (ebi_rxd >= 126) && (ebi_rxd <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 == 55) ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match) |-> ebi_K_d3);
assert property(@(posedge ck) (!signal_detect ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!soft_reset ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (sync_status_d2 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> sync_status_d3);
assert property(@(posedge ck) (!mr_main_reset ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 124) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 129) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 81) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 194) && (ebi_rxd_d3 <= 255) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 49664) && (rx_config_tmp <= 65280) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 124) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 21760) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!mr_main_reset ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 44) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!soft_reset ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((xmit == 1) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit == 5) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!signal_detect ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 45) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 15616) && (rx_config_tmp <= 31232) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (rx_even_d2 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!ebi_K_d3 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 32256) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (receiving_m_clr ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!rx_even ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd >= 120) && (ebi_rxd <= 185) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 120) && (ebi_rxd_d1 <= 185) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!rx_even_d1 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> sync_status);
assert property(@(posedge ck) ((xmit == 1) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> sync_status);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> sync_status_d1);
assert property(@(posedge ck) (sync_status ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> sync_status);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> sync_status_d1);
assert property(@(posedge ck) (sync_status_d1 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> sync_status);
assert property(@(posedge ck) (!ebi_K_d3 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> sync_status);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> sync_status);
assert property(@(posedge ck) (ebi_K_d1 ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> sync_status);
assert property(@(posedge ck) (D16_2_match) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!rx_even_d1 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> sync_status);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> sync_status);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 61) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (D16_2_match) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (sync_status_d2 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84));
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd >= 72) && (ebi_rxd <= 155) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> sync_status);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> sync_status);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 124) && (ebi_rxd_d1 <= 186) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_next == 2) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> sync_status);
assert property(@(posedge ck) (SPD_match && rx_config_cnt_m_rst ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (SPD_match && sync_status_d3 ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d2 == 207) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> sync_status);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (D2_2_match) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((xmit == 4) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd >= 124) && (ebi_rxd <= 186) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> sync_status);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd == 248) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 61) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (!rx_even && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> sync_status);
assert property(@(posedge ck) ((pcs_rx_present == 2) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> sync_status);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> sync_status);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 1) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (SPD_match && receiving_m_clr ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 248) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (ebi_K ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> sync_status);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 72) && (ebi_rxd_d1 <= 155) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (!carrier_detect_d3 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd_d1 == 235) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> ebi_K_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> sync_status);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> sync_status);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !soft_reset) |-> sync_status_d2);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d2 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2 ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd == 14) && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> ebi_K_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d2) |-> sync_status_d2);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> sync_status);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d2 == 16)) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> ebi_K_d3);
assert property(@(posedge ck) (reset ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> ebi_K_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> ebi_K_d3);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d3 == 18)) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_nDATA) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && rudi_INVALID_m_set ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 2)) |-> sync_status_d2);
assert property(@(posedge ck) (SPD_match ##1 !rx_even_d3) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d3) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3 ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> ebi_K_d3);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d1 == 67)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d2) |-> sync_status_d2);
assert property(@(posedge ck) (reset ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 54272)) |-> sync_status_d2);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) ((xmit == 0) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (SPD_match ##1 (rx_config_tmp == 52992)) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 mr_main_reset) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> ebi_K_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> sync_status);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd == 67)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d1) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> sync_status_d1);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> sync_status_d3);
assert property(@(posedge ck) (SPD_match ##1 !rx_even_d2) |-> sync_status_d3);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (SPD_match ##1 !carrier_detect_d1) |-> sync_status_d3);
assert property(@(posedge ck) (reset ##3 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (reset ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> sync_status_d1);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d2 == 235)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d1 == 16) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((xmit == 2) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA_CD_nSPD_nK28_5) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd == 16) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (reset ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> sync_status);
assert property(@(posedge ck) (reset ##1 1) |-> sync_status_d1);
assert property(@(posedge ck) (SPD_match ##1 (xmit == 0)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !ebi_K_d2) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 18) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 carrier_detect_d1) |-> sync_status_d2);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> sync_status);
assert property(@(posedge ck) (SPD_match ##1 (rx_config_tmp == 4608)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> ebi_K_d3);
assert property(@(posedge ck) (SPD_match ##1 soft_reset) |-> sync_status_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> sync_status);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (SPD_match ##1 !carrier_detect) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> ebi_K_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd == 235) && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (!soft_reset && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 37)) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA) |-> ebi_K_d2);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d1 == 147)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 xmit_nDATA) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d1) |-> sync_status_d2);
assert property(@(posedge ck) (!rx_even_d3 && SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (reset ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!sync_status ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!mr_main_reset && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d3 == 207)) |-> sync_status_d3);
assert property(@(posedge ck) (reset ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 (rx_config_tmp == 9472)) |-> ebi_K_d2);
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> sync_status_d1);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd == 147)) |-> sync_status_d3);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> ebi_K_d2);
assert property(@(posedge ck) (!sync_status_d1 ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (xmit_DATA ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 108) && (ebi_rxd <= 159) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) && K28_5_match ##4 1) |-> sync_status_d2);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> ebi_K_d3);
assert property(@(posedge ck) (reset ##1 1) |-> sync_status);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 108) && (ebi_rxd_d1 <= 159) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!xmit_nDATA ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!rx_even_d2 ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (SPD_match ##1 (ebi_rxd_d2 == 248)) |-> sync_status_d3);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 xmit_DATA) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 (ebi_rxd_d3 == 212)) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##4 !mr_main_reset) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##4 (xmit == 1)) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 212) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d1 ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 63) ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> ebi_K_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d1 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 3584) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (!sync_status_d2 ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 37) ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 14) ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d1 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 63) ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 4) ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 7) ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 14) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (D16_2_match) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K_d2 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d2 ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##3 !ebi_K ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (D16_2_match) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 16128) ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (xmit_DATA_nCD ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 75) && (ebi_rxd_d3 <= 157) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D2_2_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d2 ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d3 ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) ((rx_config_tmp >= 19200) && (rx_config_tmp <= 40192) ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd == 14) ##3 !mr_main_reset ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 7) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 !D5_6_match ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (rx_even ##2 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d3 ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (D16_2_match ##4 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (D2_2_match) |-> ebi_K_d2);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 63) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d2 == 212) ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14) ##3 !mr_main_reset ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 rx_even ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 63) ##3 1) |-> sync_status_d2);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 carrier_detect_d3 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 212) ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (K28_5_match ##3 rx_even_d1 ##1 1) |-> sync_status_d2);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match ##2 !ebi_K_d1 ##2 1) |-> sync_status_d2);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37)) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##2 1) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (reset ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (reset ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> ebi_K_d1);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37)) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) (reset ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432)) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##2 1) |-> ebi_K);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> ebi_K_d3);
assert property(@(posedge ck) (reset ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> ebi_K);
assert property(@(posedge ck) (reset ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && soft_reset ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3)) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 127) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##2 1) |-> ebi_K);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197)) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213)) |-> ebi_K);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (reset ##4 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3) |-> ebi_K_d1);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> ebi_K_d2);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> ebi_K_d2);
assert property(@(posedge ck) (reset ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (reset ##2 1) |-> ebi_K_d2);
assert property(@(posedge ck) (reset ##4 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (reset ##3 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd == 37)) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> ebi_K);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> ebi_K_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3)) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213)) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> ebi_K_d2);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197)) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432)) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 123) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> ebi_K);
assert property(@(posedge ck) (xmit_DATA_CD ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> ebi_K_d3);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match && soft_reset ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d1 == 37)) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##1 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##1 1) |-> ebi_K);
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##1 1) |-> ebi_K);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 57) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##1 1) |-> ebi_K);
assert property(@(posedge ck) (xmit_DATA ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit == 2) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##1 1) |-> ebi_K);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##1 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (ebi_K_d3 ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (signal_detect ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 163) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 163) ##4 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!xmit_nDATA ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_present == 2) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (receiving_m_clr ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((xmit == 5) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 60) ##4 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!sync_status_d3 ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32512) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect_d3 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!carrier_detect_d2 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 185) && (ebi_rxd_d1 <= 218) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 185) && (ebi_rxd <= 218) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 2) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!receiving_m_clr ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (ebi_K_d3 ##1 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 157) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 40192) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 126) && (ebi_rxd_d1 <= 255) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255));
assert property(@(posedge ck) ((ebi_rxd >= 126) && (ebi_rxd <= 255) ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 78));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (rx_even_d1 ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (rx_even ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((xmit == 4) ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (ebi_K_d3 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) (!carrier_detect_d2 ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 128) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((rx_config_tmp >= 32768) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (ebi_K_d2 ##2 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 K28_5_match ##3 1) |-> (ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 125));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 165) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 56832) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match ##1 1) |-> (rx_config_tmp >= 0) && (rx_config_tmp <= 22272));
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (sync_status_d3 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!soft_reset ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (sync_status_d2 ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!mr_main_reset ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (rx_even_d2 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 182) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 199) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((rx_config_tmp >= 50944) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 219) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##3 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 205) && (ebi_rxd_d3 <= 255) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 52736) && (rx_config_tmp <= 65280) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!mr_main_reset ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (ebi_K_d2 ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((pcs_rx_next == 2) ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!soft_reset ##1 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> carrier_detect_d3);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##2 1) |-> ebi_K_d1);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match ##2 1) |-> ebi_K);
assert property(@(posedge ck) ((rx_config_tmp >= 12288) && (rx_config_tmp <= 22784)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 48) && (ebi_rxd_d3 <= 89)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 48) && (ebi_rxd_d3 <= 89)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 12288) && (rx_config_tmp <= 22784)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!signal_detect ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!signal_detect ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match ##2 1) |-> (xmit >= 4) && (xmit <= 7));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 5) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 211) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 211) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) (xmit_nDATA ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!xmit_DATA ##1 K28_5_match ##3 1) |-> (xmit >= 1) && (xmit <= 4));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 111) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 111) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> (xmit >= 5) && (xmit <= 7));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (xmit >= 1) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_DATA_CD_nSPD_nK28_5 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_DATA_CD ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) (!signal_detect ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 208) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 208) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!sync_status_d3 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_next == 1) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (sync_status_d2 ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!signal_detect ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 3) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!signal_detect ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (soft_reset ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (mr_main_reset ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 88) && (ebi_rxd <= 171) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 7) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 88) && (ebi_rxd_d1 <= 171) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_next == 1) ##3 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (!ebi_K_d2 ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!ebi_K ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!ebi_K_d1 ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 84) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 61) && (ebi_rxd_d3 <= 123) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 3) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!ebi_K_d3 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 77) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 19968) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 57) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 15872) && (rx_config_tmp <= 31488) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 33280) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 1) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even_d3 ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!sync_status_d3 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 22528) && (rx_config_tmp <= 44032) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 129) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15360) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even_d2 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 126) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (soft_reset ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (mr_main_reset ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (SPD_match ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (SPD_match ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (SPD_match ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 85) && (ebi_rxd_d3 <= 169) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (mr_main_reset ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (soft_reset ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!CE_match ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd == 14)) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 == 14)) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 == 55)) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 129) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d2 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (rx_even_d3 ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 32256) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 120) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 120) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 125) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 126) && (ebi_rxd_d2 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d2 ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 41) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!carrier_detect_d1 && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 6) && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_config_cnt_m_rst && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_DATA && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_present == 1) && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!receiving_m_clr && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 47616) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_DATA_nCD && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 10496) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match && xmit_nDATA) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d2) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d3) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even_d3 && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!mr_main_reset && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!soft_reset && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D16_2_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!carrier_detect && K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (reset ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (reset ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (reset ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 157) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 157) && (ebi_rxd <= 253) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (reset ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 59) && (ebi_rxd_d2 <= 120) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d3 ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d1 ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (rx_even_d2 ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 136) && (ebi_rxd_d2 <= 179) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 78) && (ebi_rxd_d2 <= 162) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 125) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 81) && (ebi_rxd_d2 <= 165) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!ebi_K_d3 ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 63) && (ebi_rxd_d2 <= 124) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 121) && (ebi_rxd_d2 <= 183) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 210) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 125) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 126) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 253) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 187) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 253) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 164) && (ebi_rxd_d2 <= 255) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (sync_status ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 87) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d1 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (sync_status_d1 ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 155) && (ebi_rxd_d2 <= 203) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 126) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 87) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 126) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even_d1 ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rx_even ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (sync_status_d3 ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 0) && (ebi_rxd_d1 <= 58) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 31232) && (rx_config_tmp <= 47616) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd >= 0) && (ebi_rxd <= 58) ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 115)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 40704) && (rx_config_tmp <= 65280) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 121) && (ebi_rxd_d3 <= 185) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 159) && (ebi_rxd_d3 <= 255) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 90)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 90)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!receiving_m_clr ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!receiving_m_clr ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_config_cnt_m_rst ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rudi_INVALID_m_set ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rudi_INVALID_m_set ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 162)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 124) && (ebi_rxd_d2 <= 162)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 48896) && (rx_config_tmp <= 57344)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 48896) && (rx_config_tmp <= 57344)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((pcs_rx_next == 2) ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!xmit_nDATA ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!xmit_nDATA ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (xmit_DATA) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 2) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 6) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((rx_config_tmp >= 37120) && (rx_config_tmp <= 45824)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 37120) && (rx_config_tmp <= 45824)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 139) && (ebi_rxd <= 173)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 139) && (ebi_rxd_d1 <= 173)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 139) && (ebi_rxd <= 173)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 214) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 145) && (ebi_rxd_d3 <= 179)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 145) && (ebi_rxd_d3 <= 179)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 139) && (ebi_rxd_d1 <= 173)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 214) && (ebi_rxd_d2 <= 250)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 42) && (ebi_rxd_d2 <= 75)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 42) && (ebi_rxd_d2 <= 75)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 34)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 34)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 2) && (ebi_rxd_d1 <= 34)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 2) && (ebi_rxd <= 34)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 184) && (ebi_rxd_d3 <= 213)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 184) && (ebi_rxd_d3 <= 213)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47104) && (rx_config_tmp <= 54528)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 47104) && (rx_config_tmp <= 54528)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##4 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!signal_detect ##3 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 107) && (ebi_rxd_d3 <= 139)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 33)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 107) && (ebi_rxd_d3 <= 139)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 2) && (ebi_rxd_d2 <= 33)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 27392) && (rx_config_tmp <= 35584)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 27392) && (rx_config_tmp <= 35584)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 7) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 79) && (ebi_rxd_d3 <= 163) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 20736) && (rx_config_tmp <= 42240) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K_d3 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D5_6_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 0) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 0) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!ebi_K_d2 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (ebi_K_d1 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (ebi_K ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d1 ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!sync_status_d3 ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!sync_status ##3 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((xmit == 3) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 223) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 223) && (ebi_rxd_d3 <= 255)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 57088) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 57088) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 3) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 79) && (ebi_rxd_d2 <= 163) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!signal_detect ##1 SPD_match) |-> signal_detect);
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 121) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 121) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 59) && (ebi_rxd <= 121) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d3 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (soft_reset ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (mr_main_reset ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 59) && (ebi_rxd_d1 <= 121) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 59) && (ebi_rxd_d3 <= 120) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even_d2 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!soft_reset ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 47872) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!mr_main_reset ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (carrier_detect ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d3 ##3 K28_5_match) |-> rx_even_d3);
assert property(@(posedge ck) (carrier_detect_d1 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 127) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 185) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 15360) && (rx_config_tmp <= 30976) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 42496) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!xmit_DATA ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (xmit_nDATA ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 126) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 187) && (ebi_rxd <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K_d1 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 131) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 4) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 122) && (ebi_rxd_d2 <= 186) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 187) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (SPD_match ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (SPD_match ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (SPD_match ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match ##4 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d1 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K_d3 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 163) && (ebi_rxd_d3 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 7) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d3 && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd == 186)) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 == 96)) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 0) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && mr_main_reset) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && carrier_detect_d1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (K28_5_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 96) && (ebi_rxd_d2 <= 243) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && ebi_K_d2) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (K28_5_match ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!xmit_DATA_nCD ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (K28_5_match ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && carrier_detect) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (K28_5_match ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 == 186)) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && soft_reset) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 159) && (ebi_rxd_d2 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 127) && (ebi_rxd_d3 <= 255) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 5) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 32512) && (rx_config_tmp <= 65280) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 3) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even_d1 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 5) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 1) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K_d2 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && carrier_detect_d2) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && rx_even) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && sync_status_d2) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D16_2_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!receiving_m_clr && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (reset ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) (!carrier_detect ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) ((pcs_rx_present == 0)) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 == 243) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_config_cnt_m_rst && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_present == 1) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 131) && (ebi_rxd_d2 <= 191) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_er_m_clr) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 == 106) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (reset ##4 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && rx_even_d2) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd == 106) && CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect_d1 ##2 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (reset) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((pcs_rx_present == 0) ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D16_2_match ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && rudi_INVALID_m_set) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (CE_match && rx_even_d1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 59) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (reset ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (reset ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 61) && (ebi_rxd_d2 <= 121) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 124) && (ebi_rxd_d3 <= 186) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D2_2_match ##3 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D2_2_match ##1 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 0) && (ebi_rxd_d2 <= 77) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 31744) && (rx_config_tmp <= 47616) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (D2_2_match ##2 1) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 30) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##4 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7936) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 7) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 6) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##3 K28_5_match) |-> (xmit >= 0) && (xmit <= 3));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 18) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 165) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (sync_status ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((ebi_rxd >= 79) && (ebi_rxd <= 164) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (signal_detect ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 79) && (ebi_rxd_d1 <= 164) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 165) && (ebi_rxd <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (sync_status_d1 ##2 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) ((xmit >= 1) && (xmit <= 3) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 6) && (xmit <= 7) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 2) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!xmit_nDATA ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 6144) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 9728) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (sync_status_d2 ##1 SPD_match ##1 1) |-> sync_status_d3);
assert property(@(posedge ck) (xmit_DATA ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> carrier_detect_d1);
assert property(@(posedge ck) (!carrier_detect_d1 ##1 K28_5_match) |-> carrier_detect);
assert property(@(posedge ck) ((xmit == 4) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit >= 5) && (xmit <= 6) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 4864) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 2) && (xmit <= 3) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 23) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 186) && (ebi_rxd <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 44288) && (rx_config_tmp <= 65280) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d1 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!carrier_detect_d3 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 186) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 187) && (ebi_rxd_d3 <= 255) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 48128) && (rx_config_tmp <= 65280) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 1) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 4) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 1) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit >= 0) && (xmit <= 3) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d2 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even_d1 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!mr_main_reset ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d3 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!soft_reset ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 36) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (xmit_DATA_CD ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 173) && (ebi_rxd <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 173) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit >= 4) && (xmit <= 7) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 5) ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((xmit == 5) ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 184) && (ebi_rxd <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 184) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (carrier_detect_d2 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 170) && (ebi_rxd_d3 <= 255) ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 127) && (ebi_rxd <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 127) && (ebi_rxd_d1 <= 255) ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 60) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 163) && (ebi_rxd_d2 <= 255) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 15616) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 0) && (rx_config_tmp <= 22272) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (rx_even_d3 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((xmit == 6) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!ebi_K_d1 ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d2 >= 186) && (ebi_rxd_d2 <= 255) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d2 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d3 >= 0) && (ebi_rxd_d3 <= 85) ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!sync_status_d2 ##2 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (carrier_detect_d3 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd >= 164) && (ebi_rxd <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 164) && (ebi_rxd_d1 <= 255) ##4 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d2 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (sync_status_d1 ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (sync_status ##1 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even_d1 ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) (!rx_even ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd_d1 >= 52) && (ebi_rxd_d1 <= 79)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 23552) && (rx_config_tmp <= 30464)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 92) && (ebi_rxd_d3 <= 119)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 23552) && (rx_config_tmp <= 30464)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 52) && (ebi_rxd <= 79)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 52) && (ebi_rxd <= 79)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 52) && (ebi_rxd_d1 <= 79)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 92) && (ebi_rxd_d3 <= 119)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!rx_even_d2 ##2 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((rx_config_tmp >= 58368) && (rx_config_tmp <= 65280)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 58368) && (rx_config_tmp <= 65280)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 191) && (ebi_rxd_d3 <= 213)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 191) && (ebi_rxd_d3 <= 213)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 43)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 11008)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 11008)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 43)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 41216) && (rx_config_tmp <= 48384)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 41216) && (rx_config_tmp <= 48384)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 161) && (ebi_rxd_d3 <= 189)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 161) && (ebi_rxd_d3 <= 189)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 155)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 39680)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 132) && (ebi_rxd_d3 <= 155)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 33792) && (rx_config_tmp <= 39680)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (receiving_m_clr ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (rx_config_cnt_m_rst ##1 K28_5_match) |-> rudi_INVALID_m_set);
assert property(@(posedge ck) (!rudi_INVALID_m_set ##3 CE_match) |-> (pcs_rx_next == 1));
assert property(@(posedge ck) ((ebi_rxd == 197) ##3 !mr_main_reset ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) ##3 !mr_main_reset ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (xmit_DATA_nCD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_nCD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) ##4 receiving_m_clr) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd == 197) ##4 receiving_m_clr) |-> xmit_nDATA);
assert property(@(posedge ck) (SPD_match) |-> xmit_nDATA);
assert property(@(posedge ck) (SPD_match ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (CE_match ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (CE_match ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (SPD_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (CE_match) |-> xmit_nDATA);
assert property(@(posedge ck) (SPD_match ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##3 !mr_main_reset ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 mr_main_reset) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 sync_status_d1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD_nK28_5) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 rx_even_d1) |-> xmit_nDATA);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !rx_even_d2) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d2) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 ebi_K_d3) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 soft_reset) |-> xmit_nDATA);
assert property(@(posedge ck) (D16_2_match) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 rx_even) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 sync_status) |-> xmit_nDATA);
assert property(@(posedge ck) (D2_2_match) |-> xmit_nDATA);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !xmit_DATA_CD_nSPD) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !sync_status_d2) |-> xmit_nDATA);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##4 !carrier_detect_d2) |-> xmit_nDATA);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd == 213) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d3 ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd == 197) && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d2 == 213) ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 !carrier_detect_d2 ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d1 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d1 == 197) && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d1 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d3 == 129) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && rx_even_d3 ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((xmit == 2) && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (reset ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && xmit_DATA ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (reset ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 ebi_K_d2 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && receiving_m_clr ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && mr_main_reset ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 (rx_config_tmp == 54528) ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 (xmit == 7) ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 (xmit == 3) ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!rudi_INVALID_m_set && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !rx_even_d1 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!carrier_detect_d2 && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (xmit == 4) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) ##1 !mr_main_reset ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 D5_6_match ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (reset ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d2 == 197) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((pcs_rx_present == 2) && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 carrier_detect_d3 ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 carrier_detect_d2 ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!carrier_detect_d3 && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !sync_status_d1 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (reset ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 (ebi_rxd_d3 == 197) ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect_d1 ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && soft_reset ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 (rx_config_tmp == 50432) ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (ebi_rxd_d1 == 213) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect_d1 ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((pcs_rx_present == 0) ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && rx_config_cnt_m_rst ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K_d1 ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 (rx_config_tmp == 33024) ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 (ebi_rxd_d3 == 213) ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 == 129) && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##2 ebi_K ##2 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##1 !carrier_detect ##3 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && carrier_detect ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (!xmit_nDATA && K28_5_match ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match ##3 !carrier_detect_d3 ##1 1) |-> xmit_nDATA);
assert property(@(posedge ck) (K28_5_match && xmit_DATA_nCD ##4 1) |-> xmit_nDATA);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 138) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 138) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD_nK28_5 ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (xmit_DATA_CD_nSPD ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7168)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 28)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 28)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 7168)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 95) && (ebi_rxd_d1 <= 109)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 95) && (ebi_rxd <= 109)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d1 >= 95) && (ebi_rxd_d1 <= 109)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd >= 95) && (ebi_rxd <= 109)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 21) && (ebi_rxd_d3 <= 28)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 5376) && (rx_config_tmp <= 7168)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 5376) && (rx_config_tmp <= 7168)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 21) && (ebi_rxd_d3 <= 28)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 33) && (ebi_rxd_d3 <= 43)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 33) && (ebi_rxd_d3 <= 43)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 11008)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 11008)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 145) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 145) && (ebi_rxd_d2 <= 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 62)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 62)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 5376) && (rx_config_tmp <= 6400)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 21) && (ebi_rxd_d3 <= 25)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 5376) && (rx_config_tmp <= 6400)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 21) && (ebi_rxd_d3 <= 25)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 194)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 194)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 9472)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 33) && (ebi_rxd_d3 <= 37)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 8448) && (rx_config_tmp <= 9472)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 33) && (ebi_rxd_d3 <= 37)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 111) && (ebi_rxd_d2 <= 113)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 111) && (ebi_rxd_d2 <= 113)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 191)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 203) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 203) && (ebi_rxd_d2 <= 205)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 190) && (ebi_rxd_d2 <= 191)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 176)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 56)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 175) && (ebi_rxd_d2 <= 176)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 54) && (ebi_rxd_d2 <= 56)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 4608)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 18)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp >= 4096) && (rx_config_tmp <= 4608)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 >= 16) && (ebi_rxd_d3 <= 18)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 151)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D5_6_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 145)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D5_6_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 151)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D5_6_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 145)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D5_6_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D5_6_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D5_6_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp == 7168)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 == 28)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 == 28)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((rx_config_tmp == 7168)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 138)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 138)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 56)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 180) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 56)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 >= 180) && (ebi_rxd_d2 <= 181)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 62)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 62)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 == 43)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 90)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 194)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d3 == 43)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 90)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp == 11008)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((rx_config_tmp == 11008)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 194)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (SPD_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (SPD_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (CE_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (CE_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (SPD_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 15)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (CE_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 54)) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (CE_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (CE_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (CE_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (SPD_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (CE_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (SPD_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (SPD_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (SPD_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (SPD_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (CE_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 15)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) ((ebi_rxd_d2 == 54)) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (CE_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (CE_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (SPD_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (SPD_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (K28_5_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (K28_5_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (K28_5_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (K28_5_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (K28_5_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (K28_5_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D16_2_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D16_2_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (D2_2_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D16_2_match ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D2_2_match ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (D16_2_match ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (reset ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (reset ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (reset ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (reset ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##1 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##2 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (reset ##2 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (reset ##1 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (reset ##3 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_dv_m_clr ##4 1) |-> gmii_rx_dv_m_clr);
assert property(@(posedge ck) (!gmii_rx_er_m_clr ##3 1) |-> gmii_rx_er_m_clr);
assert property(@(posedge ck) (reset ##4 1) |-> gmii_rx_er_m_clr);
endmodule
