<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  untitled
Project Path         :  C:\Users\Richie\Desktop\4 semestre\DSD\decada2
Project Fitted on    :  Fri May 26 02:47:33 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -7.5
Part Number          :  LC4256ZE-7TN144C
Source Format        :  Pure_VHDL


<font color=green size=4><span class=blink><strong><B>Project 'untitled' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.01 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                7
Total Logic Functions           23
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            15
Total Flip-Flops                11
  Total D Flip-Flops            11
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             74

Total Reserved Pins             0
Total Locked Pins               15
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       15     79    -->    15
Logic Functions                   256       22    234    -->     8
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       58    518    -->    10
Logical Product Terms            1280       52   1228    -->     4
Occupied GLBs                      16        7      9    -->    43
Macrocells                        256       21    235    -->     8

Control Product Terms:
  GLB Clock/Clock Enables          16        4     12    -->    25
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       19    337    -->     5
  GRP from IFB                     ..        7     ..    -->    ..
    (from input signals)           ..        7     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       12     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      2    11    13      0/6      0    3      0             13       12        3
  GLB    B      0     0     0      0/6      0    0      0             16        0        0
  GLB    C      0     0     0      0/6      0    1      0             15        0        1
  GLB    D      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E      2    10    12      1/6      0    3      0             13        9        3
  GLB    F      0    19    19      6/6      0   10      0              6       18       10
  GLB    G      2    12    14      1/6      0    4      0             12       13        4
  GLB    H      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    I      0     0     0      0/6      0    0      0             16        0        0
  GLB    J      0     0     0      4/6      0    0      0             16        0        0
  GLB    K      0     0     0      3/6      0    0      0             16        0        0
  GLB    L      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    M      0     0     0      0/6      0    0      0             16        0        0
  GLB    N      0     0     0      0/6      0    0      0             16        0        0
  GLB    O      0     0     0      0/6      0    0      0             16        0        0
  GLB    P      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:         6    52    58     15/96     0   21      0            235       52       21

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   0      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    U00_inst11
  Dynamic Disable Signal                    gnd_n_n
  Timer Reset Signal                        _dup_gnd_n_n
  Oscillator Output Clock         mfb C-15  E0_OSCOUT
  Timer Output Clock              mfb F-15  clk0_c

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>----------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Output|<A href=#9>clk0</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|<A href=#20>display0_0_</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|<A href=#19>display0_1_</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|<A href=#18>display0_2_</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|<A href=#17>display0_3_</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|<A href=#16>display0_4_</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|<A href=#15>display0_5_</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|<A href=#8>display0_6_</A>|
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |                 |       |            |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |    *   |LVCMOS18         | Input |<A href=#7>E0_3_</A>|
67    |  I_O  |   1  |J4  |    *   |LVCMOS18         | Input |<A href=#11>control0_0_</A>|
68    |  I_O  |   1  |J6  |    *   |LVCMOS18         | Input |<A href=#6>control0_1_</A>|
69    |  I_O  |   1  |J8  |    *   |LVCMOS18         | Input |<A href=#10>clr0</A>|
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#12>E0_2_</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#13>E0_1_</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#14>E0_0_</A>|
79    |  I_O  |   1  |K6  |        |                 |       |            |
80    |  I_O  |   1  |K4  |        |                 |       |            |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |                 |       |            |
94    |  I_O  |   1  |M4  |        |                 |       |            |
95    |  I_O  |   1  |M6  |        |                 |       |            |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |        |                 |       |            |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |                 |       |            |
125   | I_O/OE|   1  |P2  |        |                 |       |            |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |                 |       |            |
131   |  I_O  |   0  |A4  |        |                 |       |            |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |                 |       |            |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
----------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>------------------------------------------------------
  78   K  I/O   4  A---EFG---------    Down <A name=14>E0_0_</A>
  77   K  I/O   4  A---EFG---------    Down <A name=13>E0_1_</A>
  76   K  I/O   4  A---EFG---------    Down <A name=12>E0_2_</A>
  66   J  I/O   4  A---EFG---------    Down <A name=7>E0_3_</A>
  69   J  I/O   4  A---EFG---------    Down <A name=10>clr0</A>
  67   J  I/O   4  A---EFG---------    Down <A name=11>control0_0_</A>
  68   J  I/O   4  A---EFG---------    Down <A name=6>control0_1_</A>
------------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>------------------------------------------------------------------------------------
  26   E  1  -   1  1 COM                   ----------------  Fast   Down <A href=#9>clk0</A>
  28   F  2  -   1  1 COM                   ----------------  Fast   Down <A href=#20>display0_0_</A>
  29   F  4  -   1  1 COM                   ----------------  Fast   Down <A href=#19>display0_1_</A>
  30   F  5  -   1  1 COM                   ----------------  Fast   Down <A href=#18>display0_2_</A>
  31   F  4  -   1  1 COM                   ----------------  Fast   Down <A href=#17>display0_3_</A>
  32   F  2  -   1  1 COM                   ----------------  Fast   Down <A href=#16>display0_4_</A>
  33   F  3  -   1  1 COM                   ----------------  Fast   Down <A href=#15>display0_5_</A>
  39   G  2  -   1  1 COM                   ----------------  Fast   Down <A href=#8>display0_6_</A>
------------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>--------------------------------------------------------------------------
 7   F 11  -   4  1 DFF    * R       3  A----FG---------  <A href=#32>U01_display_1_0_</A>
 5   E 11  -   4  1 DFF    * R       2  ----EF----------  <A href=#22>U01_display_1_10_</A>
10   A 11  -   4  1 DFF    * R       3  A----FG---------  <A href=#31>U01_display_1_1_</A>
10   G  8  -   3  1 DFF    * R       2  -----FG---------  <A href=#30>U01_display_1_2_</A>
 3   G 12  -   5  1 DFF    * R       3  A----FG---------  <A href=#29>U01_display_1_3_</A>
 6   G 11  -   4  1 DFF    * R       2  -----FG---------  <A href=#28>U01_display_1_4_</A>
 5   A 11  -   4  1 DFF    * R       2  A----F----------  <A href=#27>U01_display_1_5_</A>
 5   F 17  -   4  1 DFF    * R       3  ----EFG---------  <A href=#26>U01_display_1_6_</A>
10   E 11  -   4  1 DFF    * R       2  ----EF----------  <A href=#25>U01_display_1_7_</A>
 2   A 11  -   4  1 DFF    * R       2  A----F----------  <A href=#24>U01_display_1_8_</A>
 3   F 11  -   4  1 DFF  *   S       2  ----EF----------  <A href=#23>U01_display_1_9_</A>
15   F  0  -   0  1 COM              4  A---EFG---------  <A href=#35>_dup_gnd_n_n</A>
15   F  0  -   0  0 COM              4  A---EFG---------  <A href=#33>clk0_c</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#21>gnd_n_n</A>
--------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=32>U01_display_1_0_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & <A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & <A href=#23>U01_display_1_9_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#27>U01_display_1_5_.Q</A>
    # control0_1_ & !control0_0_ & <A href=#32>U01_display_1_0_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_0_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_0_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=22>U01_display_1_10_.D</A> = <A href=#6>control0_1_</A> & <A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & !<A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & !<A href=#22>U01_display_1_10_.Q</A> & <A href=#26>U01_display_1_6_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#25>U01_display_1_7_.Q</A>
    # control0_1_ & !control0_0_ & U01_display_1_10_.Q ; (4 pterms, 9 signals)
U01_display_1_10_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_10_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=31>U01_display_1_1_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & <A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & !<A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & <A href=#24>U01_display_1_8_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#29>U01_display_1_3_.Q</A>
    # control0_1_ & !control0_0_ & <A href=#31>U01_display_1_1_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_1_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_1_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=30>U01_display_1_2_.D</A> = <A href=#6>control0_1_</A> & <A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & <A href=#13>E0_1_</A>
    # control0_1_ & E0_3_ & control0_0_ & <A href=#12>E0_2_</A>
    # control0_1_ & !control0_0_ & <A href=#30>U01_display_1_2_.Q</A> ; (3 pterms, 6 signals)
U01_display_1_2_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_2_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=29>U01_display_1_3_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & <A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & <A href=#14>E0_0_</A>
    # control0_1_ & !control0_0_ & <A href=#29>U01_display_1_3_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#30>U01_display_1_2_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#28>U01_display_1_4_.Q</A>
    # !control0_1_ & !control0_0_ & <A href=#31>U01_display_1_1_.Q</A> ; (5 pterms, 10 signals)
U01_display_1_3_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_3_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=28>U01_display_1_4_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & <A href=#12>E0_2_</A> & <A href=#13>E0_1_</A>
       & !<A href=#14>E0_0_</A>
    # control0_1_ & !control0_0_ & <A href=#28>U01_display_1_4_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#26>U01_display_1_6_.Q</A>
    # !control0_1_ & !control0_0_ & <A href=#29>U01_display_1_3_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_4_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_4_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=27>U01_display_1_5_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & <A href=#13>E0_1_</A>
       & !<A href=#14>E0_0_</A>
    # control0_1_ & !control0_0_ & <A href=#27>U01_display_1_5_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#24>U01_display_1_8_.Q</A>
    # !control0_1_ & !control0_0_ & <A href=#32>U01_display_1_0_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_5_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_5_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=26>U01_display_1_6_.D</A> = !<A href=#6>control0_1_</A> & !<A href=#11>control0_0_</A> & !<A href=#22>U01_display_1_10_.Q</A>
       & !<A href=#23>U01_display_1_9_.Q</A> & !<A href=#24>U01_display_1_8_.Q</A> & !<A href=#25>U01_display_1_7_.Q</A>
       & !<A href=#26>U01_display_1_6_.Q</A> & !<A href=#27>U01_display_1_5_.Q</A> & !<A href=#29>U01_display_1_3_.Q</A>
       & !<A href=#31>U01_display_1_1_.Q</A> & !<A href=#32>U01_display_1_0_.Q</A>
    # control0_1_ & !<A href=#7>E0_3_</A> & control0_0_ & <A href=#12>E0_2_</A> & <A href=#13>E0_1_</A> & <A href=#14>E0_0_</A>
    # control0_1_ & !control0_0_ & U01_display_1_6_.Q
    # !control0_1_ & control0_0_ & U01_display_1_10_.Q ; (4 pterms, 15 signals)
U01_display_1_6_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_6_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=25>U01_display_1_7_.D</A> = <A href=#6>control0_1_</A> & <A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & <A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & <A href=#22>U01_display_1_10_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#23>U01_display_1_9_.Q</A>
    # control0_1_ & !control0_0_ & <A href=#25>U01_display_1_7_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_7_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_7_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=24>U01_display_1_8_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & <A href=#13>E0_1_</A>
       & <A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & <A href=#27>U01_display_1_5_.Q</A>
    # control0_1_ & !control0_0_ & <A href=#24>U01_display_1_8_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#31>U01_display_1_1_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_8_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_8_.AR = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=23>U01_display_1_9_.D</A> = <A href=#6>control0_1_</A> & !<A href=#7>E0_3_</A> & <A href=#11>control0_0_</A> & !<A href=#12>E0_2_</A> & !<A href=#13>E0_1_</A>
       & !<A href=#14>E0_0_</A>
    # !control0_1_ & !control0_0_ & <A href=#25>U01_display_1_7_.Q</A>
    # control0_1_ & !control0_0_ & <A href=#23>U01_display_1_9_.Q</A>
    # !control0_1_ & control0_0_ & <A href=#32>U01_display_1_0_.Q</A> ; (4 pterms, 9 signals)
U01_display_1_9_.C = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)
U01_display_1_9_.AP = !<A href=#10>clr0</A> ; (1 pterm, 1 signal)

<A name=35>_dup_gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<A name=9>clk0</A> = <A href=#33>clk0_c</A> ; (1 pterm, 1 signal)

<A name=20>display0_0_</A> = !( !<A href=#23>U01_display_1_9_.Q</A> & !<A href=#32>U01_display_1_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=19>display0_1_</A> = !( !<A href=#24>U01_display_1_8_.Q</A> & !<A href=#26>U01_display_1_6_.Q</A>
       & !<A href=#27>U01_display_1_5_.Q</A> & !<A href=#32>U01_display_1_0_.Q</A> ) ; (1 pterm, 4 signals)

<A name=18>display0_2_</A> = !<A href=#22>U01_display_1_10_.Q</A> & !<A href=#23>U01_display_1_9_.Q</A> & !<A href=#27>U01_display_1_5_.Q</A>
       & !<A href=#28>U01_display_1_4_.Q</A> & !<A href=#30>U01_display_1_2_.Q</A> ; (1 pterm, 5 signals)

<A name=17>display0_3_</A> = !( !<A href=#25>U01_display_1_7_.Q</A> & !<A href=#26>U01_display_1_6_.Q</A>
       & !<A href=#31>U01_display_1_1_.Q</A> & !<A href=#32>U01_display_1_0_.Q</A> ) ; (1 pterm, 4 signals)

<A name=16>display0_4_</A> = !( !<A href=#27>U01_display_1_5_.Q</A> & !<A href=#30>U01_display_1_2_.Q</A> ) ; (1 pterm, 2 signals)

<A name=15>display0_5_</A> = !( !<A href=#28>U01_display_1_4_.Q</A> & !<A href=#29>U01_display_1_3_.Q</A>
       & !<A href=#30>U01_display_1_2_.Q</A> ) ; (1 pterm, 3 signals)

<A name=8>display0_6_</A> = !( !<A href=#31>U01_display_1_1_.Q</A> & !<A href=#32>U01_display_1_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=21>gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


