<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li class="current"><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>Variables</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="functions_vars.html#index__"><span>_</span></a></li>
      <li><a href="functions_vars_0x61.html#index_a"><span>a</span></a></li>
      <li><a href="functions_vars_0x62.html#index_b"><span>b</span></a></li>
      <li class="current"><a href="functions_vars_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_vars_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_vars_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_vars_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_vars_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_vars_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_vars_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_vars_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="functions_vars_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="functions_vars_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_vars_0x6d.html#index_m"><span>m</span></a></li>
      <li><a href="functions_vars_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_vars_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_vars_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_vars_0x71.html#index_q"><span>q</span></a></li>
      <li><a href="functions_vars_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_vars_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="functions_vars_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="functions_vars_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="functions_vars_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_vars_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="functions_vars_0x78.html#index_x"><span>x</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('functions_vars_0x63.html','');});
</script>
<div id="doc-content">
<div class="contents">
&#160;

<h3><a class="anchor" id="index_c"></a>- c -</h3><ul>
<li>C0
: <a class="el" href="struct_d_a_c___mem_map.html#a88317928f6b49bb03517258dd5fd5423">DAC_MemMap</a>
</li>
<li>C1
: <a class="el" href="struct_d_a_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">DAC_MemMap</a>
, <a class="el" href="struct_m_c_g___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">MCG_MemMap</a>
, <a class="el" href="struct_p_d_b___mem_map.html#a6818dd56c616efe4814a2d66168d52d8">PDB_MemMap</a>
, <a class="el" href="struct_i2_c___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">I2C_MemMap</a>
, <a class="el" href="struct_u_a_r_t___mem_map.html#a8286c9d870f31a089d95e6a2285fbe2f">UART_MemMap</a>
</li>
<li>C2
: <a class="el" href="struct_i2_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">I2C_MemMap</a>
, <a class="el" href="struct_m_c_g___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">MCG_MemMap</a>
, <a class="el" href="struct_u_a_r_t___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">UART_MemMap</a>
, <a class="el" href="struct_d_a_c___mem_map.html#acdf8ac8ab339152eaed13f4eca300aa5">DAC_MemMap</a>
</li>
<li>C3
: <a class="el" href="struct_m_c_g___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">MCG_MemMap</a>
, <a class="el" href="struct_u_a_r_t___mem_map.html#a328e95cb4deb2dd724cb8b26a5ab381b">UART_MemMap</a>
</li>
<li>C4
: <a class="el" href="struct_m_c_g___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">MCG_MemMap</a>
, <a class="el" href="struct_u_a_r_t___mem_map.html#a9ecb3242c606bc219190b4cb4f64600f">UART_MemMap</a>
</li>
<li>C5
: <a class="el" href="struct_u_a_r_t___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">UART_MemMap</a>
, <a class="el" href="struct_m_c_g___mem_map.html#ac0242981a4c4bd9ccd00b67970943978">MCG_MemMap</a>
</li>
<li>C6
: <a class="el" href="struct_m_c_g___mem_map.html#a64bf696a1420e91b19a0fc0b29311e5b">MCG_MemMap</a>
</li>
<li>C7
: <a class="el" href="struct_m_c_g___mem_map.html#af43b800cd7ef121b64ecb21279141911">MCG_MemMap</a>
</li>
<li>C7816
: <a class="el" href="struct_u_a_r_t___mem_map.html#a0bacba339d7164a96081baed291e4656">UART_MemMap</a>
</li>
<li>C8
: <a class="el" href="struct_m_c_g___mem_map.html#a3b00df5dfe47159247af492db046dd07">MCG_MemMap</a>
</li>
<li>c_type
: <a class="el" href="structrsvp__object__header__t.html#aeb2aefa2e1ef1bde59bbd23ec6a892cd">rsvp_object_header_t</a>
</li>
<li>CAL_DONE
: <a class="el" href="structcc2420___f_s_c_t_r_l__reg__t.html#a8848f80438e05093c42b9b9ee6f96bba">cc2420_FSCTRL_reg_t</a>
</li>
<li>CAL_RUNNING
: <a class="el" href="structcc2420___f_s_c_t_r_l__reg__t.html#a74e92cf223b6a6e17dd191fa821fdacb">cc2420_FSCTRL_reg_t</a>
</li>
<li>CALIB
: <a class="el" href="struct_sys_tick___mem_map.html#a95f06de3371ee421b89d4be2aae51561">SysTick_MemMap</a>
, <a class="el" href="struct_sys_tick___type_def.html#a563fa6f042f844d592c92f888b0b0233">SysTick_TypeDef</a>
</li>
<li>callback
: <a class="el" href="structabstimer__vars__t.html#ae5e3d6db5731a8036e0f32d4374a2496">abstimer_vars_t</a>
, <a class="el" href="struct_open_mote.html#acd1acbb936db1ad46f72f306a57b6041">OpenMote</a>
, <a class="el" href="struct_i2_c___m___s_e_t_u_p___type.html#abc64420fbdd1333d2352eba8e80f1e41">I2C_M_SETUP_Type</a>
, <a class="el" href="struct_i2_c___s___s_e_t_u_p___type.html#abc64420fbdd1333d2352eba8e80f1e41">I2C_S_SETUP_Type</a>
, <a class="el" href="structopentimers__t.html#a3461cd0530b69e2ce762343ab891d1dc">opentimers_t</a>
</li>
<li>callbackRx
: <a class="el" href="structcoap__resource__desc__t.html#aeaa33d6840cfc1778fa2bdbdca204d8c">coap_resource_desc_t</a>
</li>
<li>callbackSendDone
: <a class="el" href="structcoap__resource__desc__t.html#a4d2a75d06295789331f439871f4190f3">coap_resource_desc_t</a>
</li>
<li>CAN_ABOM
: <a class="el" href="struct_c_a_n___init_type_def.html#a35b9420322c66febde319a638354e596">CAN_InitTypeDef</a>
</li>
<li>CAN_AWUM
: <a class="el" href="struct_c_a_n___init_type_def.html#a8f5475c5b4c675c4662f62c23fd58097">CAN_InitTypeDef</a>
</li>
<li>CAN_BS1
: <a class="el" href="struct_c_a_n___init_type_def.html#a7caf707359764a165e5f030bf144dec9">CAN_InitTypeDef</a>
</li>
<li>CAN_BS2
: <a class="el" href="struct_c_a_n___init_type_def.html#a6c088747cc908ea512c57d3b59c27e78">CAN_InitTypeDef</a>
</li>
<li>CAN_FilterActivation
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a193c0ae1b3982478eeca47470a1ee075">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterFIFOAssignment
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#acc324168455ad1da32122a6a45197ef8">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterIdHigh
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#ac3f7b0f50a8bf896a2eda9426dc02984">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterIdLow
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a89d4f24ed138becb1cee851449b8817a">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterMaskIdHigh
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a37a79b0ebee5ce30ac371ebee808ad8b">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterMaskIdLow
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a37e54f1551bd5438c773779f78fc0f3d">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterMode
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a6d7f134a15c9419107a20778e336b8ca">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterNumber
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#af8370a9b0c599b572db378fdb2952863">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_FilterScale
: <a class="el" href="struct_c_a_n___filter_init_type_def.html#a2064753fb169e4cbb145340a31f5b891">CAN_FilterInitTypeDef</a>
</li>
<li>CAN_Mode
: <a class="el" href="struct_c_a_n___init_type_def.html#a683b4b4e76982efdf809821010440ba9">CAN_InitTypeDef</a>
</li>
<li>CAN_NART
: <a class="el" href="struct_c_a_n___init_type_def.html#ad956a58de0401d8bdd582b5f92c6fa82">CAN_InitTypeDef</a>
</li>
<li>CAN_Prescaler
: <a class="el" href="struct_c_a_n___init_type_def.html#a0956a2718775b3c29b5ccce4ed71c53c">CAN_InitTypeDef</a>
</li>
<li>CAN_RFLM
: <a class="el" href="struct_c_a_n___init_type_def.html#a8e091965db871827fca02c636f42e3ac">CAN_InitTypeDef</a>
</li>
<li>CAN_SJW
: <a class="el" href="struct_c_a_n___init_type_def.html#a1399477250570764cc9cec2c941e3dd3">CAN_InitTypeDef</a>
</li>
<li>CAN_TTCM
: <a class="el" href="struct_c_a_n___init_type_def.html#ad3f995849aaf6dfbd79e0e70a37f28a9">CAN_InitTypeDef</a>
</li>
<li>CAN_TXFP
: <a class="el" href="struct_c_a_n___init_type_def.html#a8f9c54b9a3f5663b482247a23d9cbf20">CAN_InitTypeDef</a>
</li>
<li>capturedTime
: <a class="el" href="structopensim__repl__radiotimer__get_captured_time__t.html#a28fdf1c9f3fc8e8a1fc2560dfc746ce1">opensim_repl_radiotimer_getCapturedTime_t</a>
, <a class="el" href="structopensim__intr__radio__start_of_frame__t.html#a28fdf1c9f3fc8e8a1fc2560dfc746ce1">opensim_intr_radio_startOfFrame_t</a>
, <a class="el" href="structopensim__intr__radio__end_of_frame__t.html#a28fdf1c9f3fc8e8a1fc2560dfc746ce1">opensim_intr_radio_endOfFrame_t</a>
</li>
<li>CARRIER_SENSE_ABS_THR
: <a class="el" href="structcc1101___a_g_c_c_t_r_l1__reg__t.html#ad36f8ca39e7597e87b6d7f81845dcafa">cc1101_AGCCTRL1_reg_t</a>
</li>
<li>CARRIER_SENSE_REL_THR
: <a class="el" href="structcc1101___a_g_c_c_t_r_l1__reg__t.html#aa8cc7dc610d4f3fc411ed85c468e0baa">cc1101_AGCCTRL1_reg_t</a>
</li>
<li>cb
: <a class="el" href="structbsp__timer__vars__t.html#a84c400ed4014143865f58c80647eb5b9">bsp_timer_vars_t</a>
, <a class="el" href="structbsp__timer__icb__t.html#a84c400ed4014143865f58c80647eb5b9">bsp_timer_icb_t</a>
, <a class="el" href="structtask__llist__t.html#a3198abb70cb27d61d5327c29761a9809">task_llist_t</a>
</li>
<li>CCA
: <a class="el" href="structcc1101___p_k_s_t_a_t_u_s__reg__t.html#ad8d01bad3a9182cbfadab961b18ebe47">cc1101_PKSTATUS_reg_t</a>
</li>
<li>CCA_HYST
: <a class="el" href="structcc2420___m_d_m_c_t_r_l0__reg__t.html#aad8febef8be5b79e0d5381b2bc2ea1bd">cc2420_MDMCTRL0_reg_t</a>
</li>
<li>CCA_MODE
: <a class="el" href="structcc2420___m_d_m_c_t_r_l0__reg__t.html#a7db8043e39b43f317b72048ca755d649">cc2420_MDMCTRL0_reg_t</a>
, <a class="el" href="structcc1101___m_c_s_m1__reg__t.html#a128cd683539c286bd2ebf962c3b00966">cc1101_MCSM1_reg_t</a>
</li>
<li>CCA_POLARITY
: <a class="el" href="structcc2420___i_o_c_f_g0__reg__t.html#a260461ea4bfdd60ccf05831b4e65dbdb">cc2420_IOCFG0_reg_t</a>
</li>
<li>CCAMUX
: <a class="el" href="structcc2420___i_o_c_f_g1__reg__t.html#a58c98743777cc05409effebd1e37d068">cc2420_IOCFG1_reg_t</a>
</li>
<li>CCER
: <a class="el" href="struct_e_t_m___mem_map.html#ad5fd4aab3d3a4a643718fce2c9e82f09">ETM_MemMap</a>
, <a class="el" href="struct_t_i_m___type_def.html#a0125264915c3ed806019fe3087570e6e">TIM_TypeDef</a>
</li>
<li>CCMR1
: <a class="el" href="struct_t_i_m___type_def.html#aca4a5e4cff4bcedb44b57062898ff2ad">TIM_TypeDef</a>
</li>
<li>CCMR2
: <a class="el" href="struct_t_i_m___type_def.html#a2a63a15a2f73acf5f77f5fd413d5189e">TIM_TypeDef</a>
</li>
<li>CCR
: <a class="el" href="struct_s_c_b___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb">SCB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb">ETM_MemMap</a>
, <a class="el" href="struct_d_m_a___channel___type_def.html#a0cd333b8309c0f213251427affef9569">DMA_Channel_TypeDef</a>
, <a class="el" href="struct_i2_c___type_def.html#ab036103858159b518894eb0ae78b3c84">I2C_TypeDef</a>
, <a class="el" href="struct_s_c_b___type_def.html#a0cd333b8309c0f213251427affef9569">SCB_TypeDef</a>
</li>
<li>CCR1
: <a class="el" href="struct_t_i_m___type_def.html#a61a4a0218ff94e74df4fe5b1725fba2d">TIM_TypeDef</a>
</li>
<li>CCR2
: <a class="el" href="struct_t_i_m___type_def.html#a681d35753d606afec0cfe6da8730e3b2">TIM_TypeDef</a>
</li>
<li>CCR3
: <a class="el" href="struct_t_i_m___type_def.html#af48609e38a9e3baf65853f56a28beb42">TIM_TypeDef</a>
</li>
<li>CCR4
: <a class="el" href="struct_t_i_m___type_def.html#ad8917e67ac35194f5ff9872757ab9641">TIM_TypeDef</a>
</li>
<li>CCR_THR
: <a class="el" href="structcc2420___r_s_s_i__reg__t.html#a1ce7de0f398ca45f9e332bd4c06e2fee">cc2420_RSSI_reg_t</a>
</li>
<li>CDNE
: <a class="el" href="struct_d_m_a___mem_map.html#a2031c01574dcce1f19258b9a91dd9caf">DMA_MemMap</a>
</li>
<li>CEEI
: <a class="el" href="struct_d_m_a___mem_map.html#af2a53c557cb8e24c6b0255ac7e23a0e9">DMA_MemMap</a>
</li>
<li>CERQ
: <a class="el" href="struct_d_m_a___mem_map.html#a9b2ffdcc2ad028629b0084ee4f424811">DMA_MemMap</a>
</li>
<li>CERR
: <a class="el" href="struct_d_m_a___mem_map.html#a053ef968920d704b2864f0bd2857397d">DMA_MemMap</a>
</li>
<li>CESR
: <a class="el" href="struct_m_p_u___mem_map.html#aae2bc8b49314475a161428d3fb9df067">MPU_MemMap</a>
</li>
<li>CFG1
: <a class="el" href="struct_a_d_c___mem_map.html#a50355545bc85131128f24459e40f1711">ADC_MemMap</a>
</li>
<li>CFG2
: <a class="el" href="struct_a_d_c___mem_map.html#a46dbb5345ab79894e02fafa7ba9d8523">ADC_MemMap</a>
</li>
<li>CFGR
: <a class="el" href="struct_r_c_c___type_def.html#acf5339b49ccdd74101682e7137ce7a95">RCC_TypeDef</a>
</li>
<li>CFIFO
: <a class="el" href="struct_u_a_r_t___mem_map.html#a6c6cc7f6f3ac7a79313b8ee3c4069b5e">UART_MemMap</a>
</li>
<li>CFR
: <a class="el" href="struct_w_w_d_g___type_def.html#ae7e6b3fdc4b56bc17ee9fde9b07dbeab">WWDG_TypeDef</a>
</li>
<li>CFSR
: <a class="el" href="struct_s_c_b___mem_map.html#a07fa982352a7382850ac29ad3e181b2d">SCB_MemMap</a>
, <a class="el" href="struct_s_c_b___type_def.html#aa02714aa83cddfd49bc5e67e84c3b403">SCB_TypeDef</a>
</li>
<li>CGH1
: <a class="el" href="struct_c_m_t___mem_map.html#af75631c1bc4fb14c83aa67fb2ead2965">CMT_MemMap</a>
</li>
<li>CGH2
: <a class="el" href="struct_c_m_t___mem_map.html#a4054e8776173bd4cdb23f14cee1f77f9">CMT_MemMap</a>
</li>
<li>CGL1
: <a class="el" href="struct_c_m_t___mem_map.html#a2c5ab6f24d105d74e6e28b6a936b24d8">CMT_MemMap</a>
</li>
<li>CGL2
: <a class="el" href="struct_c_m_t___mem_map.html#aa4cebd1b66b7ae60535346bf2f3533f8">CMT_MemMap</a>
</li>
<li>CH
: <a class="el" href="struct_p_d_b___mem_map.html#ad36db6ba20ca276a2e24b5ffdf750be1">PDB_MemMap</a>
</li>
<li>CHAN
: <a class="el" href="structcc1101___c_h_a_n_n_r__reg__t.html#a7fc4c74849825cc1c9466a87d8c3b3dc">cc1101_CHANNR_reg_t</a>
</li>
<li>CHANBW_E
: <a class="el" href="structcc1101___m_d_m_c_f_g4__reg__t.html#ae718300c298a6a91d4208a19893ba78e">cc1101_MDMCFG4_reg_t</a>
</li>
<li>CHANBW_M
: <a class="el" href="structcc1101___m_d_m_c_f_g4__reg__t.html#aeb46d544d4ba96b9312fbbc0bef4846c">cc1101_MDMCFG4_reg_t</a>
</li>
<li>CHANNEL
: <a class="el" href="struct_p_i_t___mem_map.html#a6725f32c7f3ec2789fe8b16dcd149418">PIT_MemMap</a>
</li>
<li>channelOffset
: <a class="el" href="structschedule_entry__t.html#a50050d42d9bcaf2903164ae5d931f626">scheduleEntry_t</a>
, <a class="el" href="structnet_debug_schedule_entry__t.html#a23cb1b6ed4abc2e37bd3168dc65585b7">netDebugScheduleEntry_t</a>
, <a class="el" href="structdebug_schedule_entry__t.html#a50050d42d9bcaf2903164ae5d931f626">debugScheduleEntry_t</a>
, <a class="el" href="structslotinfo__element__t.html#a23cb1b6ed4abc2e37bd3168dc65585b7">slotinfo_element_t</a>
</li>
<li>CHANSPC_E
: <a class="el" href="structcc1101___m_d_m_c_f_g1__reg__t.html#a34aa03d3071e914b71c2613233c990a8">cc1101_MDMCFG1_reg_t</a>
</li>
<li>CHANSPC_M
: <a class="el" href="structcc1101___m_d_m_c_f_g0__reg__t.html#a3e113ca8a2208d9e05e630f75bd30ed7">cc1101_MDMCFG0_reg_t</a>
</li>
<li>CHCFG
: <a class="el" href="struct_d_m_a_m_u_x___mem_map.html#aadcded6fa2d54fc532268a67d1dfcb5e">DMAMUX_MemMap</a>
</li>
<li>checksum
: <a class="el" href="struct_i_c_m_pv6__ht.html#a6796c847bbd16253ce2538754c250bd6">ICMPv6_ht</a>
, <a class="el" href="struct_i_c_m_pv6___r_a__ht.html#a6796c847bbd16253ce2538754c250bd6">ICMPv6_RA_ht</a>
, <a class="el" href="structtcp__ht.html#a6796c847bbd16253ce2538754c250bd6">tcp_ht</a>
, <a class="el" href="structudp__ht.html#a6796c847bbd16253ce2538754c250bd6">udp_ht</a>
, <a class="el" href="structrsvp__msg__header__t.html#a6796c847bbd16253ce2538754c250bd6">rsvp_msg_header_t</a>
</li>
<li>CHIP_RDYn
: <a class="el" href="structcc1101__status__t.html#ad9679863d3f3d7ea2309d569eb3a0742">cc1101_status_t</a>
</li>
<li>CHP_CAL_DISABLE
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a10458717c78ff7c5d6b9c3fc72716664">cc2420_FSTST3_reg_t</a>
</li>
<li>CHP_CURR_CAL_EN
: <a class="el" href="structcc1101___f_s_c_a_l3__reg__t.html#a22b18bc5013e4e8d1ea2dc0187d2397d">cc1101_FSCAL3_reg_t</a>
</li>
<li>CHP_CURRENT_OE
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a4823b305fbac6284d3ba2bcbb60623cd">cc2420_FSTST3_reg_t</a>
</li>
<li>CHP_DISABLE
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a4e060a371f1c8927abf74804433b2c14">cc2420_FSTST3_reg_t</a>
</li>
<li>CHP_PD
: <a class="el" href="structcc2420___m_a_n_a_n_d__reg__t.html#a2d21ef8e34ab2bb950a4db4a0b8c4c75">cc2420_MANAND_reg_t</a>
, <a class="el" href="structcc2420___m_a_n_o_r__reg__t.html#a2d21ef8e34ab2bb950a4db4a0b8c4c75">cc2420_MANOR_reg_t</a>
</li>
<li>CHP_STEP_PERIOD
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a37605e1e0018e77f2fb11b4f6e056f44">cc2420_FSTST3_reg_t</a>
</li>
<li>CHP_TEST_DN
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a74fdcbf0b34188139fbb8c0fa0a5f7ce">cc2420_FSTST3_reg_t</a>
</li>
<li>CHP_TEST_UP
: <a class="el" href="structcc2420___f_s_t_s_t3__reg__t.html#a3f44c15e1401ba207deed8e6c8060849">cc2420_FSTST3_reg_t</a>
</li>
<li>CID0
: <a class="el" href="struct_i_t_m___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">ITM_MemMap</a>
, <a class="el" href="struct_t_p_i_u___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">TPIU_MemMap</a>
, <a class="el" href="struct_d_w_t___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#a46667149a1f5fa643ce1b5e7d55d85fb">FPB_MemMap</a>
</li>
<li>CID1
: <a class="el" href="struct_d_w_t___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">FPB_MemMap</a>
, <a class="el" href="struct_i_t_m___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">ITM_MemMap</a>
, <a class="el" href="struct_t_p_i_u___mem_map.html#afafacc56ceb45f360e2f940ee6b00467">TPIU_MemMap</a>
</li>
<li>CID2
: <a class="el" href="struct_d_w_t___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">FPB_MemMap</a>
, <a class="el" href="struct_i_t_m___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">ITM_MemMap</a>
, <a class="el" href="struct_t_p_i_u___mem_map.html#a3451ba8427632b30ce7bbaf9e9aa37a4">TPIU_MemMap</a>
</li>
<li>CID3
: <a class="el" href="struct_d_w_t___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">FPB_MemMap</a>
, <a class="el" href="struct_i_t_m___mem_map.html#aea4c61492fd7567bc47e9a5eaf95ca58">ITM_MemMap</a>
</li>
<li>CID4
: <a class="el" href="struct_t_p_i_u___mem_map.html#a9ee9b38c918d8811573dac8b0a30dc64">TPIU_MemMap</a>
</li>
<li>CIDR0
: <a class="el" href="struct_e_t_f___mem_map.html#a0a2cba395354ca19125f4addc1264f8a">ETF_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#a0a2cba395354ca19125f4addc1264f8a">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a0a2cba395354ca19125f4addc1264f8a">ETM_MemMap</a>
</li>
<li>CIDR1
: <a class="el" href="struct_e_t_f___mem_map.html#a4798c61575b6cbffb64bbe66c3f264d1">ETF_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#a4798c61575b6cbffb64bbe66c3f264d1">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a4798c61575b6cbffb64bbe66c3f264d1">ETM_MemMap</a>
</li>
<li>CIDR2
: <a class="el" href="struct_e_t_f___mem_map.html#ace96bc915dee46e89062248cb72ec139">ETF_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#ace96bc915dee46e89062248cb72ec139">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#ace96bc915dee46e89062248cb72ec139">ETM_MemMap</a>
</li>
<li>CIDR3
: <a class="el" href="struct_e_t_f___mem_map.html#aafa0575edc6b2a14418be468b2e20af3">ETF_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#aafa0575edc6b2a14418be468b2e20af3">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#aafa0575edc6b2a14418be468b2e20af3">ETM_MemMap</a>
</li>
<li>CINT
: <a class="el" href="struct_d_m_a___mem_map.html#acd27e3d71251f4b33915e11408c6b869">DMA_MemMap</a>
</li>
<li>CIR
: <a class="el" href="struct_r_c_c___type_def.html#a4a6271cca64ca5e20e4952ae0eee52d4">RCC_TypeDef</a>
</li>
<li>CITER_ELINKNO
: <a class="el" href="struct_d_m_a___mem_map.html#a7bd8806aa46b4d7599ebe92d75d14dcc">DMA_MemMap</a>
</li>
<li>CITER_ELINKYES
: <a class="el" href="struct_d_m_a___mem_map.html#a9f14988c1c581542b649792c0be80685">DMA_MemMap</a>
</li>
<li>CLAIMCLR
: <a class="el" href="struct_e_t_f___mem_map.html#a7c56d8db9fb040a20bd7832ef31f2f8d">ETF_MemMap</a>
, <a class="el" href="struct_t_p_i_u___mem_map.html#a7c56d8db9fb040a20bd7832ef31f2f8d">TPIU_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#a7c56d8db9fb040a20bd7832ef31f2f8d">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a7c56d8db9fb040a20bd7832ef31f2f8d">ETM_MemMap</a>
</li>
<li>CLAIMSET
: <a class="el" href="struct_e_t_f___mem_map.html#a1b348c5d93ae2e28c79aef343edace50">ETF_MemMap</a>
, <a class="el" href="struct_t_p_i_u___mem_map.html#a1b348c5d93ae2e28c79aef343edace50">TPIU_MemMap</a>
, <a class="el" href="struct_e_t_b___mem_map.html#a1b348c5d93ae2e28c79aef343edace50">ETB_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a1b348c5d93ae2e28c79aef343edace50">ETM_MemMap</a>
</li>
<li>class_num
: <a class="el" href="structrsvp__object__header__t.html#a10fca8493f7c890b909e433efb349a40">rsvp_object_header_t</a>
</li>
<li>CLKCR
: <a class="el" href="struct_s_d_i_o___type_def.html#a955134eeaf1bc010fb8b364dc0745d97">SDIO_TypeDef</a>
</li>
<li>CLKDIV1
: <a class="el" href="struct_s_i_m___mem_map.html#ae56d33007aecc902d1394c2adca212af">SIM_MemMap</a>
</li>
<li>CLKDIV2
: <a class="el" href="struct_s_i_m___mem_map.html#abaab2ea22c39629051176e239075e717">SIM_MemMap</a>
</li>
<li>CLM0
: <a class="el" href="structadc__cal.html#ad9f2f3074528d427456325c017b75f8c">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a511c5f41f61227c49738a729b856bc26">ADC_MemMap</a>
</li>
<li>CLM1
: <a class="el" href="structadc__cal.html#a517bc8aa79b4bb051429f54a71bb7254">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a846cc51f8b255a74920d53c497e690ee">ADC_MemMap</a>
</li>
<li>CLM2
: <a class="el" href="structadc__cal.html#ac99e1d6101e602cdc89cd883feea228a">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a4efbf939e8f39accffa83b16f9607587">ADC_MemMap</a>
</li>
<li>CLM3
: <a class="el" href="structadc__cal.html#a04169ac2d4da67e9cc45763ffe157257">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#aadc0a60c45854df3d46a33790759ef5f">ADC_MemMap</a>
</li>
<li>CLM4
: <a class="el" href="structadc__cal.html#aa9efed84a4eb9acf3d159243060289aa">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#aead273022ba55e043f5e0a81d9c5b7c8">ADC_MemMap</a>
</li>
<li>CLMD
: <a class="el" href="structadc__cal.html#a10a1dff6ba7b16afc9f00860abacc56f">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a42f179fbfbc8051ccb50bc11792ef3ee">ADC_MemMap</a>
</li>
<li>CLMS
: <a class="el" href="structadc__cal.html#a6da0c6232a70913849e75b8bd0acca57">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#aef7c15535415480c4d2ca4d7cc86deab">ADC_MemMap</a>
</li>
<li>CLOCK
: <a class="el" href="struct_u_s_b_d_c_d___mem_map.html#a5346adcfaf791ce290a6a3bf4b4df0a7">USBDCD_MemMap</a>
</li>
<li>ClockRate
: <a class="el" href="struct_s_s_p___c_f_g___type.html#aaf211678a520cef3af44d35737f7466e">SSP_CFG_Type</a>
</li>
<li>CLOSE_IN_RX
: <a class="el" href="structcc1101___f_i_f_o_t_h_r__reg__t.html#a34606a1d324bcc93b91745ceecf158c4">cc1101_FIFOTHR_reg_t</a>
</li>
<li>CLP0
: <a class="el" href="structadc__cal.html#a5537b5f663ab31f2f7c6952a182d7e69">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a8297494e7932e271cc59eb5aa896a10e">ADC_MemMap</a>
</li>
<li>CLP1
: <a class="el" href="structadc__cal.html#ac7f7d34fdc4aabffe4d114d3408604be">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a64450733d1755c38f9466f948ed168c5">ADC_MemMap</a>
</li>
<li>CLP2
: <a class="el" href="structadc__cal.html#afb16db3860cb06665b6870dc15021d4d">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a225ce534c9832c8555edd6473b59a41d">ADC_MemMap</a>
</li>
<li>CLP3
: <a class="el" href="structadc__cal.html#a7d85e648c515f73ab65adcb2bbab6398">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#a3f5dd3a4999f81c45c41be08a3849b98">ADC_MemMap</a>
</li>
<li>CLP4
: <a class="el" href="structadc__cal.html#a41392327938e70337a2098b1c448eba9">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#aa37bf517bbdb99a00864e6ecb1122a6c">ADC_MemMap</a>
</li>
<li>CLPD
: <a class="el" href="structadc__cal.html#ab24ad0e69d286668ecc0abe6a86aebe6">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#acac4a93dc04aede7fd824d16b6810a45">ADC_MemMap</a>
</li>
<li>CLPS
: <a class="el" href="structadc__cal.html#ab5ff771085a939837fafb44566c0a389">adc_cal</a>
, <a class="el" href="struct_a_d_c___mem_map.html#ab05c59171a0798d67bac0442294ace5c">ADC_MemMap</a>
</li>
<li>CMAR
: <a class="el" href="struct_d_m_a___channel___type_def.html#ac58b323619d224ebc94ead8cdd43332c">DMA_Channel_TypeDef</a>
</li>
<li>CMD
: <a class="el" href="struct_s_d_i_o___type_def.html#a8620c9d235ff26189e2444920b715bb1">SDIO_TypeDef</a>
</li>
<li>CMD1
: <a class="el" href="struct_c_m_t___mem_map.html#af8480b02312338f0c03892c071a9355e">CMT_MemMap</a>
</li>
<li>CMD2
: <a class="el" href="struct_c_m_t___mem_map.html#aef65cdd8c7012f84b4ba0e6e50646aba">CMT_MemMap</a>
</li>
<li>CMD3
: <a class="el" href="struct_c_m_t___mem_map.html#a9542d7037607c4d6b37e26261a161405">CMT_MemMap</a>
</li>
<li>CMD4
: <a class="el" href="struct_c_m_t___mem_map.html#a30808a26333c5d213b5aca0843883436">CMT_MemMap</a>
</li>
<li>CMDARG
: <a class="el" href="struct_s_d_h_c___mem_map.html#af1e98ef4c3d52142903a70edfd9a90b1">SDHC_MemMap</a>
</li>
<li>cmdId
: <a class="el" href="structopensim__requ__hdr__t.html#a9a93ee86b6d2e548223766a9ad945c7b">opensim_requ_hdr_t</a>
</li>
<li>CMDRSP
: <a class="el" href="struct_s_d_h_c___mem_map.html#a83357a28cc9e1fe98407ce0a0279c920">SDHC_MemMap</a>
</li>
<li>CMPH
: <a class="el" href="struct_e_w_m___mem_map.html#adfc24deefa11f544340595620f2a21c2">EWM_MemMap</a>
</li>
<li>CMPL
: <a class="el" href="struct_e_w_m___mem_map.html#a2c5c2a5318ec082d7f7f05ec60cbc8c6">EWM_MemMap</a>
</li>
<li>CmprICmprE
: <a class="el" href="structrpl__routing__ht.html#a37eab2808c9b25f8c570c0da63d7d61b">rpl_routing_ht</a>
</li>
<li>CMR
: <a class="el" href="struct_l_p_t_m_r___mem_map.html#aed876cad34a09b6c41e897664f2a1031">LPTMR_MemMap</a>
</li>
<li>CNDTR
: <a class="el" href="struct_d_m_a___channel___type_def.html#a030a48042e92c798954ec3cebe9eee4a">DMA_Channel_TypeDef</a>
</li>
<li>CNR
: <a class="el" href="struct_l_p_t_m_r___mem_map.html#a2077b5eef950a2fc28defcc74f06a6c0">LPTMR_MemMap</a>
</li>
<li>CnSC
: <a class="el" href="struct_f_t_m___mem_map.html#af69e08c8d2a99f6e1215f653135e5587">FTM_MemMap</a>
</li>
<li>CNT
: <a class="el" href="struct_t_i_m___type_def.html#a29630ca08de477831c4c36783a22b5b5">TIM_TypeDef</a>
, <a class="el" href="struct_f_t_m___mem_map.html#a6fca6863f3eb037bb9f776358c88d2be">FTM_MemMap</a>
, <a class="el" href="struct_p_d_b___mem_map.html#a6fca6863f3eb037bb9f776358c88d2be">PDB_MemMap</a>
</li>
<li>CNTH
: <a class="el" href="struct_r_t_c___type_def.html#a1926a1ef816b22e610fa2449bb371d9f">RTC_TypeDef</a>
</li>
<li>CNTIN
: <a class="el" href="struct_f_t_m___mem_map.html#a64132766be99fa3bab954aa0035ae722">FTM_MemMap</a>
</li>
<li>CNTL
: <a class="el" href="struct_r_t_c___type_def.html#a175be053fc7e65ee78324c8c0239a782">RTC_TypeDef</a>
</li>
<li>CNTR1
: <a class="el" href="struct_t_s_i___mem_map.html#a7f41ae5937e0222d8f0cba47b501315d">TSI_MemMap</a>
</li>
<li>CNTR11
: <a class="el" href="struct_t_s_i___mem_map.html#af66981ca5e598e44602c557dd594d544">TSI_MemMap</a>
</li>
<li>CNTR13
: <a class="el" href="struct_t_s_i___mem_map.html#ad3b6657ad238cf9d9343b835f52e69fc">TSI_MemMap</a>
</li>
<li>CNTR15
: <a class="el" href="struct_t_s_i___mem_map.html#a84a7fa08ff31dd2707e724c6b67af479">TSI_MemMap</a>
</li>
<li>CNTR3
: <a class="el" href="struct_t_s_i___mem_map.html#a6fe5ad078f36dcd32202036222d6a112">TSI_MemMap</a>
</li>
<li>CNTR5
: <a class="el" href="struct_t_s_i___mem_map.html#af5c0dfe45cda05eee92ff6770ef83ef2">TSI_MemMap</a>
</li>
<li>CNTR7
: <a class="el" href="struct_t_s_i___mem_map.html#a895698761b996501f75223e433c61de6">TSI_MemMap</a>
</li>
<li>CNTR9
: <a class="el" href="struct_t_s_i___mem_map.html#abbc6a6cb42affb83bbd55ae556bea5ad">TSI_MemMap</a>
</li>
<li>CNTRLDVR1
: <a class="el" href="struct_e_t_m___mem_map.html#a7c94b77e837c4531abf3cfd02e16cb7e">ETM_MemMap</a>
</li>
<li>CnV
: <a class="el" href="struct_f_t_m___mem_map.html#aba601a937c72cffd0da22ba83b8bafad">FTM_MemMap</a>
</li>
<li>Code
: <a class="el" href="structcoap__header__iht.html#aa72b8de1e63d9d5670bf65c7edbac73d">coap_header_iht</a>
</li>
<li>code
: <a class="el" href="struct_i_c_m_pv6__ht.html#a966576744a473fafb7687f8e5649941f">ICMPv6_ht</a>
, <a class="el" href="struct_i_c_m_pv6___r_a__ht.html#a966576744a473fafb7687f8e5649941f">ICMPv6_RA_ht</a>
</li>
<li>COMBINE
: <a class="el" href="struct_f_t_m___mem_map.html#a63aac97fa722f533a19bb13a2c6c428f">FTM_MemMap</a>
</li>
<li>COMP
: <a class="el" href="struct_d_w_t___mem_map.html#aa1352530035b6609791c19fda0cc2fb6">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#a18b1a605c686fa13779f534350f3f64e">FPB_MemMap</a>
</li>
<li>COMPARATOR
: <a class="el" href="struct_d_w_t___mem_map.html#a49a0d642557022b80ec4c4d5b78d44d3">DWT_MemMap</a>
</li>
<li>COMPARE1
: <a class="el" href="structadc__cfg.html#a3a791111fb8c5b1419d545c27ffd0359">adc_cfg</a>
</li>
<li>COMPARE2
: <a class="el" href="structadc__cfg.html#a4bd071f96e1cd75420dccbe9660b0fed">adc_cfg</a>
</li>
<li>compare_cb
: <a class="el" href="structradiotimer__vars__t.html#a11ce31c66d95e7171030dd323830fdfa">radiotimer_vars_t</a>
, <a class="el" href="structradiotimer__icb__t.html#a11ce31c66d95e7171030dd323830fdfa">radiotimer_icb_t</a>
</li>
<li>compareCb
: <a class="el" href="structradiotimer__vars__t.html#a4c251f6835946b9ce767278d0b805bac">radiotimer_vars_t</a>
</li>
<li>compareVal
: <a class="el" href="structabstimer__vars__t.html#a9d77fb491569e4eabe8b77195e8ab6b1">abstimer_vars_t</a>
</li>
<li>componentID
: <a class="el" href="structcoap__resource__desc__t.html#a4fdca17720603d2904382a8090fcd306">coap_resource_desc_t</a>
</li>
<li>CONF
: <a class="el" href="struct_f_t_m___mem_map.html#a4e5e7db73f5f5cf620fd18197bebf134">FTM_MemMap</a>
</li>
<li>CONFIG1
: <a class="el" href="structadc__cfg.html#a73b16094791a0649f4d19bc58a92e77e">adc_cfg</a>
</li>
<li>CONFIG2
: <a class="el" href="structadc__cfg.html#a56b3ce0cc560ace96d56b8bcff44eb47">adc_cfg</a>
</li>
<li>configured
: <a class="el" href="structsensitive__accel__temperature__vars__t.html#a4b7fa24ce455946d1aa2f0cc32938f3b">sensitive_accel_temperature_vars_t</a>
, <a class="el" href="structgyro__vars__t.html#a4b7fa24ce455946d1aa2f0cc32938f3b">gyro_vars_t</a>
, <a class="el" href="structmagnetometer__vars__t.html#a4b7fa24ce455946d1aa2f0cc32938f3b">magnetometer_vars_t</a>
, <a class="el" href="structlarge__range__accel__vars__t.html#a4b7fa24ce455946d1aa2f0cc32938f3b">large_range_accel_vars_t</a>
</li>
<li>conn_socket
: <a class="el" href="structopensim__client__vars__t.html#ab5c3df1ab201325796ba262d34c7decd">opensim_client_vars_t</a>
</li>
<li>consecutive_late
: <a class="el" href="structabstimer__dbg__t.html#aca0b2c49b9172c709179a2861f1097f6">abstimer_dbg_t</a>
</li>
<li>CONTROL
: <a class="el" href="struct_u_s_b___mem_map.html#a07245e0c99405baca05af69e6890b05b">USB_MemMap</a>
, <a class="el" href="struct_u_s_b_d_c_d___mem_map.html#af43cdd2489674b95150e17414ed8fef5">USBDCD_MemMap</a>
</li>
<li>control_bits
: <a class="el" href="structtcp__ht.html#a687f9d3964e1843b72517a3da1c43700">tcp_ht</a>
</li>
<li>CONTROLS
: <a class="el" href="struct_f_t_m___mem_map.html#a5195ce49d747bca80119f6558a8accde">FTM_MemMap</a>
</li>
<li>CORR_THR
: <a class="el" href="structcc2420___m_d_m_c_t_r_l1__reg__t.html#ae8edacf27e7f3617cdcf2c0dd5755e93">cc2420_MDMCTRL1_reg_t</a>
</li>
<li>count_late
: <a class="el" href="structabstimer__dbg__t.html#a16f57f41fb5d12d5ee70af5e394c3a78">abstimer_dbg_t</a>
</li>
<li>counter_slot_val
: <a class="el" href="structradiotimer__vars__t.html#a23d9b8b9b99a6669dc79fb6f769bac45">radiotimer_vars_t</a>
</li>
<li>CPAR
: <a class="el" href="struct_d_m_a___channel___type_def.html#a4e8c7f9ce3a951a817ce289efb569b0e">DMA_Channel_TypeDef</a>
</li>
<li>CPHA
: <a class="el" href="struct_s_s_p___c_f_g___type.html#aaf6c43320ad2ac7b0bc0dac11374232e">SSP_CFG_Type</a>
</li>
<li>CPICNT
: <a class="el" href="struct_d_w_t___mem_map.html#a971a8dee1cd81bc7baa8f838acff2c08">DWT_MemMap</a>
</li>
<li>CPOL
: <a class="el" href="struct_s_s_p___c_f_g___type.html#a816478ce3c6267bc9f66be53517dec36">SSP_CFG_Type</a>
</li>
<li>CPUID
: <a class="el" href="struct_s_c_b___type_def.html#a77ccafc42ee68b300708fc0792b8d065">SCB_TypeDef</a>
, <a class="el" href="struct_s_c_b___mem_map.html#a1e5baee14946bb64bd1e68e481f6d6b0">SCB_MemMap</a>
</li>
<li>CR
: <a class="el" href="struct_m_c_m___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">MCM_MemMap</a>
, <a class="el" href="struct_o_s_c___mem_map.html#a33c47d54cdd44fb7e84b19e407383748">OSC_MemMap</a>
, <a class="el" href="struct_i2_s___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">I2S_MemMap</a>
, <a class="el" href="struct_d_b_g_m_c_u___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">DBGMCU_TypeDef</a>
, <a class="el" href="struct_w_w_d_g___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">WWDG_TypeDef</a>
, <a class="el" href="struct_f_l_a_s_h___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">FLASH_TypeDef</a>
, <a class="el" href="struct_b_k_p___type_def.html#a9a76e9cb8b4455db2cf2bd3d7fbec111">BKP_TypeDef</a>
, <a class="el" href="struct_c_r_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CRC_TypeDef</a>
, <a class="el" href="struct_d_m_a___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">DMA_MemMap</a>
, <a class="el" href="struct_e_t_m___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">ETM_MemMap</a>
, <a class="el" href="struct_d_a_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">DAC_TypeDef</a>
, <a class="el" href="struct_r_c_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">RCC_TypeDef</a>
, <a class="el" href="struct_p_w_r___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">PWR_TypeDef</a>
, <a class="el" href="struct_r_t_c___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">RTC_MemMap</a>
</li>
<li>CR0
: <a class="el" href="struct_c_m_p___mem_map.html#a2ae7fd9dd23ca10cb47550c1fc727440">CMP_MemMap</a>
</li>
<li>CR1
: <a class="el" href="struct_s_p_i___type_def.html#a1375ab90f9b33772eefc68d40b20242e">SPI_TypeDef</a>
, <a class="el" href="struct_i2_c___type_def.html#a1375ab90f9b33772eefc68d40b20242e">I2C_TypeDef</a>
, <a class="el" href="struct_t_i_m___type_def.html#a1375ab90f9b33772eefc68d40b20242e">TIM_TypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___type_def.html#a1375ab90f9b33772eefc68d40b20242e">USART_TypeDef</a>
, <a class="el" href="struct_c_m_p___mem_map.html#af9a269aaa5da5759c86b43f3cd68e208">CMP_MemMap</a>
, <a class="el" href="struct_a_d_c___type_def.html#a4894f58c5609f35333bd3b7c3e930047">ADC_TypeDef</a>
</li>
<li>CR2
: <a class="el" href="struct_a_d_c___type_def.html#ae190b17dde49db076edd4666f4829474">ADC_TypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">USART_TypeDef</a>
, <a class="el" href="struct_s_p_i___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">SPI_TypeDef</a>
, <a class="el" href="struct_i2_c___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">I2C_TypeDef</a>
, <a class="el" href="struct_t_i_m___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">TIM_TypeDef</a>
</li>
<li>CR3
: <a class="el" href="struct_u_s_a_r_t___type_def.html#ae13d4fa6b92fe888c23d89ce2ecbfd12">USART_TypeDef</a>
</li>
<li>crc
: <a class="el" href="structopensim__repl__radio__get_received_frame__t.html#ab737b9992427f6e30af5b3846d48b66d">opensim_repl_radio_getReceivedFrame_t</a>
</li>
<li>CRC
: <a class="el" href="struct_c_r_c___mem_map.html#ac47eb69b8f92811cf4ab6f12a84e0f4c">CRC_MemMap</a>
</li>
<li>CRC_AUTOFLUSH
: <a class="el" href="structcc1101___p_k_t_c_t_r_l1__reg__t.html#a5f1c7f99c5bdc70364d6a9caaa4d3570">cc1101_PKTCTRL1_reg_t</a>
</li>
<li>CRC_EN
: <a class="el" href="structcc1101___p_k_t_c_t_r_l0__reg__t.html#ae47db823639ec7d21be4b9b5036cb642">cc1101_PKTCTRL0_reg_t</a>
</li>
<li>CRC_OK
: <a class="el" href="structcc1101___l_q_i__reg__t.html#a6b997b831319df09dc0b696bc2078967">cc1101_LQI_reg_t</a>
, <a class="el" href="structcc1101___p_k_s_t_a_t_u_s__reg__t.html#a6b997b831319df09dc0b696bc2078967">cc1101_PKSTATUS_reg_t</a>
</li>
<li>CRCH
: <a class="el" href="struct_c_r_c___mem_map.html#abe52f0b77c3f2b33d98450b347a62476">CRC_MemMap</a>
</li>
<li>CRCHL
: <a class="el" href="struct_c_r_c___mem_map.html#a130c87e38dcae2df8f75b6e0836cd570">CRC_MemMap</a>
</li>
<li>CRCHU
: <a class="el" href="struct_c_r_c___mem_map.html#a6af90ba1f0055330201ff634859f3043">CRC_MemMap</a>
</li>
<li>CRCL
: <a class="el" href="struct_c_r_c___mem_map.html#a808c2bb947a861c08dd1961ba36f9b08">CRC_MemMap</a>
</li>
<li>CRCLL
: <a class="el" href="struct_c_r_c___mem_map.html#a6dab1f7f46da933ce40cb5fe983bd4d2">CRC_MemMap</a>
</li>
<li>CRCLU
: <a class="el" href="struct_c_r_c___mem_map.html#a44a4980b9564f3da40631de84a5f7a8c">CRC_MemMap</a>
</li>
<li>CRCPR
: <a class="el" href="struct_s_p_i___type_def.html#af53f581cb2c6aabbcb6e9eaff5640472">SPI_TypeDef</a>
</li>
<li>CRCR
: <a class="el" href="struct_c_a_n___mem_map.html#a1866e224d538b530855af58e86b173a3">CAN_MemMap</a>
</li>
<li>creator
: <a class="el" href="struct_open_queue_entry__t.html#afc5fe098028e4d27c254aef961d54857">OpenQueueEntry_t</a>
, <a class="el" href="structdebug_open_queue_entry__t.html#afc5fe098028e4d27c254aef961d54857">debugOpenQueueEntry_t</a>
</li>
<li>CRH
: <a class="el" href="struct_r_t_c___type_def.html#a2d2a14aef7976e122bce42ce2bda5548">RTC_TypeDef</a>
, <a class="el" href="struct_g_p_i_o___type_def.html#a4b2f45508a5047826076bde7437f0a20">GPIO_TypeDef</a>
</li>
<li>CRL
: <a class="el" href="struct_r_t_c___type_def.html#afebb237345d6a505a296752e7b5ac37e">RTC_TypeDef</a>
, <a class="el" href="struct_g_p_i_o___type_def.html#a6750f9f02e0691f2990029c548bbc207">GPIO_TypeDef</a>
</li>
<li>CRS
: <a class="el" href="struct_a_x_b_s___mem_map.html#a2f83f6cc52753b4ba1c6d863df065782">AXBS_MemMap</a>
</li>
<li>CS
: <a class="el" href="struct_l_l_w_u___mem_map.html#a814e4186e8fb88534ff8cd25752e5119">LLWU_MemMap</a>
, <a class="el" href="struct_f_b___mem_map.html#a03535c5cd721109b0ef561269be1ccb4">FB_MemMap</a>
, <a class="el" href="structcc1101___p_k_s_t_a_t_u_s__reg__t.html#a814e4186e8fb88534ff8cd25752e5119">cc1101_PKSTATUS_reg_t</a>
, <a class="el" href="struct_c_a_n___mem_map.html#a1260923fd2f511de9a0b9f9130c09cbf">CAN_MemMap</a>
, <a class="el" href="struct_f_b___mem_map.html#a5db495ab5c340faab148cc15e6a324b5">FB_MemMap</a>
</li>
<li>CSAR
: <a class="el" href="struct_f_b___mem_map.html#a74bd1d74dee960cda036cd00a24634ef">FB_MemMap</a>
</li>
<li>CSCR
: <a class="el" href="struct_f_b___mem_map.html#ac85896d6caf6b97a9470db3843dcfe1e">FB_MemMap</a>
</li>
<li>CSMR
: <a class="el" href="struct_f_b___mem_map.html#af748a6b20f3cc37398b9fa128d6268b0">FB_MemMap</a>
</li>
<li>CSPMCR
: <a class="el" href="struct_f_b___mem_map.html#ab4657bbb27146127890aceb81903824d">FB_MemMap</a>
</li>
<li>CSPSR
: <a class="el" href="struct_t_p_i_u___mem_map.html#ab329db697e1059937b96474dc2c5b6b2">TPIU_MemMap</a>
</li>
<li>CSR
: <a class="el" href="struct_p_w_r___type_def.html#ab272680fc1b2c2443fceb531492f8134">PWR_TypeDef</a>
, <a class="el" href="struct_l_p_t_m_r___mem_map.html#a9f762945117456968eec12c384b1b4e1">LPTMR_MemMap</a>
, <a class="el" href="struct_b_k_p___type_def.html#a1ad08040a52cd6f33743c9618299c087">BKP_TypeDef</a>
, <a class="el" href="struct_d_m_a___mem_map.html#af2e725197651b1194d5681acea948611">DMA_MemMap</a>
, <a class="el" href="struct_r_c_c___type_def.html#ab272680fc1b2c2443fceb531492f8134">RCC_TypeDef</a>
, <a class="el" href="struct_sys_tick___mem_map.html#a9f762945117456968eec12c384b1b4e1">SysTick_MemMap</a>
</li>
<li>CTAR
: <a class="el" href="struct_s_p_i___mem_map.html#a0bfc32fbf293ff03a1ae0618c387baeb">SPI_MemMap</a>
</li>
<li>CTAR_SLAVE
: <a class="el" href="struct_s_p_i___mem_map.html#a2cedcbfc9b1bae5f98bd140859c8f2ac">SPI_MemMap</a>
</li>
<li>CTL
: <a class="el" href="struct_e_t_b___mem_map.html#a09db951009a8fe84f9ed5b696ec45c3e">ETB_MemMap</a>
, <a class="el" href="struct_u_s_b___mem_map.html#ad138b7e78dbe9f8cfa0992fbcf3a4fe6">USB_MemMap</a>
</li>
<li>CTRL
: <a class="el" href="struct_c_r_c___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">CRC_MemMap</a>
, <a class="el" href="struct_e_w_m___mem_map.html#a8d39f2f3ea6b8ef4e4684a3507e90609">EWM_MemMap</a>
, <a class="el" href="struct_sys_tick___type_def.html#a03582de5b3528ec532c596f5077e3157">SysTick_TypeDef</a>
, <a class="el" href="struct_d_w_t___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">DWT_MemMap</a>
, <a class="el" href="struct_f_p_b___mem_map.html#a3be6514ca3bd369fd0de9f8f49471179">FPB_MemMap</a>
</li>
<li>CTRL1
: <a class="el" href="struct_c_a_n___mem_map.html#a9ea18efc543f822668333b70bb328214">CAN_MemMap</a>
</li>
<li>CTRL2
: <a class="el" href="struct_c_a_n___mem_map.html#ab151671e1a241bdace14e034b52abcc9">CAN_MemMap</a>
</li>
<li>CTRL_ACCESS8BIT
: <a class="el" href="struct_c_r_c___mem_map.html#abf58c644def69e97d624a2f1fe956717">CRC_MemMap</a>
</li>
<li>CTRLHU
: <a class="el" href="struct_c_r_c___mem_map.html#ac649071fe38ee665cea4995db0a00e8f">CRC_MemMap</a>
</li>
<li>currentScheduleEntry
: <a class="el" href="structschedule__vars__t.html#a79a2bc38fe7d7754896ce53f8ad2a900">schedule_vars_t</a>
</li>
<li>currentSlotPeriod
: <a class="el" href="structradiotimer__vars__t.html#af90cc2db9e8dbe7d9c462003c377f47b">radiotimer_vars_t</a>
</li>
<li>currentTime
: <a class="el" href="structabstimer__vars__t.html#afb576bf2d1a66b35d1ec422bdd6c3f72">abstimer_vars_t</a>
</li>
<li>currentTimeout
: <a class="el" href="structopentimers__vars__t.html#a9d3fd418f416bee724aaee3784fd2810">opentimers_vars_t</a>
</li>
<li>CV1
: <a class="el" href="struct_a_d_c___mem_map.html#a4951f828bd61ae3b9357b256b68cc980">ADC_MemMap</a>
</li>
<li>CV2
: <a class="el" href="struct_a_d_c___mem_map.html#afd9792b1696c6e49b9e5185e1e3fc256">ADC_MemMap</a>
</li>
<li>CVAL
: <a class="el" href="struct_p_i_t___mem_map.html#af56425bca4f0078ab391a3e623073ce1">PIT_MemMap</a>
</li>
<li>CVR
: <a class="el" href="struct_sys_tick___mem_map.html#a9a64e88c06e0550ec009f2510db2bd58">SysTick_MemMap</a>
</li>
<li>CYCCNT
: <a class="el" href="struct_d_w_t___mem_map.html#a8f710ffe4d21374f188aeed62606a982">DWT_MemMap</a>
</li>
<li>cycle_table
: <a class="el" href="structrsvp__label__object__t.html#a45d3b8ed39cec50d49c3470d7089066a">rsvp_label_object_t</a>
</li>
<li>cycles
: <a class="el" href="structrsvp__trans__cycle__table__t.html#a198cd44c1574671f337be4bc58b44456">rsvp_trans_cycle_table_t</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Sep 11 2013 04:38:58 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
