// Seed: 3681150982
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    output wire id_10
    , id_15,
    input tri id_11,
    input wire id_12,
    input tri0 id_13
);
  assign id_8 = id_13;
  assign id_1 = 1'd0;
  assign id_2 = 1 == 1;
  int id_16 (
      .id_0(1),
      .id_1(1),
      .id_2(id_0 - 1'b0),
      .id_3(1),
      .id_4((id_8)),
      .id_5(id_5),
      .id_6(id_11)
  );
  assign id_10 = 1;
  assign id_4  = 1;
  assign id_15 = id_13;
  wire id_17, id_18;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    output supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output uwire id_16
);
  wire id_18;
  module_0(
      id_15, id_16, id_6, id_4, id_8, id_13, id_13, id_10, id_11, id_10, id_11, id_15, id_15, id_12
  );
  assign id_11 = 1;
  assign id_1  = id_10;
  genvar id_19;
  assign id_19[1] = 1;
endmodule
