/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  reg [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[66] ? in_data[47] : in_data[88]);
  assign celloutsig_0_3z = !(celloutsig_0_1z[13] ? in_data[50] : celloutsig_0_1z[11]);
  assign celloutsig_0_34z = !(celloutsig_0_22z ? celloutsig_0_11z : celloutsig_0_14z[4]);
  assign celloutsig_0_35z = !(celloutsig_0_7z ? celloutsig_0_18z : celloutsig_0_27z[4]);
  assign celloutsig_0_36z = !(celloutsig_0_24z ? celloutsig_0_6z[1] : in_data[64]);
  assign celloutsig_0_40z = !(celloutsig_0_38z[7] ? celloutsig_0_7z : celloutsig_0_9z);
  assign celloutsig_0_45z = !(celloutsig_0_24z ? celloutsig_0_40z : celloutsig_0_41z[1]);
  assign celloutsig_1_0z = !(in_data[181] ? in_data[158] : in_data[100]);
  assign celloutsig_1_2z = !(in_data[131] ? celloutsig_1_0z : celloutsig_1_1z[0]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_0_5z = !(celloutsig_0_2z[2] ? celloutsig_0_1z[8] : celloutsig_0_2z[0]);
  assign celloutsig_1_5z = !(in_data[187] ? celloutsig_1_1z[0] : celloutsig_1_4z);
  assign celloutsig_1_8z = !(celloutsig_1_7z[3] ? celloutsig_1_2z : in_data[167]);
  assign celloutsig_1_9z = !(celloutsig_1_6z[12] ? celloutsig_1_2z : celloutsig_1_1z[0]);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_8z : celloutsig_1_6z[4]);
  assign celloutsig_0_7z = !(in_data[59] ? celloutsig_0_1z[1] : celloutsig_0_2z[0]);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? celloutsig_0_4z[3] : celloutsig_0_0z);
  assign celloutsig_0_11z = !(celloutsig_0_4z[5] ? celloutsig_0_2z[0] : celloutsig_0_3z);
  assign celloutsig_0_13z = !(celloutsig_0_3z ? celloutsig_0_11z : celloutsig_0_11z);
  assign celloutsig_0_15z = !(in_data[28] ? celloutsig_0_11z : celloutsig_0_1z[0]);
  assign celloutsig_0_16z = !(celloutsig_0_0z ? celloutsig_0_9z : celloutsig_0_3z);
  assign celloutsig_0_17z = !(celloutsig_0_1z[15] ? celloutsig_0_13z : celloutsig_0_6z[1]);
  assign celloutsig_0_18z = !(celloutsig_0_17z ? celloutsig_0_7z : celloutsig_0_10z[2]);
  assign celloutsig_0_19z = !(in_data[80] ? celloutsig_0_11z : in_data[35]);
  assign celloutsig_0_20z = !(celloutsig_0_6z[1] ? celloutsig_0_15z : celloutsig_0_1z[15]);
  assign celloutsig_0_22z = !(celloutsig_0_11z ? celloutsig_0_15z : celloutsig_0_13z);
  assign celloutsig_0_23z = !(celloutsig_0_7z ? celloutsig_0_13z : celloutsig_0_3z);
  assign celloutsig_0_24z = !(celloutsig_0_19z ? celloutsig_0_3z : celloutsig_0_12z[6]);
  assign celloutsig_0_25z = !(celloutsig_0_24z ? celloutsig_0_2z[1] : celloutsig_0_5z);
  reg [2:0] _29_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 3'h0;
    else _29_ <= celloutsig_0_37z[3:1];
  assign out_data[34:32] = _29_;
  assign celloutsig_0_27z = { celloutsig_0_4z[14:3], celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_25z } - { celloutsig_0_1z[10:3], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_37z = celloutsig_0_1z[4:1] - celloutsig_0_10z[8:5];
  assign celloutsig_0_38z = { celloutsig_0_10z[6:3], celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_36z } - { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_35z, celloutsig_0_34z };
  assign celloutsig_0_39z = { in_data[92:87], celloutsig_0_24z } - celloutsig_0_12z[6:0];
  assign celloutsig_0_41z = celloutsig_0_12z[2:0] - { celloutsig_0_39z[6], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[134:129], celloutsig_1_0z, celloutsig_1_0z } - in_data[164:157];
  assign celloutsig_1_3z = { in_data[104], celloutsig_1_1z } - in_data[124:116];
  assign celloutsig_1_6z = { celloutsig_1_1z[4:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } - { in_data[178:173], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_1z[5:1] - { celloutsig_1_3z[7:4], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z } - { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_10z[13:1] - { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_12z = celloutsig_1_10z[12:3] - { in_data[153:145], celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[91:89] - in_data[2:0];
  assign celloutsig_1_18z = { celloutsig_1_7z[3], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_2z } - { celloutsig_1_11z[8:6], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[65:62], celloutsig_0_3z } - { celloutsig_0_4z[15], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[53:45], celloutsig_0_9z } - { celloutsig_0_1z[8:0], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_10z[9:7], celloutsig_0_11z, celloutsig_0_8z } - { celloutsig_0_10z[9:2], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[80:66], celloutsig_0_0z } - { in_data[95:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[8:4], celloutsig_0_2z, celloutsig_0_5z } - { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:2] - in_data[27:25];
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[13:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign { out_data[140:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z };
endmodule
