|register_array
top_bus[0] => register_12_bit_split:MA_register.input_lo[0]
top_bus[0] => md_input_mux:md_input_mux_0.top_bus_input[0]
top_bus[0] => register_12_bit_split:PC_register.input_lo[0]
top_bus[0] => register_12_bit:AC_register.input[0]
top_bus[1] => register_12_bit_split:MA_register.input_lo[1]
top_bus[1] => md_input_mux:md_input_mux_0.top_bus_input[1]
top_bus[1] => register_12_bit_split:PC_register.input_lo[1]
top_bus[1] => register_12_bit:AC_register.input[1]
top_bus[2] => register_12_bit_split:MA_register.input_lo[2]
top_bus[2] => md_input_mux:md_input_mux_0.top_bus_input[2]
top_bus[2] => register_12_bit_split:PC_register.input_lo[2]
top_bus[2] => register_12_bit:AC_register.input[2]
top_bus[3] => register_12_bit_split:MA_register.input_lo[3]
top_bus[3] => md_input_mux:md_input_mux_0.top_bus_input[3]
top_bus[3] => register_12_bit_split:PC_register.input_lo[3]
top_bus[3] => register_12_bit:AC_register.input[3]
top_bus[4] => register_12_bit_split:MA_register.input_lo[4]
top_bus[4] => md_input_mux:md_input_mux_0.top_bus_input[4]
top_bus[4] => register_12_bit_split:PC_register.input_lo[4]
top_bus[4] => register_12_bit:AC_register.input[4]
top_bus[5] => register_12_bit_split:MA_register.input_hi[0]
top_bus[5] => md_input_mux:md_input_mux_0.top_bus_input[5]
top_bus[5] => register_12_bit_split:PC_register.input_hi[0]
top_bus[5] => register_12_bit:AC_register.input[5]
top_bus[6] => register_12_bit_split:MA_register.input_hi[1]
top_bus[6] => md_input_mux:md_input_mux_0.top_bus_input[6]
top_bus[6] => register_12_bit_split:PC_register.input_hi[1]
top_bus[6] => register_12_bit:AC_register.input[6]
top_bus[7] => register_12_bit_split:MA_register.input_hi[2]
top_bus[7] => md_input_mux:md_input_mux_0.top_bus_input[7]
top_bus[7] => register_12_bit_split:PC_register.input_hi[2]
top_bus[7] => register_12_bit:AC_register.input[7]
top_bus[8] => register_12_bit_split:MA_register.input_hi[3]
top_bus[8] => md_input_mux:md_input_mux_0.top_bus_input[8]
top_bus[8] => register_12_bit_split:PC_register.input_hi[3]
top_bus[8] => register_12_bit:AC_register.input[8]
top_bus[9] => register_12_bit_split:MA_register.input_hi[4]
top_bus[9] => md_input_mux:md_input_mux_0.top_bus_input[9]
top_bus[9] => register_12_bit_split:PC_register.input_hi[4]
top_bus[9] => register_12_bit:AC_register.input[9]
top_bus[10] => register_12_bit_split:MA_register.input_hi[5]
top_bus[10] => md_input_mux:md_input_mux_0.top_bus_input[10]
top_bus[10] => register_12_bit_split:PC_register.input_hi[5]
top_bus[10] => register_12_bit:AC_register.input[10]
top_bus[11] => register_12_bit_split:MA_register.input_hi[6]
top_bus[11] => md_input_mux:md_input_mux_0.top_bus_input[11]
top_bus[11] => register_12_bit_split:PC_register.input_hi[6]
top_bus[11] => register_12_bit:AC_register.input[11]
ALU_link_output => register_1_bit:LINK_register.input
register_output_bus[0] <= register_output_mux:output_mux.output[0]
register_output_bus[1] <= register_output_mux:output_mux.output[1]
register_output_bus[2] <= register_output_mux:output_mux.output[2]
register_output_bus[3] <= register_output_mux:output_mux.output[3]
register_output_bus[4] <= register_output_mux:output_mux.output[4]
register_output_bus[5] <= register_output_mux:output_mux.output[5]
register_output_bus[6] <= register_output_mux:output_mux.output[6]
register_output_bus[7] <= register_output_mux:output_mux.output[7]
register_output_bus[8] <= register_output_mux:output_mux.output[8]
register_output_bus[9] <= register_output_mux:output_mux.output[9]
register_output_bus[10] <= register_output_mux:output_mux.output[10]
register_output_bus[11] <= register_output_mux:output_mux.output[11]
mem_data_bus_in[0] => md_input_mux:md_input_mux_0.mem_data_bus_input[0]
mem_data_bus_in[1] => md_input_mux:md_input_mux_0.mem_data_bus_input[1]
mem_data_bus_in[2] => md_input_mux:md_input_mux_0.mem_data_bus_input[2]
mem_data_bus_in[3] => md_input_mux:md_input_mux_0.mem_data_bus_input[3]
mem_data_bus_in[4] => md_input_mux:md_input_mux_0.mem_data_bus_input[4]
mem_data_bus_in[5] => md_input_mux:md_input_mux_0.mem_data_bus_input[5]
mem_data_bus_in[6] => md_input_mux:md_input_mux_0.mem_data_bus_input[6]
mem_data_bus_in[7] => md_input_mux:md_input_mux_0.mem_data_bus_input[7]
mem_data_bus_in[8] => md_input_mux:md_input_mux_0.mem_data_bus_input[8]
mem_data_bus_in[9] => md_input_mux:md_input_mux_0.mem_data_bus_input[9]
mem_data_bus_in[10] => md_input_mux:md_input_mux_0.mem_data_bus_input[10]
mem_data_bus_in[11] => md_input_mux:md_input_mux_0.mem_data_bus_input[11]
mem_data_bus_out[0] <= register_12_bit:MD_register.output[0]
mem_data_bus_out[1] <= register_12_bit:MD_register.output[1]
mem_data_bus_out[2] <= register_12_bit:MD_register.output[2]
mem_data_bus_out[3] <= register_12_bit:MD_register.output[3]
mem_data_bus_out[4] <= register_12_bit:MD_register.output[4]
mem_data_bus_out[5] <= register_12_bit:MD_register.output[5]
mem_data_bus_out[6] <= register_12_bit:MD_register.output[6]
mem_data_bus_out[7] <= register_12_bit:MD_register.output[7]
mem_data_bus_out[8] <= register_12_bit:MD_register.output[8]
mem_data_bus_out[9] <= register_12_bit:MD_register.output[9]
mem_data_bus_out[10] <= register_12_bit:MD_register.output[10]
mem_data_bus_out[11] <= register_12_bit:MD_register.output[11]
mem_addr_bus_out[0] <= register_12_bit_split:MA_register.output_lo[0]
mem_addr_bus_out[1] <= register_12_bit_split:MA_register.output_lo[1]
mem_addr_bus_out[2] <= register_12_bit_split:MA_register.output_lo[2]
mem_addr_bus_out[3] <= register_12_bit_split:MA_register.output_lo[3]
mem_addr_bus_out[4] <= register_12_bit_split:MA_register.output_lo[4]
mem_addr_bus_out[5] <= register_12_bit_split:MA_register.output_hi[0]
mem_addr_bus_out[6] <= register_12_bit_split:MA_register.output_hi[1]
mem_addr_bus_out[7] <= register_12_bit_split:MA_register.output_hi[2]
mem_addr_bus_out[8] <= register_12_bit_split:MA_register.output_hi[3]
mem_addr_bus_out[9] <= register_12_bit_split:MA_register.output_hi[4]
mem_addr_bus_out[10] <= register_12_bit_split:MA_register.output_hi[5]
mem_addr_bus_out[11] <= register_12_bit_split:MA_register.output_hi[6]
not_reset => register_12_bit_split:MA_register.not_reset
not_reset => register_12_bit:MD_register.not_reset
not_reset => register_12_bit_split:PC_register.not_reset
not_reset => register_12_bit:AC_register.not_reset
not_reset => register_1_bit:LINK_register.not_reset
clk => register_12_bit_split:MA_register.clk
clk => register_12_bit:MD_register.clk
clk => register_12_bit_split:PC_register.clk
clk => register_12_bit:AC_register.clk
clk => register_1_bit:LINK_register.clk
LINK_VALUE <= register_1_bit:LINK_register.output
PC_BUS_SEL => register_output_mux:output_mux.PC_BUS_SEL
PC_LOAD_HI => register_12_bit_split:PC_register.load_hi
PC_LOAD_LO => register_12_bit_split:PC_register.load_lo
PC_CLR_HI => register_12_bit_split:PC_register.clear_hi
PC_CLR_LO => register_12_bit_split:PC_register.clear_lo
MA_LOAD_HI => register_12_bit_split:MA_register.load_hi
MA_LOAD_LO => register_12_bit_split:MA_register.load_lo
MA_BUS_SEL => register_output_mux:output_mux.MA_BUS_SEL
MA_CLR_HI => register_12_bit_split:MA_register.clear_hi
MA_CLR_LO => register_12_bit_split:MA_register.clear_lo
MD_IN_SEL => md_input_mux:md_input_mux_0.MD_IN_SEL
MD_BUS_SEL => register_output_mux:output_mux.MD_BUS_SEL
MD_CLR => register_12_bit:MD_register.clear
MD_LOAD => register_12_bit:MD_register.load
SR_BUS_SEL => register_output_mux:output_mux.SR_BUS_SEL
AC_LOAD => register_12_bit:AC_register.load
LINK_LOAD => register_1_bit:LINK_register.load


|register_array|register_12_bit_split:MA_register
input_hi[0] => j[5].IN0
input_hi[0] => k.IN0
input_hi[1] => j[6].IN0
input_hi[1] => k.IN0
input_hi[2] => j[7].IN0
input_hi[2] => k.IN0
input_hi[3] => j[8].IN0
input_hi[3] => k.IN0
input_hi[4] => j[9].IN0
input_hi[4] => k.IN0
input_hi[5] => j[10].IN0
input_hi[5] => k.IN0
input_hi[6] => j[11].IN0
input_hi[6] => k.IN0
input_lo[0] => j[0].IN0
input_lo[0] => k.IN0
input_lo[1] => j[1].IN0
input_lo[1] => k.IN0
input_lo[2] => j[2].IN0
input_lo[2] => k.IN0
input_lo[3] => j[3].IN0
input_lo[3] => k.IN0
input_lo[4] => j[4].IN0
input_lo[4] => k.IN0
output_hi[0] <= ms_jk_ff:ms_jk_ff_5.q
output_hi[1] <= ms_jk_ff:ms_jk_ff_6.q
output_hi[2] <= ms_jk_ff:ms_jk_ff_7.q
output_hi[3] <= ms_jk_ff:ms_jk_ff_8.q
output_hi[4] <= ms_jk_ff:ms_jk_ff_9.q
output_hi[5] <= ms_jk_ff:ms_jk_ff_10.q
output_hi[6] <= ms_jk_ff:ms_jk_ff_11.q
output_lo[0] <= ms_jk_ff:ms_jk_ff_0.q
output_lo[1] <= ms_jk_ff:ms_jk_ff_1.q
output_lo[2] <= ms_jk_ff:ms_jk_ff_2.q
output_lo[3] <= ms_jk_ff:ms_jk_ff_3.q
output_lo[4] <= ms_jk_ff:ms_jk_ff_4.q
load_hi => j[5].IN1
load_hi => j[6].IN1
load_hi => j[7].IN1
load_hi => j[8].IN1
load_hi => j[9].IN1
load_hi => j[10].IN1
load_hi => j[11].IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_lo => j[0].IN1
load_lo => j[1].IN1
load_lo => j[2].IN1
load_lo => j[3].IN1
load_lo => j[4].IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
clear_hi => k[5].IN1
clear_hi => k[6].IN1
clear_hi => k[7].IN1
clear_hi => k[8].IN1
clear_hi => k[9].IN1
clear_hi => k[10].IN1
clear_hi => k[11].IN1
clear_lo => k[0].IN1
clear_lo => k[1].IN1
clear_lo => k[2].IN1
clear_lo => k[3].IN1
clear_lo => k[4].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|md_input_mux:md_input_mux_0
mem_data_bus_input[0] => output.DATAB
mem_data_bus_input[1] => output.DATAB
mem_data_bus_input[2] => output.DATAB
mem_data_bus_input[3] => output.DATAB
mem_data_bus_input[4] => output.DATAB
mem_data_bus_input[5] => output.DATAB
mem_data_bus_input[6] => output.DATAB
mem_data_bus_input[7] => output.DATAB
mem_data_bus_input[8] => output.DATAB
mem_data_bus_input[9] => output.DATAB
mem_data_bus_input[10] => output.DATAB
mem_data_bus_input[11] => output.DATAB
top_bus_input[0] => output.DATAA
top_bus_input[1] => output.DATAA
top_bus_input[2] => output.DATAA
top_bus_input[3] => output.DATAA
top_bus_input[4] => output.DATAA
top_bus_input[5] => output.DATAA
top_bus_input[6] => output.DATAA
top_bus_input[7] => output.DATAA
top_bus_input[8] => output.DATAA
top_bus_input[9] => output.DATAA
top_bus_input[10] => output.DATAA
top_bus_input[11] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT


|register_array|register_12_bit:MD_register
input[0] => j[0].IN0
input[0] => k.IN0
input[1] => j[1].IN0
input[1] => k.IN0
input[2] => j[2].IN0
input[2] => k.IN0
input[3] => j[3].IN0
input[3] => k.IN0
input[4] => j[4].IN0
input[4] => k.IN0
input[5] => j[5].IN0
input[5] => k.IN0
input[6] => j[6].IN0
input[6] => k.IN0
input[7] => j[7].IN0
input[7] => k.IN0
input[8] => j[8].IN0
input[8] => k.IN0
input[9] => j[9].IN0
input[9] => k.IN0
input[10] => j[10].IN0
input[10] => k.IN0
input[11] => j[11].IN0
input[11] => k.IN0
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q
output[3] <= ms_jk_ff:ms_jk_ff_3.q
output[4] <= ms_jk_ff:ms_jk_ff_4.q
output[5] <= ms_jk_ff:ms_jk_ff_5.q
output[6] <= ms_jk_ff:ms_jk_ff_6.q
output[7] <= ms_jk_ff:ms_jk_ff_7.q
output[8] <= ms_jk_ff:ms_jk_ff_8.q
output[9] <= ms_jk_ff:ms_jk_ff_9.q
output[10] <= ms_jk_ff:ms_jk_ff_10.q
output[11] <= ms_jk_ff:ms_jk_ff_11.q
load => j[0].IN1
load => j[1].IN1
load => j[2].IN1
load => j[3].IN1
load => j[4].IN1
load => j[5].IN1
load => j[6].IN1
load => j[7].IN1
load => j[8].IN1
load => j[9].IN1
load => j[10].IN1
load => j[11].IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
clear => k[0].IN1
clear => k[1].IN1
clear => k[2].IN1
clear => k[3].IN1
clear => k[4].IN1
clear => k[5].IN1
clear => k[6].IN1
clear => k[7].IN1
clear => k[8].IN1
clear => k[9].IN1
clear => k[10].IN1
clear => k[11].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register
input_hi[0] => j[5].IN0
input_hi[0] => k.IN0
input_hi[1] => j[6].IN0
input_hi[1] => k.IN0
input_hi[2] => j[7].IN0
input_hi[2] => k.IN0
input_hi[3] => j[8].IN0
input_hi[3] => k.IN0
input_hi[4] => j[9].IN0
input_hi[4] => k.IN0
input_hi[5] => j[10].IN0
input_hi[5] => k.IN0
input_hi[6] => j[11].IN0
input_hi[6] => k.IN0
input_lo[0] => j[0].IN0
input_lo[0] => k.IN0
input_lo[1] => j[1].IN0
input_lo[1] => k.IN0
input_lo[2] => j[2].IN0
input_lo[2] => k.IN0
input_lo[3] => j[3].IN0
input_lo[3] => k.IN0
input_lo[4] => j[4].IN0
input_lo[4] => k.IN0
output_hi[0] <= ms_jk_ff:ms_jk_ff_5.q
output_hi[1] <= ms_jk_ff:ms_jk_ff_6.q
output_hi[2] <= ms_jk_ff:ms_jk_ff_7.q
output_hi[3] <= ms_jk_ff:ms_jk_ff_8.q
output_hi[4] <= ms_jk_ff:ms_jk_ff_9.q
output_hi[5] <= ms_jk_ff:ms_jk_ff_10.q
output_hi[6] <= ms_jk_ff:ms_jk_ff_11.q
output_lo[0] <= ms_jk_ff:ms_jk_ff_0.q
output_lo[1] <= ms_jk_ff:ms_jk_ff_1.q
output_lo[2] <= ms_jk_ff:ms_jk_ff_2.q
output_lo[3] <= ms_jk_ff:ms_jk_ff_3.q
output_lo[4] <= ms_jk_ff:ms_jk_ff_4.q
load_hi => j[5].IN1
load_hi => j[6].IN1
load_hi => j[7].IN1
load_hi => j[8].IN1
load_hi => j[9].IN1
load_hi => j[10].IN1
load_hi => j[11].IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_lo => j[0].IN1
load_lo => j[1].IN1
load_lo => j[2].IN1
load_lo => j[3].IN1
load_lo => j[4].IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
clear_hi => k[5].IN1
clear_hi => k[6].IN1
clear_hi => k[7].IN1
clear_hi => k[8].IN1
clear_hi => k[9].IN1
clear_hi => k[10].IN1
clear_hi => k[11].IN1
clear_lo => k[0].IN1
clear_lo => k[1].IN1
clear_lo => k[2].IN1
clear_lo => k[3].IN1
clear_lo => k[4].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register
input[0] => j[0].IN0
input[0] => k.IN0
input[1] => j[1].IN0
input[1] => k.IN0
input[2] => j[2].IN0
input[2] => k.IN0
input[3] => j[3].IN0
input[3] => k.IN0
input[4] => j[4].IN0
input[4] => k.IN0
input[5] => j[5].IN0
input[5] => k.IN0
input[6] => j[6].IN0
input[6] => k.IN0
input[7] => j[7].IN0
input[7] => k.IN0
input[8] => j[8].IN0
input[8] => k.IN0
input[9] => j[9].IN0
input[9] => k.IN0
input[10] => j[10].IN0
input[10] => k.IN0
input[11] => j[11].IN0
input[11] => k.IN0
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q
output[3] <= ms_jk_ff:ms_jk_ff_3.q
output[4] <= ms_jk_ff:ms_jk_ff_4.q
output[5] <= ms_jk_ff:ms_jk_ff_5.q
output[6] <= ms_jk_ff:ms_jk_ff_6.q
output[7] <= ms_jk_ff:ms_jk_ff_7.q
output[8] <= ms_jk_ff:ms_jk_ff_8.q
output[9] <= ms_jk_ff:ms_jk_ff_9.q
output[10] <= ms_jk_ff:ms_jk_ff_10.q
output[11] <= ms_jk_ff:ms_jk_ff_11.q
load => j[0].IN1
load => j[1].IN1
load => j[2].IN1
load => j[3].IN1
load => j[4].IN1
load => j[5].IN1
load => j[6].IN1
load => j[7].IN1
load => j[8].IN1
load => j[9].IN1
load => j[10].IN1
load => j[11].IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
clear => k[0].IN1
clear => k[1].IN1
clear => k[2].IN1
clear => k[3].IN1
clear => k[4].IN1
clear => k[5].IN1
clear => k[6].IN1
clear => k[7].IN1
clear => k[8].IN1
clear => k[9].IN1
clear => k[10].IN1
clear => k[11].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register
input => j.IN0
input => k.IN0
output <= ms_jk_ff:ms_jk_ff_0.q
load => j.IN1
load => k.IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|register_array|register_output_mux:output_mux
input_0[0] => output.DATAB
input_0[1] => output.DATAB
input_0[2] => output.DATAB
input_0[3] => output.DATAB
input_0[4] => output.DATAB
input_0[5] => output.DATAB
input_0[6] => output.DATAB
input_0[7] => output.DATAB
input_0[8] => output.DATAB
input_0[9] => output.DATAB
input_0[10] => output.DATAB
input_0[11] => output.DATAB
input_1[0] => output.DATAB
input_1[1] => output.DATAB
input_1[2] => output.DATAB
input_1[3] => output.DATAB
input_1[4] => output.DATAB
input_1[5] => output.DATAB
input_1[6] => output.DATAB
input_1[7] => output.DATAB
input_1[8] => output.DATAB
input_1[9] => output.DATAB
input_1[10] => output.DATAB
input_1[11] => output.DATAB
input_2[0] => output.DATAB
input_2[1] => output.DATAB
input_2[2] => output.DATAB
input_2[3] => output.DATAB
input_2[4] => output.DATAB
input_2[5] => output.DATAB
input_2[6] => output.DATAB
input_2[7] => output.DATAB
input_2[8] => output.DATAB
input_2[9] => output.DATAB
input_2[10] => output.DATAB
input_2[11] => output.DATAB
input_3[0] => output.DATAB
input_3[1] => output.DATAB
input_3[2] => output.DATAB
input_3[3] => output.DATAB
input_3[4] => output.DATAB
input_3[5] => output.DATAB
input_3[6] => output.DATAB
input_3[7] => output.DATAB
input_3[8] => output.DATAB
input_3[9] => output.DATAB
input_3[10] => output.DATAB
input_3[11] => output.DATAB
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT


