EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# ADS1298
#
DEF ADS1298 IC 0 40 Y Y 1 L N
F0 "IC" -200 50 50 H V L BNN
F1 "ADS1298" -200 -100 50 H V L BNN
F2 "HTQFP-64-PAP" 0 0 50 H I L BNN
F3 "8-Channel 24-Bit Analog-To-Digital Converter With Integrated ECG Front End" 0 0 50 H I L BNN "Description"
F4 "None" 0 0 50 H I L BNN "Price"
F5 "Unavailable" 0 0 50 H I L BNN "Availability"
F6 "ADS1298" 0 0 50 H I L BNN "MP"
F7 "Texas Instruments" 0 0 50 H I L BNN "MF"
F8 "None" 0 0 50 H I L BNN "Package"
DRAW
P 2 0 0 10 -1300 -1300 1200 -1300 N
P 2 0 0 10 1200 -1300 1200 1200 N
P 2 0 0 10 1200 1200 -1300 1200 N
P 2 0 0 10 -1300 1200 -1300 -1300 N
C -1200 1100 50 0 0 10 N
X AVDD 19 -600 -1400 100 U 40 40 0 0 I 
X DGND 33 1300 -800 100 L 40 40 0 0 I 
X DIN 34 1300 -700 100 L 40 40 0 0 I 
X DGND@1 49 700 1300 100 D 40 40 0 0 I 
X DGND@2 51 500 1300 100 D 40 40 0 0 I 
X DVDD 48 1300 700 100 L 40 40 0 0 I 
X CLK 37 1300 -400 100 L 40 40 0 0 I 
X SCLK 40 1300 -100 100 L 40 40 0 0 B 
X !PWDN 35 1300 -600 100 L 40 40 0 0 I 
X AVDD@1 21 -400 -1400 100 U 40 40 0 0 I 
X AVDD@2 22 -300 -1400 100 U 40 40 0 0 I 
X VREFP 24 0 -1400 100 U 40 40 0 0 I 
X VREFN 25 -100 -1400 100 U 40 40 0 0 I 
X AIN8N 1 -1400 700 100 R 40 40 0 0 I 
X AIN8P 2 -1400 600 100 R 40 40 0 0 I 
X AIN7N 3 -1400 500 100 R 40 40 0 0 I 
X AIN7P 4 -1400 400 100 R 40 40 0 0 I 
X AIN6N 5 -1400 300 100 R 40 40 0 0 I 
X AIN6P 6 -1400 200 100 R 40 40 0 0 I 
X AIN5N 7 -1400 100 100 R 40 40 0 0 I 
X AIN5P 8 -1400 0 100 R 40 40 0 0 I 
X AIN4N 9 -1400 -100 100 R 40 40 0 0 I 
X AIN4P 10 -1400 -200 100 R 40 40 0 0 I 
X AIN3N 11 -1400 -300 100 R 40 40 0 0 I 
X AIN3P 12 -1400 -400 100 R 40 40 0 0 I 
X AIN2N 13 -1400 -500 100 R 40 40 0 0 I 
X AIN2P 14 -1400 -600 100 R 40 40 0 0 I 
X AIN1N 15 -1400 -700 100 R 40 40 0 0 I 
X AIN1P 16 -1400 -800 100 R 40 40 0 0 I 
X AVSS 20 -500 -1400 100 U 40 40 0 0 I 
X AVSS@1 23 -200 -1400 100 U 40 40 0 0 I 
X AVSS@2 32 700 -1400 100 U 40 40 0 0 I 
X TESTP_PACE_OUT1 17 -800 -1400 100 U 40 40 0 0 B 
X TESTN_PACE_OUT2 18 -700 -1400 100 U 40 40 0 0 B 
X VCAP4 26 100 -1400 100 U 40 40 0 0 P 
X VCAP1 28 300 -1400 100 U 40 40 0 0 P 
X VCAP2 30 500 -1400 100 U 40 40 0 0 P 
X NC 27 200 -1400 100 U 40 40 0 0 N 
X NC@1 29 400 -1400 100 U 40 40 0 0 N 
X RESV1 31 600 -1400 100 U 40 40 0 0 I 
X !RESET 36 1300 -500 100 L 40 40 0 0 I 
X START 38 1300 -300 100 L 40 40 0 0 I 
X !CS 39 1300 -200 100 L 40 40 0 0 I 
X DAISY_IN 41 1300 0 100 L 40 40 0 0 I 
X !DRDY 47 1300 600 100 L 40 40 0 0 I 
X GPIO1 42 1300 100 100 L 40 40 0 0 B 
X DOUT 43 1300 200 100 L 40 40 0 0 B 
X GPIO2 44 1300 300 100 L 40 40 0 0 B 
X GPIO3 45 1300 400 100 L 40 40 0 0 B 
X GPIO4 46 1300 500 100 L 40 40 0 0 B 
X DVDD@1 50 600 1300 100 D 40 40 0 0 I 
X AVSS1 53 300 1300 100 D 40 40 0 0 I 
X AVDD1 54 200 1300 100 D 40 40 0 0 I 
X CLKSEL 52 400 1300 100 D 40 40 0 0 I 
X VCAP3 55 100 1300 100 D 40 40 0 0 P 
X AVDD@5 56 0 1300 100 D 40 40 0 0 I 
X AVSS@4 57 -100 1300 100 D 40 40 0 0 I 
X AVSS@5 58 -200 1300 100 D 40 40 0 0 I 
X AVDD@6 59 -300 1300 100 D 40 40 0 0 I 
X RLDREF 60 -400 1300 100 D 40 40 0 0 I 
X RLDINV 61 -500 1300 100 D 40 40 0 0 B 
X RLDIN 62 -600 1300 100 D 40 40 0 0 I 
X RLDOUT 63 -700 1300 100 D 40 40 0 0 O 
X WCT 64 -800 1300 100 D 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library