INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:42:07 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.681ns  (required time - arrival time)
  Source:                 Buffer_23/oehb1/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/storeQ/addrQ_12_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 2.044ns (27.751%)  route 5.321ns (72.249%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 5.451 - 4.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5813, unset)         1.571     1.571    Buffer_23/oehb1/clk
    SLICE_X24Y217        FDCE                                         r  Buffer_23/oehb1/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y217        FDCE (Prop_fdce_C_Q)         0.269     1.840 r  Buffer_23/oehb1/data_reg_reg[7]/Q
                         net (fo=7, routed)           0.469     2.309    add_56/data_reg_reg[31][7]
    SLICE_X27Y216        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.288     2.597 r  add_56/end_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.597    add_56/end_out[8]_INST_0_i_1_n_0
    SLICE_X27Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.655 r  add_56/end_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.655    add_56/end_out[12]_INST_0_i_1_n_0
    SLICE_X27Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.713 r  add_56/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.713    add_56/end_out[16]_INST_0_i_1_n_0
    SLICE_X27Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.771 r  add_56/end_out[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.771    add_56/end_out[20]_INST_0_i_1_n_0
    SLICE_X27Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.991 f  add_56/end_out[24]_INST_0_i_1/O[1]
                         net (fo=6, routed)           0.594     3.585    add_56/add_56_dataOutArray_0[22]
    SLICE_X28Y218        LUT2 (Prop_lut2_I0_O)        0.152     3.737 r  add_56/dataOutArray[0]__0_i_9/O
                         net (fo=1, routed)           0.000     3.737    icmp_57/dataOutArray[0]__0_i_2_0[1]
    SLICE_X28Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.061 r  icmp_57/dataOutArray[0]__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.061    icmp_57/dataOutArray[0]__0_i_3_n_0
    SLICE_X28Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     4.155 f  icmp_57/dataOutArray[0]__0_i_2/CO[1]
                         net (fo=11, routed)          0.256     4.411    Buffer_43/fifo/dataOutArray[0][0]
    SLICE_X30Y219        LUT6 (Prop_lut6_I3_O)        0.152     4.563 f  Buffer_43/fifo/full_reg_i_4__4/O
                         net (fo=1, routed)           0.498     5.061    forkC_44/generateBlocks[1].regblock/full_reg_reg
    SLICE_X39Y215        LUT5 (Prop_lut5_I4_O)        0.053     5.114 f  forkC_44/generateBlocks[1].regblock/full_reg_i_2__19/O
                         net (fo=4, routed)           0.239     5.352    Buffer_26/fifo/branchC_7_pValidArray_0
    SLICE_X41Y215        LUT6 (Prop_lut6_I0_O)        0.053     5.405 f  Buffer_26/fifo/full_reg_i_2__18/O
                         net (fo=2, routed)           0.137     5.542    Buffer_42/fifo/phiC_7_validArray_0
    SLICE_X41Y215        LUT5 (Prop_lut5_I4_O)        0.053     5.595 f  Buffer_42/fifo/full_reg_i_2__17/O
                         net (fo=3, routed)           0.562     6.158    Buffer_37/oehb1/phiC_8_validArray_0
    SLICE_X48Y211        LUT6 (Prop_lut6_I4_O)        0.053     6.211 f  Buffer_37/oehb1/tail[3]_i_3/O
                         net (fo=7, routed)           0.146     6.356    c_LSQ_data/loadQ/io_bbpValids_1
    SLICE_X48Y211        LUT4 (Prop_lut4_I0_O)        0.053     6.409 f  c_LSQ_data/loadQ/tail[3]_i_1__0/O
                         net (fo=138, routed)         0.959     7.368    c_LSQ_data/storeQ/storeQ_io_bbStart
    SLICE_X64Y210        LUT6 (Prop_lut6_I4_O)        0.053     7.421 f  c_LSQ_data/storeQ/offsetQ_12[3]_i_1__0/O
                         net (fo=11, routed)          0.717     8.138    c_LSQ_data/storeQ/initBits_12
    SLICE_X78Y211        LUT2 (Prop_lut2_I1_O)        0.053     8.191 r  c_LSQ_data/storeQ/addrQ_12[31]_i_1__0/O
                         net (fo=32, routed)          0.745     8.936    c_LSQ_data/storeQ/addrQ_12
    SLICE_X78Y214        FDRE                                         r  c_LSQ_data/storeQ/addrQ_12_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5813, unset)         1.451     5.451    c_LSQ_data/storeQ/clk
    SLICE_X78Y214        FDRE                                         r  c_LSQ_data/storeQ/addrQ_12_reg[17]/C
                         clock pessimism              0.059     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X78Y214        FDRE (Setup_fdre_C_CE)      -0.219     5.256    c_LSQ_data/storeQ/addrQ_12_reg[17]
  -------------------------------------------------------------------
                         required time                          5.256    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 -3.681    




