
ADAS_BlackPill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b740  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  0800b8e0  0800b8e0  0000c8e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c450  0800c450  0000e308  2**0
                  CONTENTS
  4 .ARM          00000008  0800c450  0800c450  0000d450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c458  0800c458  0000e308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c458  0800c458  0000d458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c45c  0800c45c  0000d45c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  0800c460  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b84  20000308  0800c768  0000e308  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20005e8c  0800c768  0000ee8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e308  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fe1c  00000000  00000000  0000e338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044cb  00000000  00000000  0002e154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d50  00000000  00000000  00032620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016ec  00000000  00000000  00034370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a026  00000000  00000000  00035a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020ed3  00000000  00000000  0004fa82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ea0c  00000000  00000000  00070955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f361  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e8c  00000000  00000000  0010f3a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00117230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000308 	.word	0x20000308
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b8c8 	.word	0x0800b8c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000030c 	.word	0x2000030c
 80001dc:	0800b8c8 	.word	0x0800b8c8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <configureTimerForRunTimeStats>:
void vApplicationIdleHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0

}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr

080004de <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 80004de:	b480      	push	{r7}
 80004e0:	af00      	add	r7, sp, #0
return 0;
 80004e2:	2300      	movs	r3, #0
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr

080004ee <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 80004ee:	b480      	push	{r7}
 80004f0:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80004f2:	bf00      	nop
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr

080004fc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000500:	f002 fcf6 	bl	8002ef0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000504:	f000 f8b0 	bl	8000668 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000508:	f000 fa38 	bl	800097c <MX_GPIO_Init>
	MX_DMA_Init();
 800050c:	f000 fa16 	bl	800093c <MX_DMA_Init>
	MX_SPI1_Init();
 8000510:	f000 f940 	bl	8000794 <MX_SPI1_Init>
	MX_TIM3_Init();
 8000514:	f000 f974 	bl	8000800 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8000518:	f000 f9e6 	bl	80008e8 <MX_USART1_UART_Init>
	MX_TIM10_Init();
 800051c:	f000 f9c0 	bl	80008a0 <MX_TIM10_Init>
	MX_I2C1_Init();
 8000520:	f000 f90a 	bl	8000738 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	/* Initialize DMA with UART to Generate Interrupt When Receiving all 360 Angle Distances */
	HAL_UART_Receive_DMA(&huart1, Distances_Buffer_str, (uint16_t)(TOTAL_ANGLES*5));
 8000524:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8000528:	492e      	ldr	r1, [pc, #184]	@ (80005e4 <main+0xe8>)
 800052a:	482f      	ldr	r0, [pc, #188]	@ (80005e8 <main+0xec>)
 800052c:	f006 f911 	bl	8006752 <HAL_UART_Receive_DMA>
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000530:	f007 fa60 	bl	80079f4 <osKernelInitialize>
	/* Create the mutex(es) */
	/* creation of NRF_Mutex */
	NRF_MutexHandle = osMutexNew(&NRF_Mutex_attributes);
 8000534:	482d      	ldr	r0, [pc, #180]	@ (80005ec <main+0xf0>)
 8000536:	f007 fc68 	bl	8007e0a <osMutexNew>
 800053a:	4603      	mov	r3, r0
 800053c:	4a2c      	ldr	r2, [pc, #176]	@ (80005f0 <main+0xf4>)
 800053e:	6013      	str	r3, [r2, #0]
	/* Create the thread(s) */
	/* creation of defaultTask */
	//defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

	/* creation of Startup_Task */
	Startup_TaskHandle = osThreadNew(Init_Task, NULL, &Startup_Task_attributes);
 8000540:	4a2c      	ldr	r2, [pc, #176]	@ (80005f4 <main+0xf8>)
 8000542:	2100      	movs	r1, #0
 8000544:	482c      	ldr	r0, [pc, #176]	@ (80005f8 <main+0xfc>)
 8000546:	f007 fa9f 	bl	8007a88 <osThreadNew>
 800054a:	4603      	mov	r3, r0
 800054c:	4a2b      	ldr	r2, [pc, #172]	@ (80005fc <main+0x100>)
 800054e:	6013      	str	r3, [r2, #0]

	/* creation of Calc_Dis */
	Calc_DisHandle = osThreadNew(Distance_Calc, NULL, &Calc_Dis_attributes);
 8000550:	4a2b      	ldr	r2, [pc, #172]	@ (8000600 <main+0x104>)
 8000552:	2100      	movs	r1, #0
 8000554:	482b      	ldr	r0, [pc, #172]	@ (8000604 <main+0x108>)
 8000556:	f007 fa97 	bl	8007a88 <osThreadNew>
 800055a:	4603      	mov	r3, r0
 800055c:	4a2a      	ldr	r2, [pc, #168]	@ (8000608 <main+0x10c>)
 800055e:	6013      	str	r3, [r2, #0]

	/* creation of Local_Task */
	Local_TaskHandle = osThreadNew(Localization, NULL, &Local_Task_attributes);
 8000560:	4a2a      	ldr	r2, [pc, #168]	@ (800060c <main+0x110>)
 8000562:	2100      	movs	r1, #0
 8000564:	482a      	ldr	r0, [pc, #168]	@ (8000610 <main+0x114>)
 8000566:	f007 fa8f 	bl	8007a88 <osThreadNew>
 800056a:	4603      	mov	r3, r0
 800056c:	4a29      	ldr	r2, [pc, #164]	@ (8000614 <main+0x118>)
 800056e:	6013      	str	r3, [r2, #0]

	/* creation of Check_Algo */
	Check_AlgoHandle = osThreadNew(Check_Algorithm, NULL, &Check_Algo_attributes);
 8000570:	4a29      	ldr	r2, [pc, #164]	@ (8000618 <main+0x11c>)
 8000572:	2100      	movs	r1, #0
 8000574:	4829      	ldr	r0, [pc, #164]	@ (800061c <main+0x120>)
 8000576:	f007 fa87 	bl	8007a88 <osThreadNew>
 800057a:	4603      	mov	r3, r0
 800057c:	4a28      	ldr	r2, [pc, #160]	@ (8000620 <main+0x124>)
 800057e:	6013      	str	r3, [r2, #0]

	/* creation of BSW_Algo */
	BSW_AlgoHandle = osThreadNew(BSW_Algorithm, NULL, &BSW_Algo_attributes);
 8000580:	4a28      	ldr	r2, [pc, #160]	@ (8000624 <main+0x128>)
 8000582:	2100      	movs	r1, #0
 8000584:	4828      	ldr	r0, [pc, #160]	@ (8000628 <main+0x12c>)
 8000586:	f007 fa7f 	bl	8007a88 <osThreadNew>
 800058a:	4603      	mov	r3, r0
 800058c:	4a27      	ldr	r2, [pc, #156]	@ (800062c <main+0x130>)
 800058e:	6013      	str	r3, [r2, #0]

	/* creation of DPW_Algo */
	DPW_AlgoHandle = osThreadNew(DPW_Algorithm, NULL, &DPW_Algo_attributes);
 8000590:	4a27      	ldr	r2, [pc, #156]	@ (8000630 <main+0x134>)
 8000592:	2100      	movs	r1, #0
 8000594:	4827      	ldr	r0, [pc, #156]	@ (8000634 <main+0x138>)
 8000596:	f007 fa77 	bl	8007a88 <osThreadNew>
 800059a:	4603      	mov	r3, r0
 800059c:	4a26      	ldr	r2, [pc, #152]	@ (8000638 <main+0x13c>)
 800059e:	6013      	str	r3, [r2, #0]

	/* creation of Receiving */
	ReceivingHandle = osThreadNew(Wireless_Receiving, NULL, &Receiving_attributes);
 80005a0:	4a26      	ldr	r2, [pc, #152]	@ (800063c <main+0x140>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	4826      	ldr	r0, [pc, #152]	@ (8000640 <main+0x144>)
 80005a6:	f007 fa6f 	bl	8007a88 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a25      	ldr	r2, [pc, #148]	@ (8000644 <main+0x148>)
 80005ae:	6013      	str	r3, [r2, #0]

	/* creation of FCW_Algo */
	FCW_AlgoHandle = osThreadNew(FCW_Algorithm, NULL, &FCW_Algo_attributes);
 80005b0:	4a25      	ldr	r2, [pc, #148]	@ (8000648 <main+0x14c>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	4825      	ldr	r0, [pc, #148]	@ (800064c <main+0x150>)
 80005b6:	f007 fa67 	bl	8007a88 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a24      	ldr	r2, [pc, #144]	@ (8000650 <main+0x154>)
 80005be:	6013      	str	r3, [r2, #0]

	/* creation of EEBL_Algo */
	EEBL_AlgoHandle = osThreadNew(EEBL_Algorithm, NULL, &EEBL_Algo_attributes);
 80005c0:	4a24      	ldr	r2, [pc, #144]	@ (8000654 <main+0x158>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	4824      	ldr	r0, [pc, #144]	@ (8000658 <main+0x15c>)
 80005c6:	f007 fa5f 	bl	8007a88 <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a23      	ldr	r2, [pc, #140]	@ (800065c <main+0x160>)
 80005ce:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* creation of EventGroup */
	EventGroupHandle = osEventFlagsNew(&EventGroup_attributes);
 80005d0:	4823      	ldr	r0, [pc, #140]	@ (8000660 <main+0x164>)
 80005d2:	f007 fb33 	bl	8007c3c <osEventFlagsNew>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a22      	ldr	r2, [pc, #136]	@ (8000664 <main+0x168>)
 80005da:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80005dc:	f007 fa2e 	bl	8007a3c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80005e0:	bf00      	nop
 80005e2:	e7fd      	b.n	80005e0 <main+0xe4>
 80005e4:	20000534 	.word	0x20000534
 80005e8:	20000460 	.word	0x20000460
 80005ec:	0800c2fc 	.word	0x0800c2fc
 80005f0:	2000052c 	.word	0x2000052c
 80005f4:	0800c1b8 	.word	0x0800c1b8
 80005f8:	08000d71 	.word	0x08000d71
 80005fc:	20000508 	.word	0x20000508
 8000600:	0800c1dc 	.word	0x0800c1dc
 8000604:	08000e11 	.word	0x08000e11
 8000608:	2000050c 	.word	0x2000050c
 800060c:	0800c200 	.word	0x0800c200
 8000610:	08000e85 	.word	0x08000e85
 8000614:	20000510 	.word	0x20000510
 8000618:	0800c224 	.word	0x0800c224
 800061c:	08000f35 	.word	0x08000f35
 8000620:	20000514 	.word	0x20000514
 8000624:	0800c248 	.word	0x0800c248
 8000628:	08000fb1 	.word	0x08000fb1
 800062c:	20000518 	.word	0x20000518
 8000630:	0800c26c 	.word	0x0800c26c
 8000634:	080010b9 	.word	0x080010b9
 8000638:	2000051c 	.word	0x2000051c
 800063c:	0800c290 	.word	0x0800c290
 8000640:	080011f5 	.word	0x080011f5
 8000644:	20000520 	.word	0x20000520
 8000648:	0800c2b4 	.word	0x0800c2b4
 800064c:	080013f5 	.word	0x080013f5
 8000650:	20000524 	.word	0x20000524
 8000654:	0800c2d8 	.word	0x0800c2d8
 8000658:	0800141d 	.word	0x0800141d
 800065c:	20000528 	.word	0x20000528
 8000660:	0800c30c 	.word	0x0800c30c
 8000664:	20000530 	.word	0x20000530

08000668 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b094      	sub	sp, #80	@ 0x50
 800066c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2230      	movs	r2, #48	@ 0x30
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f00b f8e6 	bl	800b848 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800068c:	2300      	movs	r3, #0
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <SystemClock_Config+0xc8>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000694:	4a26      	ldr	r2, [pc, #152]	@ (8000730 <SystemClock_Config+0xc8>)
 8000696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800069a:	6413      	str	r3, [r2, #64]	@ 0x40
 800069c:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <SystemClock_Config+0xc8>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b21      	ldr	r3, [pc, #132]	@ (8000734 <SystemClock_Config+0xcc>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a20      	ldr	r2, [pc, #128]	@ (8000734 <SystemClock_Config+0xcc>)
 80006b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <SystemClock_Config+0xcc>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c4:	2301      	movs	r3, #1
 80006c6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006cc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ce:	2302      	movs	r3, #2
 80006d0:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 80006d8:	2319      	movs	r3, #25
 80006da:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 80006dc:	2390      	movs	r3, #144	@ 0x90
 80006de:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80006e4:	2304      	movs	r3, #4
 80006e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 0320 	add.w	r3, r7, #32
 80006ec:	4618      	mov	r0, r3
 80006ee:	f004 f8cb 	bl	8004888 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x94>
	{
		Error_Handler();
 80006f8:	f000 fedc 	bl	80014b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000700:	2302      	movs	r3, #2
 8000702:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	2102      	movs	r1, #2
 8000718:	4618      	mov	r0, r3
 800071a:	f004 fb2d 	bl	8004d78 <HAL_RCC_ClockConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 8000724:	f000 fec6 	bl	80014b4 <Error_Handler>
	}
}
 8000728:	bf00      	nop
 800072a:	3750      	adds	r7, #80	@ 0x50
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <MX_I2C1_Init+0x50>)
 800073e:	4a13      	ldr	r2, [pc, #76]	@ (800078c <MX_I2C1_Init+0x54>)
 8000740:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000744:	4a12      	ldr	r2, [pc, #72]	@ (8000790 <MX_I2C1_Init+0x58>)
 8000746:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <MX_I2C1_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000754:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000756:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800075a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800075c:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <MX_I2C1_Init+0x50>)
 800075e:	2200      	movs	r2, #0
 8000760:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000762:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000768:	4b07      	ldr	r3, [pc, #28]	@ (8000788 <MX_I2C1_Init+0x50>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800076e:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000770:	2200      	movs	r2, #0
 8000772:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000774:	4804      	ldr	r0, [pc, #16]	@ (8000788 <MX_I2C1_Init+0x50>)
 8000776:	f003 fabb 	bl	8003cf0 <HAL_I2C_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8000780:	f000 fe98 	bl	80014b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000324 	.word	0x20000324
 800078c:	40005400 	.word	0x40005400
 8000790:	00061a80 	.word	0x00061a80

08000794 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_SPI1_Init+0x64>)
 800079a:	4a18      	ldr	r2, [pc, #96]	@ (80007fc <MX_SPI1_Init+0x68>)
 800079c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800079e:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007a4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ac:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007b2:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80007be:	4b0e      	ldr	r3, [pc, #56]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007c4:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007c8:	2220      	movs	r2, #32
 80007ca:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007cc:	4b0a      	ldr	r3, [pc, #40]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d2:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d8:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007e0:	220a      	movs	r2, #10
 80007e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007e4:	4804      	ldr	r0, [pc, #16]	@ (80007f8 <MX_SPI1_Init+0x64>)
 80007e6:	f004 fcd9 	bl	800519c <HAL_SPI_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 80007f0:	f000 fe60 	bl	80014b4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000378 	.word	0x20000378
 80007fc:	40013000 	.word	0x40013000

08000800 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000806:	f107 030c 	add.w	r3, r7, #12
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800081e:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000820:	4a1e      	ldr	r2, [pc, #120]	@ (800089c <MX_TIM3_Init+0x9c>)
 8000822:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8000824:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000826:	2200      	movs	r2, #0
 8000828:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082a:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <MX_TIM3_Init+0x98>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8000830:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000832:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000836:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000838:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <MX_TIM3_Init+0x98>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083e:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000844:	4814      	ldr	r0, [pc, #80]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000846:	f005 fa7f 	bl	8005d48 <HAL_TIM_Base_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM3_Init+0x54>
	{
		Error_Handler();
 8000850:	f000 fe30 	bl	80014b4 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	4619      	mov	r1, r3
 8000862:	480d      	ldr	r0, [pc, #52]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000864:	f005 fc12 	bl	800608c <HAL_TIM_SlaveConfigSynchro>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM3_Init+0x72>
	{
		Error_Handler();
 800086e:	f000 fe21 	bl	80014b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <MX_TIM3_Init+0x98>)
 8000880:	f005 fe0a 	bl	8006498 <HAL_TIMEx_MasterConfigSynchronization>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM3_Init+0x8e>
	{
		Error_Handler();
 800088a:	f000 fe13 	bl	80014b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	3720      	adds	r7, #32
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200003d0 	.word	0x200003d0
 800089c:	40000400 	.word	0x40000400

080008a0 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	/* USER CODE END TIM10_Init 0 */

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 80008a4:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008a6:	4a0f      	ldr	r2, [pc, #60]	@ (80008e4 <MX_TIM10_Init+0x44>)
 80008a8:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 144;
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008ac:	2290      	movs	r2, #144	@ 0x90
 80008ae:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b0:	4b0b      	ldr	r3, [pc, #44]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 50000;
 80008b6:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008b8:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80008bc:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008be:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80008ca:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <MX_TIM10_Init+0x40>)
 80008cc:	f005 fa3c 	bl	8005d48 <HAL_TIM_Base_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM10_Init+0x3a>
	{
		Error_Handler();
 80008d6:	f000 fded 	bl	80014b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000418 	.word	0x20000418
 80008e4:	40014400 	.word	0x40014400

080008e8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 80008ee:	4a12      	ldr	r2, [pc, #72]	@ (8000938 <MX_USART1_UART_Init+0x50>)
 80008f0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80008f2:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 80008f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 800090e:	220c      	movs	r2, #12
 8000910:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_USART1_UART_Init+0x4c>)
 8000920:	f005 fe3c 	bl	800659c <HAL_UART_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 800092a:	f000 fdc3 	bl	80014b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000460 	.word	0x20000460
 8000938:	40011000 	.word	0x40011000

0800093c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_DMA_Init+0x3c>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	4a0b      	ldr	r2, [pc, #44]	@ (8000978 <MX_DMA_Init+0x3c>)
 800094c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000950:	6313      	str	r3, [r2, #48]	@ 0x30
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_DMA_Init+0x3c>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	2105      	movs	r1, #5
 8000962:	203a      	movs	r0, #58	@ 0x3a
 8000964:	f002 fbe2 	bl	800312c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000968:	203a      	movs	r0, #58	@ 0x3a
 800096a:	f002 fbfb 	bl	8003164 <HAL_NVIC_EnableIRQ>

}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40023800 	.word	0x40023800

0800097c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b088      	sub	sp, #32
 8000980:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	4b2a      	ldr	r3, [pc, #168]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a29      	ldr	r2, [pc, #164]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 800099c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b23      	ldr	r3, [pc, #140]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	4a22      	ldr	r2, [pc, #136]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009be:	4b20      	ldr	r3, [pc, #128]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	603b      	str	r3, [r7, #0]
 80009ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009da:	4b19      	ldr	r3, [pc, #100]	@ (8000a40 <MX_GPIO_Init+0xc4>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, NRF_CSN_PIN_Pin|NRF_CE_PIN_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2118      	movs	r1, #24
 80009ea:	4816      	ldr	r0, [pc, #88]	@ (8000a44 <MX_GPIO_Init+0xc8>)
 80009ec:	f003 f94e 	bl	8003c8c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009f0:	2304      	movs	r3, #4
 80009f2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f107 030c 	add.w	r3, r7, #12
 8000a02:	4619      	mov	r1, r3
 8000a04:	480f      	ldr	r0, [pc, #60]	@ (8000a44 <MX_GPIO_Init+0xc8>)
 8000a06:	f002 ffbd 	bl	8003984 <HAL_GPIO_Init>

	/*Configure GPIO pins : NRF_CSN_PIN_Pin NRF_CE_PIN_Pin */
	GPIO_InitStruct.Pin = NRF_CSN_PIN_Pin|NRF_CE_PIN_Pin;
 8000a0a:	2318      	movs	r3, #24
 8000a0c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4808      	ldr	r0, [pc, #32]	@ (8000a44 <MX_GPIO_Init+0xc8>)
 8000a22:	f002 ffaf 	bl	8003984 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2105      	movs	r1, #5
 8000a2a:	2008      	movs	r0, #8
 8000a2c:	f002 fb7e 	bl	800312c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000a30:	2008      	movs	r0, #8
 8000a32:	f002 fb97 	bl	8003164 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000a36:	bf00      	nop
 8000a38:	3720      	adds	r7, #32
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40020000 	.word	0x40020000

08000a48 <HAL_GPIO_EXTI_Callback>:
 * @brief 	:	EXTI Generated By NRF Module
 *
 * @param 	:	GPIO_Pin
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
	{

	}
}
 8000a52:	bf00      	nop
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <HAL_UART_RxCpltCallback>:
 * @brief 	:	UART Receive Interrupt with DMA
 *
 * @param huart
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	/* Set Event Flag ( Bit 0 ) as Indication For Start Distance Calculation */
	osEventFlagsSet( EventGroupHandle , DistanceCalcOnDMA ) ;
 8000a68:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <HAL_UART_RxCpltCallback+0x1c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f007 f924 	bl	8007cbc <osEventFlagsSet>
}
 8000a74:	bf00      	nop
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000530 	.word	0x20000530

08000a80 <_CalcAvgDistance>:
 * 				225(BACK_RIGHT),270(RIGHT),315(FRONT RIGHT)
 * @param	: Data_Arr --> Total Array Received From Rasberrypi of 360 Elements
 * @return	: An Array of 8 Elements Each element is an Average Distance @ a Pre-defined Angles
 */
uint16_t * _CalcAvgDistance( uint16_t * Data_Arr )
{
 8000a80:	b480      	push	{r7}
 8000a82:	b089      	sub	sp, #36	@ 0x24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	uint16_t Local_CounterI = 0 ;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	83fb      	strh	r3, [r7, #30]
	int16_t Local_CounterII = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	83bb      	strh	r3, [r7, #28]
	uint8_t Local_Zeros	= 0 ;
 8000a90:	2300      	movs	r3, #0
 8000a92:	76fb      	strb	r3, [r7, #27]
	static uint16_t Local_AvgDistance[8] = {0};

	for (Local_CounterI = 0; Local_CounterI < 8; Local_CounterI++) {
 8000a94:	2300      	movs	r3, #0
 8000a96:	83fb      	strh	r3, [r7, #30]
 8000a98:	e05b      	b.n	8000b52 <_CalcAvgDistance+0xd2>
		uint32_t Local_TempI = 0; // Reset Local_TempI for each angle
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
		int16_t LowerLimit  = (Local_CounterI * 45) - 3;
 8000a9e:	8bfb      	ldrh	r3, [r7, #30]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	0052      	lsls	r2, r2, #1
 8000aa4:	4413      	add	r3, r2
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	0112      	lsls	r2, r2, #4
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	3b03      	subs	r3, #3
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	827b      	strh	r3, [r7, #18]
		uint16_t UpperLimit = (Local_CounterI * 45) + 3;
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	0052      	lsls	r2, r2, #1
 8000aba:	4413      	add	r3, r2
 8000abc:	461a      	mov	r2, r3
 8000abe:	0112      	lsls	r2, r2, #4
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	3303      	adds	r3, #3
 8000ac6:	823b      	strh	r3, [r7, #16]

		for (Local_CounterII = LowerLimit; Local_CounterII <= UpperLimit; Local_CounterII++) {
 8000ac8:	8a7b      	ldrh	r3, [r7, #18]
 8000aca:	83bb      	strh	r3, [r7, #28]
 8000acc:	e02b      	b.n	8000b26 <_CalcAvgDistance+0xa6>
			// Make sure the index is within bounds (0-359)
			uint16_t Index = (Local_CounterII + TOTAL_ANGLES) % TOTAL_ANGLES;
 8000ace:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000ad2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000ad6:	4a24      	ldr	r2, [pc, #144]	@ (8000b68 <_CalcAvgDistance+0xe8>)
 8000ad8:	fb82 1203 	smull	r1, r2, r2, r3
 8000adc:	441a      	add	r2, r3
 8000ade:	1211      	asrs	r1, r2, #8
 8000ae0:	17da      	asrs	r2, r3, #31
 8000ae2:	1a8a      	subs	r2, r1, r2
 8000ae4:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000ae8:	fb01 f202 	mul.w	r2, r1, r2
 8000aec:	1a9a      	subs	r2, r3, r2
 8000aee:	4613      	mov	r3, r2
 8000af0:	81fb      	strh	r3, [r7, #14]

			if( 0==Data_Arr[Index] )
 8000af2:	89fb      	ldrh	r3, [r7, #14]
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d103      	bne.n	8000b08 <_CalcAvgDistance+0x88>
			{
				Local_Zeros++;
 8000b00:	7efb      	ldrb	r3, [r7, #27]
 8000b02:	3301      	adds	r3, #1
 8000b04:	76fb      	strb	r3, [r7, #27]
 8000b06:	e008      	b.n	8000b1a <_CalcAvgDistance+0x9a>
			}
			else
			{
				Local_TempI += Data_Arr[Index];
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	461a      	mov	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	4413      	add	r3, r2
 8000b18:	617b      	str	r3, [r7, #20]
		for (Local_CounterII = LowerLimit; Local_CounterII <= UpperLimit; Local_CounterII++) {
 8000b1a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	3301      	adds	r3, #1
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	83bb      	strh	r3, [r7, #28]
 8000b26:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000b2a:	8a3b      	ldrh	r3, [r7, #16]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	ddce      	ble.n	8000ace <_CalcAvgDistance+0x4e>
			}
		}

		// Calculate average for this angle
		Local_AvgDistance[Local_CounterI] = Local_TempI / (7-Local_Zeros);
 8000b30:	7efb      	ldrb	r3, [r7, #27]
 8000b32:	f1c3 0307 	rsb	r3, r3, #7
 8000b36:	461a      	mov	r2, r3
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b3e:	8bfb      	ldrh	r3, [r7, #30]
 8000b40:	b291      	uxth	r1, r2
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <_CalcAvgDistance+0xec>)
 8000b44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		Local_Zeros = 0 ;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	76fb      	strb	r3, [r7, #27]
	for (Local_CounterI = 0; Local_CounterI < 8; Local_CounterI++) {
 8000b4c:	8bfb      	ldrh	r3, [r7, #30]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	83fb      	strh	r3, [r7, #30]
 8000b52:	8bfb      	ldrh	r3, [r7, #30]
 8000b54:	2b07      	cmp	r3, #7
 8000b56:	d9a0      	bls.n	8000a9a <_CalcAvgDistance+0x1a>
	}

	return Local_AvgDistance;
 8000b58:	4b04      	ldr	r3, [pc, #16]	@ (8000b6c <_CalcAvgDistance+0xec>)
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3724      	adds	r7, #36	@ 0x24
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	b60b60b7 	.word	0xb60b60b7
 8000b6c:	20000f14 	.word	0x20000f14

08000b70 <_vSSD1306_ForwardCollisionWarning>:

void _vSSD1306_ForwardCollisionWarning(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af02      	add	r7, sp, #8
	SSD1306_DrawRectangle(0, 0 , 128u ,  64u , SSD1306_COLOR_WHITE ) ;
 8000b76:	2301      	movs	r3, #1
 8000b78:	9300      	str	r3, [sp, #0]
 8000b7a:	2340      	movs	r3, #64	@ 0x40
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2000      	movs	r0, #0
 8000b82:	f001 f823 	bl	8001bcc <SSD1306_DrawRectangle>
	SSD1306_GotoXY(64-60,4) ;
 8000b86:	2104      	movs	r1, #4
 8000b88:	2004      	movs	r0, #4
 8000b8a:	f000 fe6b 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Forward Collision",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000b8e:	2201      	movs	r2, #1
 8000b90:	490c      	ldr	r1, [pc, #48]	@ (8000bc4 <_vSSD1306_ForwardCollisionWarning+0x54>)
 8000b92:	480d      	ldr	r0, [pc, #52]	@ (8000bc8 <_vSSD1306_ForwardCollisionWarning+0x58>)
 8000b94:	f000 fefa 	bl	800198c <SSD1306_Puts>
	SSD1306_GotoXY(64-(25),15) ;
 8000b98:	210f      	movs	r1, #15
 8000b9a:	2027      	movs	r0, #39	@ 0x27
 8000b9c:	f000 fe62 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Warning",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	4908      	ldr	r1, [pc, #32]	@ (8000bc4 <_vSSD1306_ForwardCollisionWarning+0x54>)
 8000ba4:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <_vSSD1306_ForwardCollisionWarning+0x5c>)
 8000ba6:	f000 fef1 	bl	800198c <SSD1306_Puts>

	SSD1306_DrawBitmap(64-18 , 26  , ForwardCollision_Bitmap , 35 , 35, SSD1306_COLOR_WHITE) ;
 8000baa:	2301      	movs	r3, #1
 8000bac:	9301      	str	r3, [sp, #4]
 8000bae:	2323      	movs	r3, #35	@ 0x23
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2323      	movs	r3, #35	@ 0x23
 8000bb4:	4a06      	ldr	r2, [pc, #24]	@ (8000bd0 <_vSSD1306_ForwardCollisionWarning+0x60>)
 8000bb6:	211a      	movs	r1, #26
 8000bb8:	202e      	movs	r0, #46	@ 0x2e
 8000bba:	f000 fc81 	bl	80014c0 <SSD1306_DrawBitmap>
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000274 	.word	0x20000274
 8000bc8:	0800b974 	.word	0x0800b974
 8000bcc:	0800b988 	.word	0x0800b988
 8000bd0:	20000000 	.word	0x20000000

08000bd4 <_vSSD1306_BlindSpotWarning>:

void _vSSD1306_BlindSpotWarning( BlindSpotDirection_t Copy_u8Direction )
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
	SSD1306_DrawRectangle(0, 0 , 128u ,  64u , SSD1306_COLOR_WHITE ) ;
 8000bde:	2301      	movs	r3, #1
 8000be0:	9300      	str	r3, [sp, #0]
 8000be2:	2340      	movs	r3, #64	@ 0x40
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	2100      	movs	r1, #0
 8000be8:	2000      	movs	r0, #0
 8000bea:	f000 ffef 	bl	8001bcc <SSD1306_DrawRectangle>
	SSD1306_GotoXY(64-(35),4) ;
 8000bee:	2104      	movs	r1, #4
 8000bf0:	201d      	movs	r0, #29
 8000bf2:	f000 fe37 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Blind Spot",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4915      	ldr	r1, [pc, #84]	@ (8000c50 <_vSSD1306_BlindSpotWarning+0x7c>)
 8000bfa:	4816      	ldr	r0, [pc, #88]	@ (8000c54 <_vSSD1306_BlindSpotWarning+0x80>)
 8000bfc:	f000 fec6 	bl	800198c <SSD1306_Puts>

	if( Copy_u8Direction == BlindSpotDirection_Right )
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2b77      	cmp	r3, #119	@ 0x77
 8000c04:	d109      	bne.n	8000c1a <_vSSD1306_BlindSpotWarning+0x46>
	{
		SSD1306_GotoXY(64-(56),15) ;
 8000c06:	210f      	movs	r1, #15
 8000c08:	2008      	movs	r0, #8
 8000c0a:	f000 fe2b 	bl	8001864 <SSD1306_GotoXY>
		SSD1306_Puts("Warning On Right",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000c0e:	2201      	movs	r2, #1
 8000c10:	490f      	ldr	r1, [pc, #60]	@ (8000c50 <_vSSD1306_BlindSpotWarning+0x7c>)
 8000c12:	4811      	ldr	r0, [pc, #68]	@ (8000c58 <_vSSD1306_BlindSpotWarning+0x84>)
 8000c14:	f000 feba 	bl	800198c <SSD1306_Puts>
 8000c18:	e00b      	b.n	8000c32 <_vSSD1306_BlindSpotWarning+0x5e>
	}
	else if( Copy_u8Direction == BlindSpotDirection_Left )
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b88      	cmp	r3, #136	@ 0x88
 8000c1e:	d108      	bne.n	8000c32 <_vSSD1306_BlindSpotWarning+0x5e>
	{
		SSD1306_GotoXY(64-(53),15) ;
 8000c20:	210f      	movs	r1, #15
 8000c22:	200b      	movs	r0, #11
 8000c24:	f000 fe1e 	bl	8001864 <SSD1306_GotoXY>
		SSD1306_Puts("Warning On Left",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000c28:	2201      	movs	r2, #1
 8000c2a:	4909      	ldr	r1, [pc, #36]	@ (8000c50 <_vSSD1306_BlindSpotWarning+0x7c>)
 8000c2c:	480b      	ldr	r0, [pc, #44]	@ (8000c5c <_vSSD1306_BlindSpotWarning+0x88>)
 8000c2e:	f000 fead 	bl	800198c <SSD1306_Puts>
	}
	else
	{
		/* Do Nothing */
	}
	SSD1306_DrawBitmap(64-18 , 26  , BlindSpotWarning_Bitmap , 35 , 35, SSD1306_COLOR_WHITE) ;
 8000c32:	2301      	movs	r3, #1
 8000c34:	9301      	str	r3, [sp, #4]
 8000c36:	2323      	movs	r3, #35	@ 0x23
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	2323      	movs	r3, #35	@ 0x23
 8000c3c:	4a08      	ldr	r2, [pc, #32]	@ (8000c60 <_vSSD1306_BlindSpotWarning+0x8c>)
 8000c3e:	211a      	movs	r1, #26
 8000c40:	202e      	movs	r0, #46	@ 0x2e
 8000c42:	f000 fc3d 	bl	80014c0 <SSD1306_DrawBitmap>


}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000274 	.word	0x20000274
 8000c54:	0800b990 	.word	0x0800b990
 8000c58:	0800b99c 	.word	0x0800b99c
 8000c5c:	0800b9b0 	.word	0x0800b9b0
 8000c60:	200000b0 	.word	0x200000b0

08000c64 <_vSSD1306_EmergencyElectronicBrake>:

void _vSSD1306_EmergencyElectronicBrake(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af02      	add	r7, sp, #8
	SSD1306_DrawRectangle(0, 0 , 128u ,  64u , SSD1306_COLOR_WHITE ) ;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2340      	movs	r3, #64	@ 0x40
 8000c70:	2280      	movs	r2, #128	@ 0x80
 8000c72:	2100      	movs	r1, #0
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 ffa9 	bl	8001bcc <SSD1306_DrawRectangle>
	SSD1306_GotoXY(64-28,4) ;
 8000c7a:	2104      	movs	r1, #4
 8000c7c:	2024      	movs	r0, #36	@ 0x24
 8000c7e:	f000 fdf1 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Warning!",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000c82:	2201      	movs	r2, #1
 8000c84:	4911      	ldr	r1, [pc, #68]	@ (8000ccc <_vSSD1306_EmergencyElectronicBrake+0x68>)
 8000c86:	4812      	ldr	r0, [pc, #72]	@ (8000cd0 <_vSSD1306_EmergencyElectronicBrake+0x6c>)
 8000c88:	f000 fe80 	bl	800198c <SSD1306_Puts>
	SSD1306_GotoXY(64-46,15) ;
 8000c8c:	210f      	movs	r1, #15
 8000c8e:	2012      	movs	r0, #18
 8000c90:	f000 fde8 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Front Vehicle",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000c94:	2201      	movs	r2, #1
 8000c96:	490d      	ldr	r1, [pc, #52]	@ (8000ccc <_vSSD1306_EmergencyElectronicBrake+0x68>)
 8000c98:	480e      	ldr	r0, [pc, #56]	@ (8000cd4 <_vSSD1306_EmergencyElectronicBrake+0x70>)
 8000c9a:	f000 fe77 	bl	800198c <SSD1306_Puts>
	SSD1306_GotoXY(64-42,26) ;
 8000c9e:	211a      	movs	r1, #26
 8000ca0:	2016      	movs	r0, #22
 8000ca2:	f000 fddf 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Hard Braking",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4908      	ldr	r1, [pc, #32]	@ (8000ccc <_vSSD1306_EmergencyElectronicBrake+0x68>)
 8000caa:	480b      	ldr	r0, [pc, #44]	@ (8000cd8 <_vSSD1306_EmergencyElectronicBrake+0x74>)
 8000cac:	f000 fe6e 	bl	800198c <SSD1306_Puts>

	SSD1306_DrawBitmap(64-13 , 37  , EEBL_Bitmap , 25 , 25, SSD1306_COLOR_WHITE) ;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	9301      	str	r3, [sp, #4]
 8000cb4:	2319      	movs	r3, #25
 8000cb6:	9300      	str	r3, [sp, #0]
 8000cb8:	2319      	movs	r3, #25
 8000cba:	4a08      	ldr	r2, [pc, #32]	@ (8000cdc <_vSSD1306_EmergencyElectronicBrake+0x78>)
 8000cbc:	2125      	movs	r1, #37	@ 0x25
 8000cbe:	2033      	movs	r0, #51	@ 0x33
 8000cc0:	f000 fbfe 	bl	80014c0 <SSD1306_DrawBitmap>


}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000274 	.word	0x20000274
 8000cd0:	0800b9c0 	.word	0x0800b9c0
 8000cd4:	0800b9cc 	.word	0x0800b9cc
 8000cd8:	0800b9dc 	.word	0x0800b9dc
 8000cdc:	20000160 	.word	0x20000160

08000ce0 <_vSSD1306_DontPassWarning>:

void _vSSD1306_DontPassWarning(DontPassWarningDirection_t Copy_u8Direction)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af02      	add	r7, sp, #8
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
	SSD1306_DrawRectangle(0, 0 , 128u ,  64u , SSD1306_COLOR_WHITE ) ;
 8000cea:	2301      	movs	r3, #1
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	2340      	movs	r3, #64	@ 0x40
 8000cf0:	2280      	movs	r2, #128	@ 0x80
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f000 ff69 	bl	8001bcc <SSD1306_DrawRectangle>
	SSD1306_GotoXY(64-53,4) ;
 8000cfa:	2104      	movs	r1, #4
 8000cfc:	200b      	movs	r0, #11
 8000cfe:	f000 fdb1 	bl	8001864 <SSD1306_GotoXY>
	SSD1306_Puts("Don't Pass From",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000d02:	2201      	movs	r2, #1
 8000d04:	4915      	ldr	r1, [pc, #84]	@ (8000d5c <_vSSD1306_DontPassWarning+0x7c>)
 8000d06:	4816      	ldr	r0, [pc, #88]	@ (8000d60 <_vSSD1306_DontPassWarning+0x80>)
 8000d08:	f000 fe40 	bl	800198c <SSD1306_Puts>

	if( Copy_u8Direction == DontPassWarningDirection_Right )
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	2baa      	cmp	r3, #170	@ 0xaa
 8000d10:	d109      	bne.n	8000d26 <_vSSD1306_DontPassWarning+0x46>
	{
		SSD1306_GotoXY(64-18,15) ;
 8000d12:	210f      	movs	r1, #15
 8000d14:	202e      	movs	r0, #46	@ 0x2e
 8000d16:	f000 fda5 	bl	8001864 <SSD1306_GotoXY>
		SSD1306_Puts("Right",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	490f      	ldr	r1, [pc, #60]	@ (8000d5c <_vSSD1306_DontPassWarning+0x7c>)
 8000d1e:	4811      	ldr	r0, [pc, #68]	@ (8000d64 <_vSSD1306_DontPassWarning+0x84>)
 8000d20:	f000 fe34 	bl	800198c <SSD1306_Puts>
 8000d24:	e00b      	b.n	8000d3e <_vSSD1306_DontPassWarning+0x5e>
	}
	else if( Copy_u8Direction == DontPassWarningDirection_Left )
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	2bbb      	cmp	r3, #187	@ 0xbb
 8000d2a:	d108      	bne.n	8000d3e <_vSSD1306_DontPassWarning+0x5e>
	{
		SSD1306_GotoXY(64-14,15) ;
 8000d2c:	210f      	movs	r1, #15
 8000d2e:	2032      	movs	r0, #50	@ 0x32
 8000d30:	f000 fd98 	bl	8001864 <SSD1306_GotoXY>
		SSD1306_Puts("Left",&Font_7x10,SSD1306_COLOR_WHITE) ;
 8000d34:	2201      	movs	r2, #1
 8000d36:	4909      	ldr	r1, [pc, #36]	@ (8000d5c <_vSSD1306_DontPassWarning+0x7c>)
 8000d38:	480b      	ldr	r0, [pc, #44]	@ (8000d68 <_vSSD1306_DontPassWarning+0x88>)
 8000d3a:	f000 fe27 	bl	800198c <SSD1306_Puts>
	else
	{
		/* Do Nothing */
	}

	SSD1306_DrawBitmap(64-18 , 26  , DontPassWarning_Bitmap , 35 , 35, SSD1306_COLOR_WHITE) ;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	9301      	str	r3, [sp, #4]
 8000d42:	2323      	movs	r3, #35	@ 0x23
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	2323      	movs	r3, #35	@ 0x23
 8000d48:	4a08      	ldr	r2, [pc, #32]	@ (8000d6c <_vSSD1306_DontPassWarning+0x8c>)
 8000d4a:	211a      	movs	r1, #26
 8000d4c:	202e      	movs	r0, #46	@ 0x2e
 8000d4e:	f000 fbb7 	bl	80014c0 <SSD1306_DrawBitmap>

}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000274 	.word	0x20000274
 8000d60:	0800b9ec 	.word	0x0800b9ec
 8000d64:	0800b9fc 	.word	0x0800b9fc
 8000d68:	0800ba04 	.word	0x0800ba04
 8000d6c:	200001c4 	.word	0x200001c4

08000d70 <Init_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b095      	sub	sp, #84	@ 0x54
 8000d74:	af12      	add	r7, sp, #72	@ 0x48
 8000d76:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Init_Task */

	/* Initializing SSD1306 ( OLED Display ) */
	SSD1306_Init();
 8000d78:	f000 fc0a 	bl	8001590 <SSD1306_Init>
	/* NRF Module Initialization -> Less Then 0.5 Sec */
	/* Protecting Shared Resource -> NRF Module
	 *  */
	osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY);
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <Init_Task+0x8c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	4618      	mov	r0, r3
 8000d86:	f007 f8c6 	bl	8007f16 <osMutexAcquire>

	NRF24_begin(hspi1);
 8000d8a:	4c1d      	ldr	r4, [pc, #116]	@ (8000e00 <Init_Task+0x90>)
 8000d8c:	4668      	mov	r0, sp
 8000d8e:	f104 0310 	add.w	r3, r4, #16
 8000d92:	2248      	movs	r2, #72	@ 0x48
 8000d94:	4619      	mov	r1, r3
 8000d96:	f00a fd89 	bl	800b8ac <memcpy>
 8000d9a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d9e:	f001 fc21 	bl	80025e4 <NRF24_begin>
	NRF24_setAutoAck(true);
 8000da2:	2001      	movs	r0, #1
 8000da4:	f001 fee6 	bl	8002b74 <NRF24_setAutoAck>
	NRF24_setPayloadSize(32);
 8000da8:	2020      	movs	r0, #32
 8000daa:	f001 fe3f 	bl	8002a2c <NRF24_setPayloadSize>
	NRF24_enableDynamicPayloads();
 8000dae:	f001 fe97 	bl	8002ae0 <NRF24_enableDynamicPayloads>
	NRF24_enableAckPayload();
 8000db2:	f001 fe67 	bl	8002a84 <NRF24_enableAckPayload>
	NRF24_openReadingPipe(1, RxpipeAddrs);
 8000db6:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <Init_Task+0x94>)
 8000db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f001 fdb7 	bl	8002930 <NRF24_openReadingPipe>
	NRF24_openWritingPipe(RxpipeAddrs);
 8000dc2:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <Init_Task+0x94>)
 8000dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dc8:	4610      	mov	r0, r2
 8000dca:	4619      	mov	r1, r3
 8000dcc:	f001 fd8c 	bl	80028e8 <NRF24_openWritingPipe>
	NRF24_writeAckPayload(1, AckPayload, 32);
 8000dd0:	2220      	movs	r2, #32
 8000dd2:	490d      	ldr	r1, [pc, #52]	@ (8000e08 <Init_Task+0x98>)
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f002 f80c 	bl	8002df2 <NRF24_writeAckPayload>
	NRF24_startListening();
 8000dda:	f001 fcdf 	bl	800279c <NRF24_startListening>

	osMutexRelease(NRF_MutexHandle);
 8000dde:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <Init_Task+0x8c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f007 f8e2 	bl	8007fac <osMutexRelease>

	/* Add Any Initializations Here */
	/* Stack Size for this Task ( @Run Time ) = 348 B */
	/* Terminating StartupTask as It is No longer Important in the Sys */
	osThreadTerminate(Startup_TaskHandle);
 8000de8:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <Init_Task+0x9c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f006 fedd 	bl	8007bac <osThreadTerminate>

	/* USER CODE END Init_Task */
}
 8000df2:	bf00      	nop
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd90      	pop	{r4, r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	2000052c 	.word	0x2000052c
 8000e00:	20000378 	.word	0x20000378
 8000e04:	20000280 	.word	0x20000280
 8000e08:	20000288 	.word	0x20000288
 8000e0c:	20000508 	.word	0x20000508

08000e10 <Distance_Calc>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Distance_Calc */
void Distance_Calc(void *argument)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Distance_Calc */
	/* Infinite loop */
	for(;;)
	{
		/* Wait on DMA Interrupt On Receive to Come */
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 8000e18:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <Distance_Calc+0x64>)
 8000e1a:	6818      	ldr	r0, [r3, #0]
 8000e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e20:	2200      	movs	r2, #0
 8000e22:	2101      	movs	r1, #1
 8000e24:	f006 ff8c 	bl	8007d40 <osEventFlagsWait>

		/* Convert Strings to Integers */
		for( uint16_t LocalItterator = 0 ; LocalItterator < TOTAL_ANGLES ; LocalItterator++ )
 8000e28:	2300      	movs	r3, #0
 8000e2a:	81fb      	strh	r3, [r7, #14]
 8000e2c:	e011      	b.n	8000e52 <Distance_Calc+0x42>
		{
			Distances_Buffer[LocalItterator] = atoi(Distances_Buffer_str[LocalItterator]) ;
 8000e2e:	89fa      	ldrh	r2, [r7, #14]
 8000e30:	4613      	mov	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	4a10      	ldr	r2, [pc, #64]	@ (8000e78 <Distance_Calc+0x68>)
 8000e38:	4413      	add	r3, r2
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f00a fc7c 	bl	800b738 <atoi>
 8000e40:	4602      	mov	r2, r0
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	b291      	uxth	r1, r2
 8000e46:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <Distance_Calc+0x6c>)
 8000e48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for( uint16_t LocalItterator = 0 ; LocalItterator < TOTAL_ANGLES ; LocalItterator++ )
 8000e4c:	89fb      	ldrh	r3, [r7, #14]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	81fb      	strh	r3, [r7, #14]
 8000e52:	89fb      	ldrh	r3, [r7, #14]
 8000e54:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000e58:	d3e9      	bcc.n	8000e2e <Distance_Calc+0x1e>
		}
		/* Arrange distances returned from the function to be :
		 * 			Front - Back - Right - Left - FR - FL - BR - BL*/
		Obstcales_Detection = _CalcAvgDistance(Distances_Buffer);
 8000e5a:	4808      	ldr	r0, [pc, #32]	@ (8000e7c <Distance_Calc+0x6c>)
 8000e5c:	f7ff fe10 	bl	8000a80 <_CalcAvgDistance>
 8000e60:	4603      	mov	r3, r0
 8000e62:	4a07      	ldr	r2, [pc, #28]	@ (8000e80 <Distance_Calc+0x70>)
 8000e64:	6013      	str	r3, [r2, #0]

		/* Setting a Flag That Indicates For Distance Calculation Finished
		 * That Starts Checking on Distances in the Task -> (@Algo_Check)
		 */
		osEventFlagsSet( EventGroupHandle , ALGO_CheckonCalc ) ;
 8000e66:	4b03      	ldr	r3, [pc, #12]	@ (8000e74 <Distance_Calc+0x64>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f006 ff25 	bl	8007cbc <osEventFlagsSet>
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 8000e72:	e7d1      	b.n	8000e18 <Distance_Calc+0x8>
 8000e74:	20000530 	.word	0x20000530
 8000e78:	20000534 	.word	0x20000534
 8000e7c:	20000c3c 	.word	0x20000c3c
 8000e80:	20000f0c 	.word	0x20000f0c

08000e84 <Localization>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Localization */
void Localization(void *argument)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Localization */
	/* Infinite loop */
	for(;;)
	{
		/* Localization Frame to Be Sent via NRF */
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000e8c:	2311      	movs	r3, #17
 8000e8e:	733b      	strb	r3, [r7, #12]
 8000e90:	2301      	movs	r3, #1
 8000e92:	737b      	strb	r3, [r7, #13]
				Obstcales_Detection[FRONT],Obstcales_Detection[FRONT_LEFT],
 8000e94:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <Localization+0xa8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	330c      	adds	r3, #12
 8000e9a:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	73bb      	strb	r3, [r7, #14]
				Obstcales_Detection[FRONT],Obstcales_Detection[FRONT_LEFT],
 8000ea0:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <Localization+0xa8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	330a      	adds	r3, #10
 8000ea6:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	73fb      	strb	r3, [r7, #15]
				Obstcales_Detection[LEFT],Obstcales_Detection[BACK_LEFT],
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <Localization+0xa8>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	3308      	adds	r3, #8
 8000eb2:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	743b      	strb	r3, [r7, #16]
				Obstcales_Detection[LEFT],Obstcales_Detection[BACK_LEFT],
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <Localization+0xa8>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	3306      	adds	r3, #6
 8000ebe:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	747b      	strb	r3, [r7, #17]
				Obstcales_Detection[BACK],Obstcales_Detection[BACK_RIGHT],
 8000ec4:	4b19      	ldr	r3, [pc, #100]	@ (8000f2c <Localization+0xa8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	74bb      	strb	r3, [r7, #18]
				Obstcales_Detection[BACK],Obstcales_Detection[BACK_RIGHT],
 8000ed0:	4b16      	ldr	r3, [pc, #88]	@ (8000f2c <Localization+0xa8>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	74fb      	strb	r3, [r7, #19]
				Obstcales_Detection[RIGHT],Obstcales_Detection[FRONT_RIGHT]
 8000edc:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <Localization+0xa8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	753b      	strb	r3, [r7, #20]
				Obstcales_Detection[RIGHT],Obstcales_Detection[FRONT_RIGHT]
 8000ee6:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <Localization+0xa8>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	330e      	adds	r3, #14
 8000eec:	881b      	ldrh	r3, [r3, #0]
		uint8_t Localization_Frame[10] = {CAR_ID,LOCALIZATION_OPERATION_ID,
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	757b      	strb	r3, [r7, #21]
		};

		/* Protecting Shared Resource -> NRF Module
		 * */
		osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <Localization+0xac>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f04f 31ff 	mov.w	r1, #4294967295
 8000efa:	4618      	mov	r0, r3
 8000efc:	f007 f80b 	bl	8007f16 <osMutexAcquire>

		NRF24_stopListening();
 8000f00:	f001 fc72 	bl	80027e8 <NRF24_stopListening>
		NRF24_write(Localization_Frame, 10);
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	210a      	movs	r1, #10
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f001 fc78 	bl	8002800 <NRF24_write>
		NRF24_startListening();
 8000f10:	f001 fc44 	bl	800279c <NRF24_startListening>

		osMutexRelease(NRF_MutexHandle);
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <Localization+0xac>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f007 f847 	bl	8007fac <osMutexRelease>

		/* TODO: Timing Should Be Considered */
		osDelay(2000);
 8000f1e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f22:	f006 fe70 	bl	8007c06 <osDelay>
	{
 8000f26:	bf00      	nop
 8000f28:	e7b0      	b.n	8000e8c <Localization+0x8>
 8000f2a:	bf00      	nop
 8000f2c:	20000f0c 	.word	0x20000f0c
 8000f30:	2000052c 	.word	0x2000052c

08000f34 <Check_Algorithm>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Check_Algorithm */
void Check_Algorithm(void *argument)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{
		/* Wait on Distance Calculation First To Finish
		 * */
		osEventFlagsWait( EventGroupHandle , ALGO_CheckonCalc , osFlagsWaitAny, HAL_MAX_DELAY ) ;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <Check_Algorithm+0x70>)
 8000f3e:	6818      	ldr	r0, [r3, #0]
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295
 8000f44:	2200      	movs	r2, #0
 8000f46:	2104      	movs	r1, #4
 8000f48:	f006 fefa 	bl	8007d40 <osEventFlagsWait>

		/* Checking on Front Threshold */
		if( ( Obstcales_Detection[FRONT] <= FCW_Threshold ) && (!( Obstcales_Detection[FRONT] <= EEBL_Threshold )) )
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <Check_Algorithm+0x74>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	330c      	adds	r3, #12
 8000f52:	881b      	ldrh	r3, [r3, #0]
 8000f54:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f58:	d80d      	bhi.n	8000f76 <Check_Algorithm+0x42>
 8000f5a:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <Check_Algorithm+0x74>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	330c      	adds	r3, #12
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f66:	d906      	bls.n	8000f76 <Check_Algorithm+0x42>
		{
			//Invoke FCW algorithm
			osEventFlagsSet( EventGroupHandle , FCW_ASSERTED ) ;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <Check_Algorithm+0x70>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2103      	movs	r1, #3
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f006 fea4 	bl	8007cbc <osEventFlagsSet>
 8000f74:	e014      	b.n	8000fa0 <Check_Algorithm+0x6c>
		}
		else if( Obstcales_Detection[FRONT] <= EEBL_Threshold )
 8000f76:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <Check_Algorithm+0x74>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	330c      	adds	r3, #12
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f82:	d806      	bhi.n	8000f92 <Check_Algorithm+0x5e>
		{
			//Invoke EEBL algorithm
			osEventFlagsSet( EventGroupHandle , EEBL_ASSERTED ) ;
 8000f84:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <Check_Algorithm+0x70>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2102      	movs	r1, #2
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f006 fe96 	bl	8007cbc <osEventFlagsSet>
 8000f90:	e7d4      	b.n	8000f3c <Check_Algorithm+0x8>
		}
		else
		{
			HAL_UART_Transmit(&huart1, (uint8_t*)RPI_MOVE, 1, HAL_MAX_DELAY ) ;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
 8000f96:	2201      	movs	r2, #1
 8000f98:	2101      	movs	r1, #1
 8000f9a:	4804      	ldr	r0, [pc, #16]	@ (8000fac <Check_Algorithm+0x78>)
 8000f9c:	f005 fb4e 	bl	800663c <HAL_UART_Transmit>
		osEventFlagsWait( EventGroupHandle , ALGO_CheckonCalc , osFlagsWaitAny, HAL_MAX_DELAY ) ;
 8000fa0:	e7cc      	b.n	8000f3c <Check_Algorithm+0x8>
 8000fa2:	bf00      	nop
 8000fa4:	20000530 	.word	0x20000530
 8000fa8:	20000f0c 	.word	0x20000f0c
 8000fac:	20000460 	.word	0x20000460

08000fb0 <BSW_Algorithm>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_BSW_Algorithm */
void BSW_Algorithm(void *argument)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN BSW_Algorithm */
	bool Local_BSWLeft = false ;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	73fb      	strb	r3, [r7, #15]
	bool Local_BSWRight= false ;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73bb      	strb	r3, [r7, #14]
	bool Local_BSWL_LastState = false ;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	727b      	strb	r3, [r7, #9]
	bool Local_BSWR_LastState = false ;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	723b      	strb	r3, [r7, #8]

	/* Infinite loop */
	for(;;)
	{
		/* Wait on DMA Interrupt On Receive to Come */
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 8000fc8:	4b39      	ldr	r3, [pc, #228]	@ (80010b0 <BSW_Algorithm+0x100>)
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	f006 feb4 	bl	8007d40 <osEventFlagsWait>

		Local_BSWL_LastState = Local_BSWLeft  ;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	727b      	strb	r3, [r7, #9]
		Local_BSWR_LastState = Local_BSWRight ;
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	723b      	strb	r3, [r7, #8]

		/*Check the Left Angles*/
		for (uint8_t Angle_Iterator = BSW_Maximium_Angle_L ;
 8000fe0:	2387      	movs	r3, #135	@ 0x87
 8000fe2:	737b      	strb	r3, [r7, #13]
 8000fe4:	e012      	b.n	800100c <BSW_Algorithm+0x5c>
				Angle_Iterator >= BSW_Minimum_Angle_L ;
				Angle_Iterator--)
		{
			if ( ( 0 != Distances_Buffer[Angle_Iterator] ) && (Distances_Buffer[Angle_Iterator] <= BSW_Threshold ))
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	4a32      	ldr	r2, [pc, #200]	@ (80010b4 <BSW_Algorithm+0x104>)
 8000fea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d009      	beq.n	8001006 <BSW_Algorithm+0x56>
 8000ff2:	7b7b      	ldrb	r3, [r7, #13]
 8000ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80010b4 <BSW_Algorithm+0x104>)
 8000ff6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffa:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000ffe:	d802      	bhi.n	8001006 <BSW_Algorithm+0x56>
			{
				/*break the loop and invoke BSW Left warning*/
				Local_BSWLeft = true ;
 8001000:	2301      	movs	r3, #1
 8001002:	73fb      	strb	r3, [r7, #15]

				break;
 8001004:	e005      	b.n	8001012 <BSW_Algorithm+0x62>
				Angle_Iterator--)
 8001006:	7b7b      	ldrb	r3, [r7, #13]
 8001008:	3b01      	subs	r3, #1
 800100a:	737b      	strb	r3, [r7, #13]
				Angle_Iterator >= BSW_Minimum_Angle_L ;
 800100c:	7b7b      	ldrb	r3, [r7, #13]
 800100e:	2b59      	cmp	r3, #89	@ 0x59
 8001010:	d8e9      	bhi.n	8000fe6 <BSW_Algorithm+0x36>
			}
		}
		/*Check the Right Angles*/
		for (uint16_t Angle_Iterator = BSW_Minimum_Angle_R ;
 8001012:	23e1      	movs	r3, #225	@ 0xe1
 8001014:	817b      	strh	r3, [r7, #10]
 8001016:	e012      	b.n	800103e <BSW_Algorithm+0x8e>
				Angle_Iterator <= BSW_Maximium_Angle_R ;
				Angle_Iterator++)
		{
			if ( ( 0 != Distances_Buffer[Angle_Iterator] ) && (Distances_Buffer[Angle_Iterator] <= BSW_Threshold) )
 8001018:	897b      	ldrh	r3, [r7, #10]
 800101a:	4a26      	ldr	r2, [pc, #152]	@ (80010b4 <BSW_Algorithm+0x104>)
 800101c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d009      	beq.n	8001038 <BSW_Algorithm+0x88>
 8001024:	897b      	ldrh	r3, [r7, #10]
 8001026:	4a23      	ldr	r2, [pc, #140]	@ (80010b4 <BSW_Algorithm+0x104>)
 8001028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800102c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001030:	d802      	bhi.n	8001038 <BSW_Algorithm+0x88>
			{
				/*break the loop and invoke BSW Left warning*/
				Local_BSWRight = true;
 8001032:	2301      	movs	r3, #1
 8001034:	73bb      	strb	r3, [r7, #14]

				break;
 8001036:	e006      	b.n	8001046 <BSW_Algorithm+0x96>
				Angle_Iterator++)
 8001038:	897b      	ldrh	r3, [r7, #10]
 800103a:	3301      	adds	r3, #1
 800103c:	817b      	strh	r3, [r7, #10]
				Angle_Iterator <= BSW_Maximium_Angle_R ;
 800103e:	897b      	ldrh	r3, [r7, #10]
 8001040:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001044:	d9e8      	bls.n	8001018 <BSW_Algorithm+0x68>
			}
		}

		if ( ( Local_BSWLeft == true ) && ( Local_BSWL_LastState != true ) )
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00b      	beq.n	8001064 <BSW_Algorithm+0xb4>
 800104c:	7a7b      	ldrb	r3, [r7, #9]
 800104e:	f083 0301 	eor.w	r3, r3, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2b00      	cmp	r3, #0
 8001056:	d005      	beq.n	8001064 <BSW_Algorithm+0xb4>
		{
			/*Invoke the Algorithm*/
			_vSSD1306_BlindSpotWarning(BlindSpotDirection_Left);
 8001058:	2088      	movs	r0, #136	@ 0x88
 800105a:	f7ff fdbb 	bl	8000bd4 <_vSSD1306_BlindSpotWarning>
			SSD1306_UpdateScreen();
 800105e:	f000 fb5b 	bl	8001718 <SSD1306_UpdateScreen>
 8001062:	e00a      	b.n	800107a <BSW_Algorithm+0xca>

		}
		else if ( ( Local_BSWLeft == false ) && ( Local_BSWL_LastState == true ) )
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	f083 0301 	eor.w	r3, r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d004      	beq.n	800107a <BSW_Algorithm+0xca>
 8001070:	7a7b      	ldrb	r3, [r7, #9]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <BSW_Algorithm+0xca>
		{
			/*Abort the Algorithm*/
			SSD1306_Clear();
 8001076:	f000 fe13 	bl	8001ca0 <SSD1306_Clear>
		else
		{
			/* Do Nothing */
		}

		if ( ( Local_BSWRight == true ) && ( Local_BSWR_LastState != true ) )
 800107a:	7bbb      	ldrb	r3, [r7, #14]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00b      	beq.n	8001098 <BSW_Algorithm+0xe8>
 8001080:	7a3b      	ldrb	r3, [r7, #8]
 8001082:	f083 0301 	eor.w	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d005      	beq.n	8001098 <BSW_Algorithm+0xe8>
		{
			/*Invoke the Algorithm*/
			_vSSD1306_BlindSpotWarning(BlindSpotDirection_Right);
 800108c:	2077      	movs	r0, #119	@ 0x77
 800108e:	f7ff fda1 	bl	8000bd4 <_vSSD1306_BlindSpotWarning>
			SSD1306_UpdateScreen();
 8001092:	f000 fb41 	bl	8001718 <SSD1306_UpdateScreen>
 8001096:	e00a      	b.n	80010ae <BSW_Algorithm+0xfe>
		}
		else if ( ( Local_BSWRight == false ) && ( Local_BSWR_LastState == true ) )
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	f083 0301 	eor.w	r3, r3, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d091      	beq.n	8000fc8 <BSW_Algorithm+0x18>
 80010a4:	7a3b      	ldrb	r3, [r7, #8]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d08e      	beq.n	8000fc8 <BSW_Algorithm+0x18>
		{
			/*Abort the Algorithm*/
			SSD1306_Clear();
 80010aa:	f000 fdf9 	bl	8001ca0 <SSD1306_Clear>
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 80010ae:	e78b      	b.n	8000fc8 <BSW_Algorithm+0x18>
 80010b0:	20000530 	.word	0x20000530
 80010b4:	20000c3c 	.word	0x20000c3c

080010b8 <DPW_Algorithm>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DPW_Algorithm */
void DPW_Algorithm(void *argument)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN DPW_Algorithm */
	bool Local_DPWLeft = false ;
 80010c0:	2300      	movs	r3, #0
 80010c2:	75fb      	strb	r3, [r7, #23]
	bool Local_DPWRight= false ;
 80010c4:	2300      	movs	r3, #0
 80010c6:	75bb      	strb	r3, [r7, #22]
	bool Local_DPWL_LastState = false ;
 80010c8:	2300      	movs	r3, #0
 80010ca:	747b      	strb	r3, [r7, #17]
	bool Local_DPWR_LastState = false ;
 80010cc:	2300      	movs	r3, #0
 80010ce:	743b      	strb	r3, [r7, #16]


	/* Infinite loop */
	for(;;)
	{
		Local_DPWL_LastState = Local_DPWLeft ;
 80010d0:	7dfb      	ldrb	r3, [r7, #23]
 80010d2:	747b      	strb	r3, [r7, #17]
		Local_DPWR_LastState = Local_DPWRight;
 80010d4:	7dbb      	ldrb	r3, [r7, #22]
 80010d6:	743b      	strb	r3, [r7, #16]

		/* Wait on DMA Interrupt On Receive to Come */
		osEventFlagsWait( EventGroupHandle , DistanceCalcOnDMA , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 80010d8:	4b42      	ldr	r3, [pc, #264]	@ (80011e4 <DPW_Algorithm+0x12c>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	2200      	movs	r2, #0
 80010e2:	2101      	movs	r1, #1
 80010e4:	f006 fe2c 	bl	8007d40 <osEventFlagsWait>

		uint8_t MessageToWarnBackCar[]={CAR_ID, 0 , Back_Car_ID};
 80010e8:	2311      	movs	r3, #17
 80010ea:	733b      	strb	r3, [r7, #12]
 80010ec:	2300      	movs	r3, #0
 80010ee:	737b      	strb	r3, [r7, #13]
 80010f0:	4b3d      	ldr	r3, [pc, #244]	@ (80011e8 <DPW_Algorithm+0x130>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	73bb      	strb	r3, [r7, #14]

		/*Check the Left Angles*/
		for (uint8_t Angle_Iterator = DPW_Maximium_Angle_L ;
 80010f6:	232d      	movs	r3, #45	@ 0x2d
 80010f8:	757b      	strb	r3, [r7, #21]
 80010fa:	e012      	b.n	8001122 <DPW_Algorithm+0x6a>
				Angle_Iterator >= DPW_Minimum_Angle_L ;
				Angle_Iterator--)
		{
			if ( ( 0 != Distances_Buffer[Angle_Iterator] ) && (Distances_Buffer[Angle_Iterator] <= DPW_Threshold))
 80010fc:	7d7b      	ldrb	r3, [r7, #21]
 80010fe:	4a3b      	ldr	r2, [pc, #236]	@ (80011ec <DPW_Algorithm+0x134>)
 8001100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d009      	beq.n	800111c <DPW_Algorithm+0x64>
 8001108:	7d7b      	ldrb	r3, [r7, #21]
 800110a:	4a38      	ldr	r2, [pc, #224]	@ (80011ec <DPW_Algorithm+0x134>)
 800110c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001110:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001114:	d802      	bhi.n	800111c <DPW_Algorithm+0x64>
			{
				/*break the loop and invoke DPW Left warning*/

				Local_DPWLeft = true;
 8001116:	2301      	movs	r3, #1
 8001118:	75fb      	strb	r3, [r7, #23]

				break;
 800111a:	e005      	b.n	8001128 <DPW_Algorithm+0x70>
				Angle_Iterator--)
 800111c:	7d7b      	ldrb	r3, [r7, #21]
 800111e:	3b01      	subs	r3, #1
 8001120:	757b      	strb	r3, [r7, #21]
				Angle_Iterator >= DPW_Minimum_Angle_L ;
 8001122:	7d7b      	ldrb	r3, [r7, #21]
 8001124:	2b0e      	cmp	r3, #14
 8001126:	d8e9      	bhi.n	80010fc <DPW_Algorithm+0x44>
			}
		}
		/*Check the Right Angles*/
		for (uint16_t Angle_Iterator = DPW_Minimum_Angle_R ;
 8001128:	f240 133b 	movw	r3, #315	@ 0x13b
 800112c:	827b      	strh	r3, [r7, #18]
 800112e:	e012      	b.n	8001156 <DPW_Algorithm+0x9e>
				Angle_Iterator <= DPW_Maximium_Angle_R ;
				Angle_Iterator++)
		{
			if ( ( 0 != Distances_Buffer[Angle_Iterator] ) && (Distances_Buffer[Angle_Iterator] <= DPW_Threshold) )
 8001130:	8a7b      	ldrh	r3, [r7, #18]
 8001132:	4a2e      	ldr	r2, [pc, #184]	@ (80011ec <DPW_Algorithm+0x134>)
 8001134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d009      	beq.n	8001150 <DPW_Algorithm+0x98>
 800113c:	8a7b      	ldrh	r3, [r7, #18]
 800113e:	4a2b      	ldr	r2, [pc, #172]	@ (80011ec <DPW_Algorithm+0x134>)
 8001140:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001144:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001148:	d802      	bhi.n	8001150 <DPW_Algorithm+0x98>
			{
				/*break the loop and invoke DPW Right warning*/
				Local_DPWRight = true;
 800114a:	2301      	movs	r3, #1
 800114c:	75bb      	strb	r3, [r7, #22]
				break;
 800114e:	e006      	b.n	800115e <DPW_Algorithm+0xa6>
				Angle_Iterator++)
 8001150:	8a7b      	ldrh	r3, [r7, #18]
 8001152:	3301      	adds	r3, #1
 8001154:	827b      	strh	r3, [r7, #18]
				Angle_Iterator <= DPW_Maximium_Angle_R ;
 8001156:	8a7b      	ldrh	r3, [r7, #18]
 8001158:	f5b3 7fad 	cmp.w	r3, #346	@ 0x15a
 800115c:	d3e8      	bcc.n	8001130 <DPW_Algorithm+0x78>
			}
		}

		if ( ( Local_DPWLeft == true ) && ( Local_DPWL_LastState != true ) )
 800115e:	7dfb      	ldrb	r3, [r7, #23]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d01d      	beq.n	80011a0 <DPW_Algorithm+0xe8>
 8001164:	7c7b      	ldrb	r3, [r7, #17]
 8001166:	f083 0301 	eor.w	r3, r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d017      	beq.n	80011a0 <DPW_Algorithm+0xe8>
		{
			/*Invoke the Algorithm*/
			/* Send warning to the Backward Vehicle ( Don't Pass Warning ) via NRF */
			MessageToWarnBackCar[1]=DPW_L_ID;
 8001170:	2357      	movs	r3, #87	@ 0x57
 8001172:	737b      	strb	r3, [r7, #13]
			osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 8001174:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <DPW_Algorithm+0x138>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	4618      	mov	r0, r3
 800117e:	f006 feca 	bl	8007f16 <osMutexAcquire>

			NRF24_stopListening();
 8001182:	f001 fb31 	bl	80027e8 <NRF24_stopListening>
			NRF24_write( MessageToWarnBackCar , 3 ) ;
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2103      	movs	r1, #3
 800118c:	4618      	mov	r0, r3
 800118e:	f001 fb37 	bl	8002800 <NRF24_write>
			NRF24_startListening();
 8001192:	f001 fb03 	bl	800279c <NRF24_startListening>

			osMutexRelease(NRF_MutexHandle);
 8001196:	4b16      	ldr	r3, [pc, #88]	@ (80011f0 <DPW_Algorithm+0x138>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f006 ff06 	bl	8007fac <osMutexRelease>
		else
		{
			/* Do Nothing */
		}

		if ( ( Local_DPWRight == true ) && ( Local_DPWR_LastState != true ) )
 80011a0:	7dbb      	ldrb	r3, [r7, #22]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d094      	beq.n	80010d0 <DPW_Algorithm+0x18>
 80011a6:	7c3b      	ldrb	r3, [r7, #16]
 80011a8:	f083 0301 	eor.w	r3, r3, #1
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d08e      	beq.n	80010d0 <DPW_Algorithm+0x18>
		{
			/*Invoke the Algorithm*/
			/* Send warning to the Backward Vehicle ( Don't Pass Warning ) via NRF */
			MessageToWarnBackCar[1]=DPW_R_ID;
 80011b2:	2356      	movs	r3, #86	@ 0x56
 80011b4:	737b      	strb	r3, [r7, #13]
			osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	@ (80011f0 <DPW_Algorithm+0x138>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f04f 31ff 	mov.w	r1, #4294967295
 80011be:	4618      	mov	r0, r3
 80011c0:	f006 fea9 	bl	8007f16 <osMutexAcquire>

			NRF24_stopListening();
 80011c4:	f001 fb10 	bl	80027e8 <NRF24_stopListening>
			NRF24_write( MessageToWarnBackCar , 3 ) ;
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2103      	movs	r1, #3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f001 fb16 	bl	8002800 <NRF24_write>
			NRF24_startListening();
 80011d4:	f001 fae2 	bl	800279c <NRF24_startListening>

			osMutexRelease(NRF_MutexHandle);
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <DPW_Algorithm+0x138>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f006 fee5 	bl	8007fac <osMutexRelease>
	{
 80011e2:	e775      	b.n	80010d0 <DPW_Algorithm+0x18>
 80011e4:	20000530 	.word	0x20000530
 80011e8:	20000f11 	.word	0x20000f11
 80011ec:	20000c3c 	.word	0x20000c3c
 80011f0:	2000052c 	.word	0x2000052c

080011f4 <Wireless_Receiving>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Wireless_Receiving */
void Wireless_Receiving(void *argument)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08c      	sub	sp, #48	@ 0x30
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Wireless_Receiving */
	/* Infinite loop */
	for(;;)
	{
		if(NRF24_available()){
 80011fc:	f001 fb4c 	bl	8002898 <NRF24_available>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 80e9 	beq.w	80013da <Wireless_Receiving+0x1e6>
			uint8_t Received_Data[32] = {0};
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	611a      	str	r2, [r3, #16]
 800121c:	615a      	str	r2, [r3, #20]
 800121e:	619a      	str	r2, [r3, #24]

			osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY);
 8001220:	4b70      	ldr	r3, [pc, #448]	@ (80013e4 <Wireless_Receiving+0x1f0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f04f 31ff 	mov.w	r1, #4294967295
 8001228:	4618      	mov	r0, r3
 800122a:	f006 fe74 	bl	8007f16 <osMutexAcquire>
			NRF24_read(Received_Data, 32);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	2120      	movs	r1, #32
 8001234:	4618      	mov	r0, r3
 8001236:	f001 fb37 	bl	80028a8 <NRF24_read>
			osMutexRelease(NRF_MutexHandle) ;
 800123a:	4b6a      	ldr	r3, [pc, #424]	@ (80013e4 <Wireless_Receiving+0x1f0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f006 feb4 	bl	8007fac <osMutexRelease>

			switch(Received_Data[1])
 8001244:	7b7b      	ldrb	r3, [r7, #13]
 8001246:	2b60      	cmp	r3, #96	@ 0x60
 8001248:	f000 8095 	beq.w	8001376 <Wireless_Receiving+0x182>
 800124c:	2b60      	cmp	r3, #96	@ 0x60
 800124e:	f300 80bb 	bgt.w	80013c8 <Wireless_Receiving+0x1d4>
 8001252:	2b57      	cmp	r3, #87	@ 0x57
 8001254:	f000 809c 	beq.w	8001390 <Wireless_Receiving+0x19c>
 8001258:	2b57      	cmp	r3, #87	@ 0x57
 800125a:	f300 80b5 	bgt.w	80013c8 <Wireless_Receiving+0x1d4>
 800125e:	2b01      	cmp	r3, #1
 8001260:	d003      	beq.n	800126a <Wireless_Receiving+0x76>
 8001262:	2b56      	cmp	r3, #86	@ 0x56
 8001264:	f000 80a2 	beq.w	80013ac <Wireless_Receiving+0x1b8>
				{
					/* Do Nothing */
				}
				break ;
			default:
				break;
 8001268:	e0ae      	b.n	80013c8 <Wireless_Receiving+0x1d4>
				bool Is_Front = ((Received_Data[BACK+2] >= Obstcales_Detection[FRONT] - LOCALIZATION_TOLERANCE_VALUE) &&
 800126a:	7c3b      	ldrb	r3, [r7, #16]
 800126c:	461a      	mov	r2, r3
 800126e:	4b5e      	ldr	r3, [pc, #376]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	330c      	adds	r3, #12
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
						(Received_Data[BACK+2] <= Obstcales_Detection[FRONT] + LOCALIZATION_TOLERANCE_VALUE)) ||
 800127a:	429a      	cmp	r2, r3
 800127c:	db09      	blt.n	8001292 <Wireless_Receiving+0x9e>
 800127e:	7c3b      	ldrb	r3, [r7, #16]
 8001280:	461a      	mov	r2, r3
 8001282:	4b59      	ldr	r3, [pc, #356]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	330c      	adds	r3, #12
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
				bool Is_Front = ((Received_Data[BACK+2] >= Obstcales_Detection[FRONT] - LOCALIZATION_TOLERANCE_VALUE) &&
 800128e:	429a      	cmp	r2, r3
 8001290:	dd13      	ble.n	80012ba <Wireless_Receiving+0xc6>
						((Received_Data[BACK_RIGHT+2] >= Obstcales_Detection[FRONT_LEFT] - LOCALIZATION_TOLERANCE_VALUE) &&
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	461a      	mov	r2, r3
 8001296:	4b54      	ldr	r3, [pc, #336]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	330a      	adds	r3, #10
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
						(Received_Data[BACK+2] <= Obstcales_Detection[FRONT] + LOCALIZATION_TOLERANCE_VALUE)) ||
 80012a2:	429a      	cmp	r2, r3
 80012a4:	db0b      	blt.n	80012be <Wireless_Receiving+0xca>
								(Received_Data[BACK_LEFT+2] <= Obstcales_Detection[FRONT_RIGHT] + LOCALIZATION_TOLERANCE_VALUE)) ;
 80012a6:	7c7b      	ldrb	r3, [r7, #17]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b4f      	ldr	r3, [pc, #316]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	330e      	adds	r3, #14
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
						((Received_Data[BACK_RIGHT+2] >= Obstcales_Detection[FRONT_LEFT] - LOCALIZATION_TOLERANCE_VALUE) &&
 80012b6:	429a      	cmp	r2, r3
 80012b8:	dc01      	bgt.n	80012be <Wireless_Receiving+0xca>
						(Received_Data[BACK+2] <= Obstcales_Detection[FRONT] + LOCALIZATION_TOLERANCE_VALUE)) ||
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <Wireless_Receiving+0xcc>
 80012be:	2300      	movs	r3, #0
				bool Is_Front = ((Received_Data[BACK+2] >= Obstcales_Detection[FRONT] - LOCALIZATION_TOLERANCE_VALUE) &&
 80012c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				bool Is_Back = ((Received_Data[FRONT+2] >= Obstcales_Detection[BACK] - LOCALIZATION_TOLERANCE_VALUE) &&
 80012d0:	7d3b      	ldrb	r3, [r7, #20]
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b44      	ldr	r3, [pc, #272]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3304      	adds	r3, #4
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
						(Received_Data[FRONT+2] <= Obstcales_Detection[BACK] + LOCALIZATION_TOLERANCE_VALUE)) ||
 80012e0:	429a      	cmp	r2, r3
 80012e2:	db09      	blt.n	80012f8 <Wireless_Receiving+0x104>
 80012e4:	7d3b      	ldrb	r3, [r7, #20]
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b3f      	ldr	r3, [pc, #252]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	3304      	adds	r3, #4
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
				bool Is_Back = ((Received_Data[FRONT+2] >= Obstcales_Detection[BACK] - LOCALIZATION_TOLERANCE_VALUE) &&
 80012f4:	429a      	cmp	r2, r3
 80012f6:	dd13      	ble.n	8001320 <Wireless_Receiving+0x12c>
								((Received_Data[BACK_RIGHT+2] >= Obstcales_Detection[FRONT_LEFT] - LOCALIZATION_TOLERANCE_VALUE) &&
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b3a      	ldr	r3, [pc, #232]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	330a      	adds	r3, #10
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
						(Received_Data[FRONT+2] <= Obstcales_Detection[BACK] + LOCALIZATION_TOLERANCE_VALUE)) ||
 8001308:	429a      	cmp	r2, r3
 800130a:	db0b      	blt.n	8001324 <Wireless_Receiving+0x130>
										(Received_Data[BACK_LEFT+2] <= Obstcales_Detection[FRONT_RIGHT] + LOCALIZATION_TOLERANCE_VALUE)) ;
 800130c:	7c7b      	ldrb	r3, [r7, #17]
 800130e:	461a      	mov	r2, r3
 8001310:	4b35      	ldr	r3, [pc, #212]	@ (80013e8 <Wireless_Receiving+0x1f4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	330e      	adds	r3, #14
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
								((Received_Data[BACK_RIGHT+2] >= Obstcales_Detection[FRONT_LEFT] - LOCALIZATION_TOLERANCE_VALUE) &&
 800131c:	429a      	cmp	r2, r3
 800131e:	dc01      	bgt.n	8001324 <Wireless_Receiving+0x130>
						(Received_Data[FRONT+2] <= Obstcales_Detection[BACK] + LOCALIZATION_TOLERANCE_VALUE)) ||
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <Wireless_Receiving+0x132>
 8001324:	2300      	movs	r3, #0
				bool Is_Back = ((Received_Data[FRONT+2] >= Obstcales_Detection[BACK] - LOCALIZATION_TOLERANCE_VALUE) &&
 8001326:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800132a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				if(Is_Front){
 8001336:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00b      	beq.n	8001356 <Wireless_Receiving+0x162>
					Front_Car_ID = Received_Data[0];
 800133e:	7b3a      	ldrb	r2, [r7, #12]
 8001340:	4b2a      	ldr	r3, [pc, #168]	@ (80013ec <Wireless_Receiving+0x1f8>)
 8001342:	701a      	strb	r2, [r3, #0]
					if( Received_Data[0] == Back_Car_ID )
 8001344:	7b3a      	ldrb	r2, [r7, #12]
 8001346:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <Wireless_Receiving+0x1fc>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	429a      	cmp	r2, r3
 800134c:	d13e      	bne.n	80013cc <Wireless_Receiving+0x1d8>
						Back_Car_ID = 0;
 800134e:	4b28      	ldr	r3, [pc, #160]	@ (80013f0 <Wireless_Receiving+0x1fc>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
				break;
 8001354:	e03a      	b.n	80013cc <Wireless_Receiving+0x1d8>
				else if(Is_Back){
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	2b00      	cmp	r3, #0
 800135c:	d036      	beq.n	80013cc <Wireless_Receiving+0x1d8>
					Back_Car_ID = Received_Data[0];
 800135e:	7b3a      	ldrb	r2, [r7, #12]
 8001360:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <Wireless_Receiving+0x1fc>)
 8001362:	701a      	strb	r2, [r3, #0]
					if( Received_Data[0] == Front_Car_ID )
 8001364:	7b3a      	ldrb	r2, [r7, #12]
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <Wireless_Receiving+0x1f8>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d12e      	bne.n	80013cc <Wireless_Receiving+0x1d8>
						Front_Car_ID = 0;
 800136e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ec <Wireless_Receiving+0x1f8>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
				break;
 8001374:	e02a      	b.n	80013cc <Wireless_Receiving+0x1d8>
				if( ( Received_Data[2] == CAR_ID ) && ( Received_Data[0] == Front_Car_ID ) )
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	2b11      	cmp	r3, #17
 800137a:	d129      	bne.n	80013d0 <Wireless_Receiving+0x1dc>
 800137c:	7b3a      	ldrb	r2, [r7, #12]
 800137e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ec <Wireless_Receiving+0x1f8>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	d124      	bne.n	80013d0 <Wireless_Receiving+0x1dc>
					_vSSD1306_EmergencyElectronicBrake();
 8001386:	f7ff fc6d 	bl	8000c64 <_vSSD1306_EmergencyElectronicBrake>
					SSD1306_UpdateScreen();
 800138a:	f000 f9c5 	bl	8001718 <SSD1306_UpdateScreen>
				break;
 800138e:	e01f      	b.n	80013d0 <Wireless_Receiving+0x1dc>
				if( ( Received_Data[2] == CAR_ID ) && ( Received_Data[0] == Front_Car_ID ) )
 8001390:	7bbb      	ldrb	r3, [r7, #14]
 8001392:	2b11      	cmp	r3, #17
 8001394:	d11e      	bne.n	80013d4 <Wireless_Receiving+0x1e0>
 8001396:	7b3a      	ldrb	r2, [r7, #12]
 8001398:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <Wireless_Receiving+0x1f8>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d119      	bne.n	80013d4 <Wireless_Receiving+0x1e0>
					_vSSD1306_DontPassWarning(DontPassWarningDirection_Left) ;
 80013a0:	20bb      	movs	r0, #187	@ 0xbb
 80013a2:	f7ff fc9d 	bl	8000ce0 <_vSSD1306_DontPassWarning>
					SSD1306_UpdateScreen() ;
 80013a6:	f000 f9b7 	bl	8001718 <SSD1306_UpdateScreen>
				break ;
 80013aa:	e013      	b.n	80013d4 <Wireless_Receiving+0x1e0>
				if( ( Received_Data[2] == CAR_ID ) && ( Received_Data[0] == Front_Car_ID ) )
 80013ac:	7bbb      	ldrb	r3, [r7, #14]
 80013ae:	2b11      	cmp	r3, #17
 80013b0:	d112      	bne.n	80013d8 <Wireless_Receiving+0x1e4>
 80013b2:	7b3a      	ldrb	r2, [r7, #12]
 80013b4:	4b0d      	ldr	r3, [pc, #52]	@ (80013ec <Wireless_Receiving+0x1f8>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d10d      	bne.n	80013d8 <Wireless_Receiving+0x1e4>
					_vSSD1306_DontPassWarning(DontPassWarningDirection_Right) ;
 80013bc:	20aa      	movs	r0, #170	@ 0xaa
 80013be:	f7ff fc8f 	bl	8000ce0 <_vSSD1306_DontPassWarning>
					SSD1306_UpdateScreen() ;
 80013c2:	f000 f9a9 	bl	8001718 <SSD1306_UpdateScreen>
				break ;
 80013c6:	e007      	b.n	80013d8 <Wireless_Receiving+0x1e4>
				break;
 80013c8:	bf00      	nop
 80013ca:	e006      	b.n	80013da <Wireless_Receiving+0x1e6>
				break;
 80013cc:	bf00      	nop
 80013ce:	e004      	b.n	80013da <Wireless_Receiving+0x1e6>
				break;
 80013d0:	bf00      	nop
 80013d2:	e002      	b.n	80013da <Wireless_Receiving+0x1e6>
				break ;
 80013d4:	bf00      	nop
 80013d6:	e000      	b.n	80013da <Wireless_Receiving+0x1e6>
				break ;
 80013d8:	bf00      	nop
			}

		}
		osDelay(1);
 80013da:	2001      	movs	r0, #1
 80013dc:	f006 fc13 	bl	8007c06 <osDelay>
		if(NRF24_available()){
 80013e0:	e70c      	b.n	80011fc <Wireless_Receiving+0x8>
 80013e2:	bf00      	nop
 80013e4:	2000052c 	.word	0x2000052c
 80013e8:	20000f0c 	.word	0x20000f0c
 80013ec:	20000f10 	.word	0x20000f10
 80013f0:	20000f11 	.word	0x20000f11

080013f4 <FCW_Algorithm>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_FCW_Algorithm */
void FCW_Algorithm(void *argument)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN FCW_Algorithm */
	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(EventGroupHandle, FCW_ASSERTED , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <FCW_Algorithm+0x24>)
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
 8001404:	2200      	movs	r2, #0
 8001406:	2103      	movs	r1, #3
 8001408:	f006 fc9a 	bl	8007d40 <osEventFlagsWait>

		/* Implement the Algorithm
		 * */
		/* buzzer on as warning */
		_vSSD1306_ForwardCollisionWarning();
 800140c:	f7ff fbb0 	bl	8000b70 <_vSSD1306_ForwardCollisionWarning>
		SSD1306_UpdateScreen() ;
 8001410:	f000 f982 	bl	8001718 <SSD1306_UpdateScreen>
		osEventFlagsWait(EventGroupHandle, FCW_ASSERTED , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 8001414:	bf00      	nop
 8001416:	e7f1      	b.n	80013fc <FCW_Algorithm+0x8>
 8001418:	20000530 	.word	0x20000530

0800141c <EEBL_Algorithm>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_EEBL_Algorithm */
void EEBL_Algorithm(void *argument)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN EEBL_Algorithm */
	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(EventGroupHandle, EEBL_ASSERTED , osFlagsWaitAny , HAL_MAX_DELAY ) ;
 8001424:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <EEBL_Algorithm+0x64>)
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
 800142c:	2200      	movs	r2, #0
 800142e:	2102      	movs	r1, #2
 8001430:	f006 fc86 	bl	8007d40 <osEventFlagsWait>

		/* Implement the Algorithm
		 * */
		uint8_t MessageToWarnBackCar[]={CAR_ID,EEBL_ID,Back_Car_ID};
 8001434:	2311      	movs	r3, #17
 8001436:	733b      	strb	r3, [r7, #12]
 8001438:	2360      	movs	r3, #96	@ 0x60
 800143a:	737b      	strb	r3, [r7, #13]
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <EEBL_Algorithm+0x68>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	73bb      	strb	r3, [r7, #14]
		/* Send Message to the Raspberry Pi to Take Actions and Stop Motor */
		HAL_UART_Transmit(&huart1, (uint8_t*)RPI_STOP, 1, HAL_MAX_DELAY ) ;
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	2201      	movs	r2, #1
 8001448:	2100      	movs	r1, #0
 800144a:	480f      	ldr	r0, [pc, #60]	@ (8001488 <EEBL_Algorithm+0x6c>)
 800144c:	f005 f8f6 	bl	800663c <HAL_UART_Transmit>

		/* Send warning to the Backward Vehicle to check on Algorithm via NRF */
		osMutexAcquire(NRF_MutexHandle, HAL_MAX_DELAY) ;
 8001450:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <EEBL_Algorithm+0x70>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	4618      	mov	r0, r3
 800145a:	f006 fd5c 	bl	8007f16 <osMutexAcquire>

		NRF24_stopListening();
 800145e:	f001 f9c3 	bl	80027e8 <NRF24_stopListening>
		NRF24_write( MessageToWarnBackCar , 3 ) ;
 8001462:	f107 030c 	add.w	r3, r7, #12
 8001466:	2103      	movs	r1, #3
 8001468:	4618      	mov	r0, r3
 800146a:	f001 f9c9 	bl	8002800 <NRF24_write>
		NRF24_startListening();
 800146e:	f001 f995 	bl	800279c <NRF24_startListening>

		osMutexRelease(NRF_MutexHandle);
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <EEBL_Algorithm+0x70>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f006 fd98 	bl	8007fac <osMutexRelease>
	{
 800147c:	bf00      	nop
 800147e:	e7d1      	b.n	8001424 <EEBL_Algorithm+0x8>
 8001480:	20000530 	.word	0x20000530
 8001484:	20000f11 	.word	0x20000f11
 8001488:	20000460 	.word	0x20000460
 800148c:	2000052c 	.word	0x2000052c

08001490 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a04      	ldr	r2, [pc, #16]	@ (80014b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d101      	bne.n	80014a6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80014a2:	f001 fd47 	bl	8002f34 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40000800 	.word	0x40000800

080014b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <Error_Handler+0x8>

080014c0 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60ba      	str	r2, [r7, #8]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4603      	mov	r3, r0
 80014cc:	81fb      	strh	r3, [r7, #14]
 80014ce:	460b      	mov	r3, r1
 80014d0:	81bb      	strh	r3, [r7, #12]
 80014d2:	4613      	mov	r3, r2
 80014d4:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80014d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014da:	3307      	adds	r3, #7
 80014dc:	2b00      	cmp	r3, #0
 80014de:	da00      	bge.n	80014e2 <SSD1306_DrawBitmap+0x22>
 80014e0:	3307      	adds	r3, #7
 80014e2:	10db      	asrs	r3, r3, #3
 80014e4:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	82bb      	strh	r3, [r7, #20]
 80014ee:	e044      	b.n	800157a <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 80014f0:	2300      	movs	r3, #0
 80014f2:	827b      	strh	r3, [r7, #18]
 80014f4:	e02f      	b.n	8001556 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 80014f6:	8a7b      	ldrh	r3, [r7, #18]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d003      	beq.n	8001508 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	75fb      	strb	r3, [r7, #23]
 8001506:	e012      	b.n	800152e <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001508:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800150c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001510:	fb03 f202 	mul.w	r2, r3, r2
 8001514:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001518:	2b00      	cmp	r3, #0
 800151a:	da00      	bge.n	800151e <SSD1306_DrawBitmap+0x5e>
 800151c:	3307      	adds	r3, #7
 800151e:	10db      	asrs	r3, r3, #3
 8001520:	b21b      	sxth	r3, r3
 8001522:	4413      	add	r3, r2
 8001524:	461a      	mov	r2, r3
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	4413      	add	r3, r2
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 800152e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001532:	2b00      	cmp	r3, #0
 8001534:	da09      	bge.n	800154a <SSD1306_DrawBitmap+0x8a>
 8001536:	89fa      	ldrh	r2, [r7, #14]
 8001538:	8a7b      	ldrh	r3, [r7, #18]
 800153a:	4413      	add	r3, r2
 800153c:	b29b      	uxth	r3, r3
 800153e:	89b9      	ldrh	r1, [r7, #12]
 8001540:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f000 f92d 	bl	80017a4 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 800154a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800154e:	b29b      	uxth	r3, r3
 8001550:	3301      	adds	r3, #1
 8001552:	b29b      	uxth	r3, r3
 8001554:	827b      	strh	r3, [r7, #18]
 8001556:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800155a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800155e:	429a      	cmp	r2, r3
 8001560:	dbc9      	blt.n	80014f6 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8001562:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001566:	b29b      	uxth	r3, r3
 8001568:	3301      	adds	r3, #1
 800156a:	b29b      	uxth	r3, r3
 800156c:	82bb      	strh	r3, [r7, #20]
 800156e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001572:	b29b      	uxth	r3, r3
 8001574:	3301      	adds	r3, #1
 8001576:	b29b      	uxth	r3, r3
 8001578:	81bb      	strh	r3, [r7, #12]
 800157a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800157e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001582:	429a      	cmp	r2, r3
 8001584:	dbb4      	blt.n	80014f0 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001586:	bf00      	nop
 8001588:	bf00      	nop
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001596:	f000 fb8d 	bl	8001cb4 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800159a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800159e:	2201      	movs	r2, #1
 80015a0:	2178      	movs	r1, #120	@ 0x78
 80015a2:	485b      	ldr	r0, [pc, #364]	@ (8001710 <SSD1306_Init+0x180>)
 80015a4:	f002 fde6 	bl	8004174 <HAL_I2C_IsDeviceReady>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e0a9      	b.n	8001706 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80015b2:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80015b6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015b8:	e002      	b.n	80015c0 <SSD1306_Init+0x30>
		p--;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3b01      	subs	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f9      	bne.n	80015ba <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80015c6:	22ae      	movs	r2, #174	@ 0xae
 80015c8:	2100      	movs	r1, #0
 80015ca:	2078      	movs	r0, #120	@ 0x78
 80015cc:	f000 fbee 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80015d0:	2220      	movs	r2, #32
 80015d2:	2100      	movs	r1, #0
 80015d4:	2078      	movs	r0, #120	@ 0x78
 80015d6:	f000 fbe9 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80015da:	2210      	movs	r2, #16
 80015dc:	2100      	movs	r1, #0
 80015de:	2078      	movs	r0, #120	@ 0x78
 80015e0:	f000 fbe4 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80015e4:	22b0      	movs	r2, #176	@ 0xb0
 80015e6:	2100      	movs	r1, #0
 80015e8:	2078      	movs	r0, #120	@ 0x78
 80015ea:	f000 fbdf 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80015ee:	22c8      	movs	r2, #200	@ 0xc8
 80015f0:	2100      	movs	r1, #0
 80015f2:	2078      	movs	r0, #120	@ 0x78
 80015f4:	f000 fbda 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80015f8:	2200      	movs	r2, #0
 80015fa:	2100      	movs	r1, #0
 80015fc:	2078      	movs	r0, #120	@ 0x78
 80015fe:	f000 fbd5 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001602:	2210      	movs	r2, #16
 8001604:	2100      	movs	r1, #0
 8001606:	2078      	movs	r0, #120	@ 0x78
 8001608:	f000 fbd0 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800160c:	2240      	movs	r2, #64	@ 0x40
 800160e:	2100      	movs	r1, #0
 8001610:	2078      	movs	r0, #120	@ 0x78
 8001612:	f000 fbcb 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001616:	2281      	movs	r2, #129	@ 0x81
 8001618:	2100      	movs	r1, #0
 800161a:	2078      	movs	r0, #120	@ 0x78
 800161c:	f000 fbc6 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001620:	22ff      	movs	r2, #255	@ 0xff
 8001622:	2100      	movs	r1, #0
 8001624:	2078      	movs	r0, #120	@ 0x78
 8001626:	f000 fbc1 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800162a:	22a1      	movs	r2, #161	@ 0xa1
 800162c:	2100      	movs	r1, #0
 800162e:	2078      	movs	r0, #120	@ 0x78
 8001630:	f000 fbbc 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001634:	22a6      	movs	r2, #166	@ 0xa6
 8001636:	2100      	movs	r1, #0
 8001638:	2078      	movs	r0, #120	@ 0x78
 800163a:	f000 fbb7 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800163e:	22a8      	movs	r2, #168	@ 0xa8
 8001640:	2100      	movs	r1, #0
 8001642:	2078      	movs	r0, #120	@ 0x78
 8001644:	f000 fbb2 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001648:	223f      	movs	r2, #63	@ 0x3f
 800164a:	2100      	movs	r1, #0
 800164c:	2078      	movs	r0, #120	@ 0x78
 800164e:	f000 fbad 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001652:	22a4      	movs	r2, #164	@ 0xa4
 8001654:	2100      	movs	r1, #0
 8001656:	2078      	movs	r0, #120	@ 0x78
 8001658:	f000 fba8 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800165c:	22d3      	movs	r2, #211	@ 0xd3
 800165e:	2100      	movs	r1, #0
 8001660:	2078      	movs	r0, #120	@ 0x78
 8001662:	f000 fba3 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001666:	2200      	movs	r2, #0
 8001668:	2100      	movs	r1, #0
 800166a:	2078      	movs	r0, #120	@ 0x78
 800166c:	f000 fb9e 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001670:	22d5      	movs	r2, #213	@ 0xd5
 8001672:	2100      	movs	r1, #0
 8001674:	2078      	movs	r0, #120	@ 0x78
 8001676:	f000 fb99 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800167a:	22f0      	movs	r2, #240	@ 0xf0
 800167c:	2100      	movs	r1, #0
 800167e:	2078      	movs	r0, #120	@ 0x78
 8001680:	f000 fb94 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001684:	22d9      	movs	r2, #217	@ 0xd9
 8001686:	2100      	movs	r1, #0
 8001688:	2078      	movs	r0, #120	@ 0x78
 800168a:	f000 fb8f 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800168e:	2222      	movs	r2, #34	@ 0x22
 8001690:	2100      	movs	r1, #0
 8001692:	2078      	movs	r0, #120	@ 0x78
 8001694:	f000 fb8a 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001698:	22da      	movs	r2, #218	@ 0xda
 800169a:	2100      	movs	r1, #0
 800169c:	2078      	movs	r0, #120	@ 0x78
 800169e:	f000 fb85 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80016a2:	2212      	movs	r2, #18
 80016a4:	2100      	movs	r1, #0
 80016a6:	2078      	movs	r0, #120	@ 0x78
 80016a8:	f000 fb80 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80016ac:	22db      	movs	r2, #219	@ 0xdb
 80016ae:	2100      	movs	r1, #0
 80016b0:	2078      	movs	r0, #120	@ 0x78
 80016b2:	f000 fb7b 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80016b6:	2220      	movs	r2, #32
 80016b8:	2100      	movs	r1, #0
 80016ba:	2078      	movs	r0, #120	@ 0x78
 80016bc:	f000 fb76 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80016c0:	228d      	movs	r2, #141	@ 0x8d
 80016c2:	2100      	movs	r1, #0
 80016c4:	2078      	movs	r0, #120	@ 0x78
 80016c6:	f000 fb71 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80016ca:	2214      	movs	r2, #20
 80016cc:	2100      	movs	r1, #0
 80016ce:	2078      	movs	r0, #120	@ 0x78
 80016d0:	f000 fb6c 	bl	8001dac <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80016d4:	22af      	movs	r2, #175	@ 0xaf
 80016d6:	2100      	movs	r1, #0
 80016d8:	2078      	movs	r0, #120	@ 0x78
 80016da:	f000 fb67 	bl	8001dac <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80016de:	222e      	movs	r2, #46	@ 0x2e
 80016e0:	2100      	movs	r1, #0
 80016e2:	2078      	movs	r0, #120	@ 0x78
 80016e4:	f000 fb62 	bl	8001dac <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f000 f843 	bl	8001774 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80016ee:	f000 f813 	bl	8001718 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80016f2:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <SSD1306_Init+0x184>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <SSD1306_Init+0x184>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80016fe:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <SSD1306_Init+0x184>)
 8001700:	2201      	movs	r2, #1
 8001702:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001704:	2301      	movs	r3, #1
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000324 	.word	0x20000324
 8001714:	20001324 	.word	0x20001324

08001718 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800171e:	2300      	movs	r3, #0
 8001720:	71fb      	strb	r3, [r7, #7]
 8001722:	e01d      	b.n	8001760 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	3b50      	subs	r3, #80	@ 0x50
 8001728:	b2db      	uxtb	r3, r3
 800172a:	461a      	mov	r2, r3
 800172c:	2100      	movs	r1, #0
 800172e:	2078      	movs	r0, #120	@ 0x78
 8001730:	f000 fb3c 	bl	8001dac <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001734:	2200      	movs	r2, #0
 8001736:	2100      	movs	r1, #0
 8001738:	2078      	movs	r0, #120	@ 0x78
 800173a:	f000 fb37 	bl	8001dac <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800173e:	2210      	movs	r2, #16
 8001740:	2100      	movs	r1, #0
 8001742:	2078      	movs	r0, #120	@ 0x78
 8001744:	f000 fb32 	bl	8001dac <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	01db      	lsls	r3, r3, #7
 800174c:	4a08      	ldr	r2, [pc, #32]	@ (8001770 <SSD1306_UpdateScreen+0x58>)
 800174e:	441a      	add	r2, r3
 8001750:	2380      	movs	r3, #128	@ 0x80
 8001752:	2140      	movs	r1, #64	@ 0x40
 8001754:	2078      	movs	r0, #120	@ 0x78
 8001756:	f000 fac3 	bl	8001ce0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	3301      	adds	r3, #1
 800175e:	71fb      	strb	r3, [r7, #7]
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	2b07      	cmp	r3, #7
 8001764:	d9de      	bls.n	8001724 <SSD1306_UpdateScreen+0xc>
	}
}
 8001766:	bf00      	nop
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000f24 	.word	0x20000f24

08001774 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <SSD1306_Fill+0x14>
 8001784:	2300      	movs	r3, #0
 8001786:	e000      	b.n	800178a <SSD1306_Fill+0x16>
 8001788:	23ff      	movs	r3, #255	@ 0xff
 800178a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800178e:	4619      	mov	r1, r3
 8001790:	4803      	ldr	r0, [pc, #12]	@ (80017a0 <SSD1306_Fill+0x2c>)
 8001792:	f00a f859 	bl	800b848 <memset>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000f24 	.word	0x20000f24

080017a4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	80fb      	strh	r3, [r7, #6]
 80017ae:	460b      	mov	r3, r1
 80017b0:	80bb      	strh	r3, [r7, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	70fb      	strb	r3, [r7, #3]
	if (
 80017b6:	88fb      	ldrh	r3, [r7, #6]
 80017b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80017ba:	d848      	bhi.n	800184e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80017bc:	88bb      	ldrh	r3, [r7, #4]
 80017be:	2b3f      	cmp	r3, #63	@ 0x3f
 80017c0:	d845      	bhi.n	800184e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80017c2:	4b26      	ldr	r3, [pc, #152]	@ (800185c <SSD1306_DrawPixel+0xb8>)
 80017c4:	791b      	ldrb	r3, [r3, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	bf0c      	ite	eq
 80017d0:	2301      	moveq	r3, #1
 80017d2:	2300      	movne	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80017d8:	78fb      	ldrb	r3, [r7, #3]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d11a      	bne.n	8001814 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017de:	88fa      	ldrh	r2, [r7, #6]
 80017e0:	88bb      	ldrh	r3, [r7, #4]
 80017e2:	08db      	lsrs	r3, r3, #3
 80017e4:	b298      	uxth	r0, r3
 80017e6:	4603      	mov	r3, r0
 80017e8:	01db      	lsls	r3, r3, #7
 80017ea:	4413      	add	r3, r2
 80017ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001860 <SSD1306_DrawPixel+0xbc>)
 80017ee:	5cd3      	ldrb	r3, [r2, r3]
 80017f0:	b25a      	sxtb	r2, r3
 80017f2:	88bb      	ldrh	r3, [r7, #4]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	2101      	movs	r1, #1
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	4313      	orrs	r3, r2
 8001802:	b259      	sxtb	r1, r3
 8001804:	88fa      	ldrh	r2, [r7, #6]
 8001806:	4603      	mov	r3, r0
 8001808:	01db      	lsls	r3, r3, #7
 800180a:	4413      	add	r3, r2
 800180c:	b2c9      	uxtb	r1, r1
 800180e:	4a14      	ldr	r2, [pc, #80]	@ (8001860 <SSD1306_DrawPixel+0xbc>)
 8001810:	54d1      	strb	r1, [r2, r3]
 8001812:	e01d      	b.n	8001850 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001814:	88fa      	ldrh	r2, [r7, #6]
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	08db      	lsrs	r3, r3, #3
 800181a:	b298      	uxth	r0, r3
 800181c:	4603      	mov	r3, r0
 800181e:	01db      	lsls	r3, r3, #7
 8001820:	4413      	add	r3, r2
 8001822:	4a0f      	ldr	r2, [pc, #60]	@ (8001860 <SSD1306_DrawPixel+0xbc>)
 8001824:	5cd3      	ldrb	r3, [r2, r3]
 8001826:	b25a      	sxtb	r2, r3
 8001828:	88bb      	ldrh	r3, [r7, #4]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	2101      	movs	r1, #1
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	b25b      	sxtb	r3, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	b25b      	sxtb	r3, r3
 800183a:	4013      	ands	r3, r2
 800183c:	b259      	sxtb	r1, r3
 800183e:	88fa      	ldrh	r2, [r7, #6]
 8001840:	4603      	mov	r3, r0
 8001842:	01db      	lsls	r3, r3, #7
 8001844:	4413      	add	r3, r2
 8001846:	b2c9      	uxtb	r1, r1
 8001848:	4a05      	ldr	r2, [pc, #20]	@ (8001860 <SSD1306_DrawPixel+0xbc>)
 800184a:	54d1      	strb	r1, [r2, r3]
 800184c:	e000      	b.n	8001850 <SSD1306_DrawPixel+0xac>
		return;
 800184e:	bf00      	nop
	}
}
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20001324 	.word	0x20001324
 8001860:	20000f24 	.word	0x20000f24

08001864 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	460a      	mov	r2, r1
 800186e:	80fb      	strh	r3, [r7, #6]
 8001870:	4613      	mov	r3, r2
 8001872:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001874:	4a05      	ldr	r2, [pc, #20]	@ (800188c <SSD1306_GotoXY+0x28>)
 8001876:	88fb      	ldrh	r3, [r7, #6]
 8001878:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800187a:	4a04      	ldr	r2, [pc, #16]	@ (800188c <SSD1306_GotoXY+0x28>)
 800187c:	88bb      	ldrh	r3, [r7, #4]
 800187e:	8053      	strh	r3, [r2, #2]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	20001324 	.word	0x20001324

08001890 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	6039      	str	r1, [r7, #0]
 800189a:	71fb      	strb	r3, [r7, #7]
 800189c:	4613      	mov	r3, r2
 800189e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80018a0:	4b39      	ldr	r3, [pc, #228]	@ (8001988 <SSD1306_Putc+0xf8>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
	if (
 80018ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80018ae:	dc07      	bgt.n	80018c0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80018b0:	4b35      	ldr	r3, [pc, #212]	@ (8001988 <SSD1306_Putc+0xf8>)
 80018b2:	885b      	ldrh	r3, [r3, #2]
 80018b4:	461a      	mov	r2, r3
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	785b      	ldrb	r3, [r3, #1]
 80018ba:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80018bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80018be:	dd01      	ble.n	80018c4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	e05d      	b.n	8001980 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	e04b      	b.n	8001962 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685a      	ldr	r2, [r3, #4]
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	3b20      	subs	r3, #32
 80018d2:	6839      	ldr	r1, [r7, #0]
 80018d4:	7849      	ldrb	r1, [r1, #1]
 80018d6:	fb01 f303 	mul.w	r3, r1, r3
 80018da:	4619      	mov	r1, r3
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	440b      	add	r3, r1
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	e030      	b.n	8001950 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d010      	beq.n	8001920 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80018fe:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <SSD1306_Putc+0xf8>)
 8001900:	881a      	ldrh	r2, [r3, #0]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	b29b      	uxth	r3, r3
 8001906:	4413      	add	r3, r2
 8001908:	b298      	uxth	r0, r3
 800190a:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <SSD1306_Putc+0xf8>)
 800190c:	885a      	ldrh	r2, [r3, #2]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	b29b      	uxth	r3, r3
 8001912:	4413      	add	r3, r2
 8001914:	b29b      	uxth	r3, r3
 8001916:	79ba      	ldrb	r2, [r7, #6]
 8001918:	4619      	mov	r1, r3
 800191a:	f7ff ff43 	bl	80017a4 <SSD1306_DrawPixel>
 800191e:	e014      	b.n	800194a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <SSD1306_Putc+0xf8>)
 8001922:	881a      	ldrh	r2, [r3, #0]
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	b29b      	uxth	r3, r3
 8001928:	4413      	add	r3, r2
 800192a:	b298      	uxth	r0, r3
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <SSD1306_Putc+0xf8>)
 800192e:	885a      	ldrh	r2, [r3, #2]
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	b29b      	uxth	r3, r3
 8001934:	4413      	add	r3, r2
 8001936:	b299      	uxth	r1, r3
 8001938:	79bb      	ldrb	r3, [r7, #6]
 800193a:	2b00      	cmp	r3, #0
 800193c:	bf0c      	ite	eq
 800193e:	2301      	moveq	r3, #1
 8001940:	2300      	movne	r3, #0
 8001942:	b2db      	uxtb	r3, r3
 8001944:	461a      	mov	r2, r3
 8001946:	f7ff ff2d 	bl	80017a4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	3301      	adds	r3, #1
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	4293      	cmp	r3, r2
 800195a:	d3c8      	bcc.n	80018ee <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	3301      	adds	r3, #1
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	785b      	ldrb	r3, [r3, #1]
 8001966:	461a      	mov	r2, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	4293      	cmp	r3, r2
 800196c:	d3ad      	bcc.n	80018ca <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <SSD1306_Putc+0xf8>)
 8001970:	881b      	ldrh	r3, [r3, #0]
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	7812      	ldrb	r2, [r2, #0]
 8001976:	4413      	add	r3, r2
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b03      	ldr	r3, [pc, #12]	@ (8001988 <SSD1306_Putc+0xf8>)
 800197c:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800197e:	79fb      	ldrb	r3, [r7, #7]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20001324 	.word	0x20001324

0800198c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	4613      	mov	r3, r2
 8001998:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800199a:	e012      	b.n	80019c2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	79fa      	ldrb	r2, [r7, #7]
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff73 	bl	8001890 <SSD1306_Putc>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d002      	beq.n	80019bc <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	e008      	b.n	80019ce <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	3301      	adds	r3, #1
 80019c0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1e8      	bne.n	800199c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	781b      	ldrb	r3, [r3, #0]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80019d6:	b590      	push	{r4, r7, lr}
 80019d8:	b087      	sub	sp, #28
 80019da:	af00      	add	r7, sp, #0
 80019dc:	4604      	mov	r4, r0
 80019de:	4608      	mov	r0, r1
 80019e0:	4611      	mov	r1, r2
 80019e2:	461a      	mov	r2, r3
 80019e4:	4623      	mov	r3, r4
 80019e6:	80fb      	strh	r3, [r7, #6]
 80019e8:	4603      	mov	r3, r0
 80019ea:	80bb      	strh	r3, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	807b      	strh	r3, [r7, #2]
 80019f0:	4613      	mov	r3, r2
 80019f2:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80019f4:	88fb      	ldrh	r3, [r7, #6]
 80019f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80019f8:	d901      	bls.n	80019fe <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80019fa:	237f      	movs	r3, #127	@ 0x7f
 80019fc:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80019fe:	887b      	ldrh	r3, [r7, #2]
 8001a00:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a02:	d901      	bls.n	8001a08 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001a04:	237f      	movs	r3, #127	@ 0x7f
 8001a06:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001a08:	88bb      	ldrh	r3, [r7, #4]
 8001a0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a0c:	d901      	bls.n	8001a12 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001a0e:	233f      	movs	r3, #63	@ 0x3f
 8001a10:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001a12:	883b      	ldrh	r3, [r7, #0]
 8001a14:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a16:	d901      	bls.n	8001a1c <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001a18:	233f      	movs	r3, #63	@ 0x3f
 8001a1a:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001a1c:	88fa      	ldrh	r2, [r7, #6]
 8001a1e:	887b      	ldrh	r3, [r7, #2]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d205      	bcs.n	8001a30 <SSD1306_DrawLine+0x5a>
 8001a24:	887a      	ldrh	r2, [r7, #2]
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	e004      	b.n	8001a3a <SSD1306_DrawLine+0x64>
 8001a30:	88fa      	ldrh	r2, [r7, #6]
 8001a32:	887b      	ldrh	r3, [r7, #2]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001a3c:	88ba      	ldrh	r2, [r7, #4]
 8001a3e:	883b      	ldrh	r3, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d205      	bcs.n	8001a50 <SSD1306_DrawLine+0x7a>
 8001a44:	883a      	ldrh	r2, [r7, #0]
 8001a46:	88bb      	ldrh	r3, [r7, #4]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	b21b      	sxth	r3, r3
 8001a4e:	e004      	b.n	8001a5a <SSD1306_DrawLine+0x84>
 8001a50:	88ba      	ldrh	r2, [r7, #4]
 8001a52:	883b      	ldrh	r3, [r7, #0]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8001a5c:	88fa      	ldrh	r2, [r7, #6]
 8001a5e:	887b      	ldrh	r3, [r7, #2]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d201      	bcs.n	8001a68 <SSD1306_DrawLine+0x92>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e001      	b.n	8001a6c <SSD1306_DrawLine+0x96>
 8001a68:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6c:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8001a6e:	88ba      	ldrh	r2, [r7, #4]
 8001a70:	883b      	ldrh	r3, [r7, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d201      	bcs.n	8001a7a <SSD1306_DrawLine+0xa4>
 8001a76:	2301      	movs	r3, #1
 8001a78:	e001      	b.n	8001a7e <SSD1306_DrawLine+0xa8>
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8001a80:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001a84:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dd06      	ble.n	8001a9a <SSD1306_DrawLine+0xc4>
 8001a8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a90:	0fda      	lsrs	r2, r3, #31
 8001a92:	4413      	add	r3, r2
 8001a94:	105b      	asrs	r3, r3, #1
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	e006      	b.n	8001aa8 <SSD1306_DrawLine+0xd2>
 8001a9a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a9e:	0fda      	lsrs	r2, r3, #31
 8001aa0:	4413      	add	r3, r2
 8001aa2:	105b      	asrs	r3, r3, #1
 8001aa4:	425b      	negs	r3, r3
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001aaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d129      	bne.n	8001b06 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001ab2:	883a      	ldrh	r2, [r7, #0]
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d205      	bcs.n	8001ac6 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001aba:	883b      	ldrh	r3, [r7, #0]
 8001abc:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001abe:	88bb      	ldrh	r3, [r7, #4]
 8001ac0:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001ac2:	893b      	ldrh	r3, [r7, #8]
 8001ac4:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001ac6:	887a      	ldrh	r2, [r7, #2]
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d205      	bcs.n	8001ada <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001ad6:	893b      	ldrh	r3, [r7, #8]
 8001ad8:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001ada:	88bb      	ldrh	r3, [r7, #4]
 8001adc:	82bb      	strh	r3, [r7, #20]
 8001ade:	e00c      	b.n	8001afa <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001ae0:	8ab9      	ldrh	r1, [r7, #20]
 8001ae2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff fe5b 	bl	80017a4 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001aee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	82bb      	strh	r3, [r7, #20]
 8001afa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001afe:	883b      	ldrh	r3, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	dded      	ble.n	8001ae0 <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8001b04:	e05f      	b.n	8001bc6 <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8001b06:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d129      	bne.n	8001b62 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001b0e:	883a      	ldrh	r2, [r7, #0]
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d205      	bcs.n	8001b22 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001b16:	883b      	ldrh	r3, [r7, #0]
 8001b18:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001b1a:	88bb      	ldrh	r3, [r7, #4]
 8001b1c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001b1e:	893b      	ldrh	r3, [r7, #8]
 8001b20:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001b22:	887a      	ldrh	r2, [r7, #2]
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d205      	bcs.n	8001b36 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001b2a:	887b      	ldrh	r3, [r7, #2]
 8001b2c:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001b2e:	88fb      	ldrh	r3, [r7, #6]
 8001b30:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001b32:	893b      	ldrh	r3, [r7, #8]
 8001b34:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	82bb      	strh	r3, [r7, #20]
 8001b3a:	e00c      	b.n	8001b56 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001b3c:	8abb      	ldrh	r3, [r7, #20]
 8001b3e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001b42:	88b9      	ldrh	r1, [r7, #4]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fe2d 	bl	80017a4 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001b4a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	3301      	adds	r3, #1
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	82bb      	strh	r3, [r7, #20]
 8001b56:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	dded      	ble.n	8001b3c <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8001b60:	e031      	b.n	8001bc6 <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001b62:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001b66:	88b9      	ldrh	r1, [r7, #4]
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fe1a 	bl	80017a4 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001b70:	88fa      	ldrh	r2, [r7, #6]
 8001b72:	887b      	ldrh	r3, [r7, #2]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d103      	bne.n	8001b80 <SSD1306_DrawLine+0x1aa>
 8001b78:	88ba      	ldrh	r2, [r7, #4]
 8001b7a:	883b      	ldrh	r3, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d021      	beq.n	8001bc4 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8001b80:	8afb      	ldrh	r3, [r7, #22]
 8001b82:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001b84:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001b88:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b8c:	425b      	negs	r3, r3
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	dd08      	ble.n	8001ba4 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8001b92:	8afa      	ldrh	r2, [r7, #22]
 8001b94:	8a3b      	ldrh	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001b9c:	89fa      	ldrh	r2, [r7, #14]
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8001ba4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ba8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	dad8      	bge.n	8001b62 <SSD1306_DrawLine+0x18c>
			err += dx;
 8001bb0:	8afa      	ldrh	r2, [r7, #22]
 8001bb2:	8a7b      	ldrh	r3, [r7, #18]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001bba:	89ba      	ldrh	r2, [r7, #12]
 8001bbc:	88bb      	ldrh	r3, [r7, #4]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001bc2:	e7ce      	b.n	8001b62 <SSD1306_DrawLine+0x18c>
			break;
 8001bc4:	bf00      	nop
		}
	}
}
 8001bc6:	371c      	adds	r7, #28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}

08001bcc <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001bcc:	b590      	push	{r4, r7, lr}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af02      	add	r7, sp, #8
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	4608      	mov	r0, r1
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4623      	mov	r3, r4
 8001bdc:	80fb      	strh	r3, [r7, #6]
 8001bde:	4603      	mov	r3, r0
 8001be0:	80bb      	strh	r3, [r7, #4]
 8001be2:	460b      	mov	r3, r1
 8001be4:	807b      	strh	r3, [r7, #2]
 8001be6:	4613      	mov	r3, r2
 8001be8:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bee:	d853      	bhi.n	8001c98 <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 8001bf0:	88bb      	ldrh	r3, [r7, #4]
 8001bf2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bf4:	d850      	bhi.n	8001c98 <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001bf6:	88fa      	ldrh	r2, [r7, #6]
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bfe:	dd03      	ble.n	8001c08 <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001c06:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001c08:	88ba      	ldrh	r2, [r7, #4]
 8001c0a:	883b      	ldrh	r3, [r7, #0]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c10:	dd03      	ble.n	8001c1a <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001c12:	88bb      	ldrh	r3, [r7, #4]
 8001c14:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001c18:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8001c1a:	88fa      	ldrh	r2, [r7, #6]
 8001c1c:	887b      	ldrh	r3, [r7, #2]
 8001c1e:	4413      	add	r3, r2
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	88bc      	ldrh	r4, [r7, #4]
 8001c24:	88b9      	ldrh	r1, [r7, #4]
 8001c26:	88f8      	ldrh	r0, [r7, #6]
 8001c28:	7e3b      	ldrb	r3, [r7, #24]
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	f7ff fed2 	bl	80019d6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8001c32:	88ba      	ldrh	r2, [r7, #4]
 8001c34:	883b      	ldrh	r3, [r7, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	b299      	uxth	r1, r3
 8001c3a:	88fa      	ldrh	r2, [r7, #6]
 8001c3c:	887b      	ldrh	r3, [r7, #2]
 8001c3e:	4413      	add	r3, r2
 8001c40:	b29c      	uxth	r4, r3
 8001c42:	88ba      	ldrh	r2, [r7, #4]
 8001c44:	883b      	ldrh	r3, [r7, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	88f8      	ldrh	r0, [r7, #6]
 8001c4c:	7e3b      	ldrb	r3, [r7, #24]
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	4613      	mov	r3, r2
 8001c52:	4622      	mov	r2, r4
 8001c54:	f7ff febf 	bl	80019d6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8001c58:	88ba      	ldrh	r2, [r7, #4]
 8001c5a:	883b      	ldrh	r3, [r7, #0]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	b29c      	uxth	r4, r3
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	88b9      	ldrh	r1, [r7, #4]
 8001c64:	88f8      	ldrh	r0, [r7, #6]
 8001c66:	7e3b      	ldrb	r3, [r7, #24]
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	f7ff feb3 	bl	80019d6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8001c70:	88fa      	ldrh	r2, [r7, #6]
 8001c72:	887b      	ldrh	r3, [r7, #2]
 8001c74:	4413      	add	r3, r2
 8001c76:	b298      	uxth	r0, r3
 8001c78:	88fa      	ldrh	r2, [r7, #6]
 8001c7a:	887b      	ldrh	r3, [r7, #2]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	b29c      	uxth	r4, r3
 8001c80:	88ba      	ldrh	r2, [r7, #4]
 8001c82:	883b      	ldrh	r3, [r7, #0]
 8001c84:	4413      	add	r3, r2
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	88b9      	ldrh	r1, [r7, #4]
 8001c8a:	7e3b      	ldrb	r3, [r7, #24]
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	4622      	mov	r2, r4
 8001c92:	f7ff fea0 	bl	80019d6 <SSD1306_DrawLine>
 8001c96:	e000      	b.n	8001c9a <SSD1306_DrawRectangle+0xce>
		return;
 8001c98:	bf00      	nop
}
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd90      	pop	{r4, r7, pc}

08001ca0 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	f7ff fd65 	bl	8001774 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001caa:	f7ff fd35 	bl	8001718 <SSD1306_UpdateScreen>
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <ssd1306_I2C_Init+0x28>)
 8001cbc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001cbe:	e002      	b.n	8001cc6 <ssd1306_I2C_Init+0x12>
		p--;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1f9      	bne.n	8001cc0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001ccc:	bf00      	nop
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	0003d090 	.word	0x0003d090

08001ce0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001ce0:	b590      	push	{r4, r7, lr}
 8001ce2:	b0c7      	sub	sp, #284	@ 0x11c
 8001ce4:	af02      	add	r7, sp, #8
 8001ce6:	4604      	mov	r4, r0
 8001ce8:	4608      	mov	r0, r1
 8001cea:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001cee:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001cf2:	600a      	str	r2, [r1, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001cfa:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001cfe:	4622      	mov	r2, r4
 8001d00:	701a      	strb	r2, [r3, #0]
 8001d02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d06:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d16:	460a      	mov	r2, r1
 8001d18:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001d1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d22:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d26:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001d2a:	7812      	ldrb	r2, [r2, #0]
 8001d2c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001d34:	e015      	b.n	8001d62 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001d36:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d3a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d3e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001d42:	6812      	ldr	r2, [r2, #0]
 8001d44:	441a      	add	r2, r3
 8001d46:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	7811      	ldrb	r1, [r2, #0]
 8001d4e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d52:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001d56:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001d58:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001d62:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d6c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001d70:	8812      	ldrh	r2, [r2, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d8df      	bhi.n	8001d36 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001d76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d7a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b299      	uxth	r1, r3
 8001d82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d86:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	f107 020c 	add.w	r2, r7, #12
 8001d94:	200a      	movs	r0, #10
 8001d96:	9000      	str	r0, [sp, #0]
 8001d98:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <ssd1306_I2C_WriteMulti+0xc8>)
 8001d9a:	f002 f8ed 	bl	8003f78 <HAL_I2C_Master_Transmit>
}
 8001d9e:	bf00      	nop
 8001da0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd90      	pop	{r4, r7, pc}
 8001da8:	20000324 	.word	0x20000324

08001dac <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af02      	add	r7, sp, #8
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
 8001db6:	460b      	mov	r3, r1
 8001db8:	71bb      	strb	r3, [r7, #6]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001dbe:	79bb      	ldrb	r3, [r7, #6]
 8001dc0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001dc2:	797b      	ldrb	r3, [r7, #5]
 8001dc4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	b299      	uxth	r1, r3
 8001dca:	f107 020c 	add.w	r2, r7, #12
 8001dce:	230a      	movs	r3, #10
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	4803      	ldr	r0, [pc, #12]	@ (8001de4 <ssd1306_I2C_Write+0x38>)
 8001dd6:	f002 f8cf 	bl	8003f78 <HAL_I2C_Master_Transmit>
}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000324 	.word	0x20000324

08001de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_MspInit+0x54>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df6:	4a11      	ldr	r2, [pc, #68]	@ (8001e3c <HAL_MspInit+0x54>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_MspInit+0x54>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	603b      	str	r3, [r7, #0]
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <HAL_MspInit+0x54>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <HAL_MspInit+0x54>)
 8001e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e1a:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <HAL_MspInit+0x54>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e26:	2200      	movs	r2, #0
 8001e28:	210f      	movs	r1, #15
 8001e2a:	f06f 0001 	mvn.w	r0, #1
 8001e2e:	f001 f97d 	bl	800312c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800

08001e40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a19      	ldr	r2, [pc, #100]	@ (8001ec4 <HAL_I2C_MspInit+0x84>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d12b      	bne.n	8001eba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	4b18      	ldr	r3, [pc, #96]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a17      	ldr	r2, [pc, #92]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b15      	ldr	r3, [pc, #84]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e7e:	23c0      	movs	r3, #192	@ 0xc0
 8001e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e82:	2312      	movs	r3, #18
 8001e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e8e:	2304      	movs	r3, #4
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	480c      	ldr	r0, [pc, #48]	@ (8001ecc <HAL_I2C_MspInit+0x8c>)
 8001e9a:	f001 fd73 	bl	8003984 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	4a08      	ldr	r2, [pc, #32]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001ea8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <HAL_I2C_MspInit+0x88>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001eba:	bf00      	nop
 8001ebc:	3728      	adds	r7, #40	@ 0x28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40005400 	.word	0x40005400
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020400 	.word	0x40020400

08001ed0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a19      	ldr	r2, [pc, #100]	@ (8001f54 <HAL_SPI_MspInit+0x84>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d12b      	bne.n	8001f4a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	4a17      	ldr	r2, [pc, #92]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001efc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a10      	ldr	r2, [pc, #64]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <HAL_SPI_MspInit+0x88>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f2a:	23e0      	movs	r3, #224	@ 0xe0
 8001f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 0314 	add.w	r3, r7, #20
 8001f42:	4619      	mov	r1, r3
 8001f44:	4805      	ldr	r0, [pc, #20]	@ (8001f5c <HAL_SPI_MspInit+0x8c>)
 8001f46:	f001 fd1d 	bl	8003984 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f4a:	bf00      	nop
 8001f4c:	3728      	adds	r7, #40	@ 0x28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40013000 	.word	0x40013000
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020000 	.word	0x40020000

08001f60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe0 <HAL_TIM_Base_MspInit+0x80>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d116      	bne.n	8001fa0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001f7c:	f043 0302 	orr.w	r3, r3, #2
 8001f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f82:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2105      	movs	r1, #5
 8001f92:	201d      	movs	r0, #29
 8001f94:	f001 f8ca 	bl	800312c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f98:	201d      	movs	r0, #29
 8001f9a:	f001 f8e3 	bl	8003164 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001f9e:	e01a      	b.n	8001fd6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a10      	ldr	r2, [pc, #64]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x88>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d115      	bne.n	8001fd6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_TIM_Base_MspInit+0x84>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2105      	movs	r1, #5
 8001fca:	2019      	movs	r0, #25
 8001fcc:	f001 f8ae 	bl	800312c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001fd0:	2019      	movs	r0, #25
 8001fd2:	f001 f8c7 	bl	8003164 <HAL_NVIC_EnableIRQ>
}
 8001fd6:	bf00      	nop
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40000400 	.word	0x40000400
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40014400 	.word	0x40014400

08001fec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	@ 0x28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a35      	ldr	r2, [pc, #212]	@ (80020e0 <HAL_UART_MspInit+0xf4>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d163      	bne.n	80020d6 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002016:	4a33      	ldr	r2, [pc, #204]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 8002018:	f043 0310 	orr.w	r3, r3, #16
 800201c:	6453      	str	r3, [r2, #68]	@ 0x44
 800201e:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	f003 0310 	and.w	r3, r3, #16
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	4b2d      	ldr	r3, [pc, #180]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	4a2c      	ldr	r2, [pc, #176]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
 800203a:	4b2a      	ldr	r3, [pc, #168]	@ (80020e4 <HAL_UART_MspInit+0xf8>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002046:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800204a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002054:	2303      	movs	r3, #3
 8002056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002058:	2307      	movs	r3, #7
 800205a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	4619      	mov	r1, r3
 8002062:	4821      	ldr	r0, [pc, #132]	@ (80020e8 <HAL_UART_MspInit+0xfc>)
 8002064:	f001 fc8e 	bl	8003984 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002068:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <HAL_UART_MspInit+0x100>)
 800206a:	4a21      	ldr	r2, [pc, #132]	@ (80020f0 <HAL_UART_MspInit+0x104>)
 800206c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800206e:	4b1f      	ldr	r3, [pc, #124]	@ (80020ec <HAL_UART_MspInit+0x100>)
 8002070:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002074:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002076:	4b1d      	ldr	r3, [pc, #116]	@ (80020ec <HAL_UART_MspInit+0x100>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800207c:	4b1b      	ldr	r3, [pc, #108]	@ (80020ec <HAL_UART_MspInit+0x100>)
 800207e:	2200      	movs	r2, #0
 8002080:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002082:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <HAL_UART_MspInit+0x100>)
 8002084:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002088:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_UART_MspInit+0x100>)
 800208c:	2200      	movs	r2, #0
 800208e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002090:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <HAL_UART_MspInit+0x100>)
 8002092:	2200      	movs	r2, #0
 8002094:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_UART_MspInit+0x100>)
 8002098:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800209c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <HAL_UART_MspInit+0x100>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020a4:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_UART_MspInit+0x100>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80020aa:	4810      	ldr	r0, [pc, #64]	@ (80020ec <HAL_UART_MspInit+0x100>)
 80020ac:	f001 f868 	bl	8003180 <HAL_DMA_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80020b6:	f7ff f9fd 	bl	80014b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a0b      	ldr	r2, [pc, #44]	@ (80020ec <HAL_UART_MspInit+0x100>)
 80020be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020c0:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <HAL_UART_MspInit+0x100>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80020c6:	2200      	movs	r2, #0
 80020c8:	2105      	movs	r1, #5
 80020ca:	2025      	movs	r0, #37	@ 0x25
 80020cc:	f001 f82e 	bl	800312c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020d0:	2025      	movs	r0, #37	@ 0x25
 80020d2:	f001 f847 	bl	8003164 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020d6:	bf00      	nop
 80020d8:	3728      	adds	r7, #40	@ 0x28
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40011000 	.word	0x40011000
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40020000 	.word	0x40020000
 80020ec:	200004a8 	.word	0x200004a8
 80020f0:	40026440 	.word	0x40026440

080020f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08e      	sub	sp, #56	@ 0x38
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	4b33      	ldr	r3, [pc, #204]	@ (80021d8 <HAL_InitTick+0xe4>)
 800210a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210c:	4a32      	ldr	r2, [pc, #200]	@ (80021d8 <HAL_InitTick+0xe4>)
 800210e:	f043 0304 	orr.w	r3, r3, #4
 8002112:	6413      	str	r3, [r2, #64]	@ 0x40
 8002114:	4b30      	ldr	r3, [pc, #192]	@ (80021d8 <HAL_InitTick+0xe4>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002120:	f107 0210 	add.w	r2, r7, #16
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	4611      	mov	r1, r2
 800212a:	4618      	mov	r0, r3
 800212c:	f003 f804 	bl	8005138 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002136:	2b00      	cmp	r3, #0
 8002138:	d103      	bne.n	8002142 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800213a:	f002 ffd5 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 800213e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002140:	e004      	b.n	800214c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002142:	f002 ffd1 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8002146:	4603      	mov	r3, r0
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800214c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800214e:	4a23      	ldr	r2, [pc, #140]	@ (80021dc <HAL_InitTick+0xe8>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	0c9b      	lsrs	r3, r3, #18
 8002156:	3b01      	subs	r3, #1
 8002158:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800215a:	4b21      	ldr	r3, [pc, #132]	@ (80021e0 <HAL_InitTick+0xec>)
 800215c:	4a21      	ldr	r2, [pc, #132]	@ (80021e4 <HAL_InitTick+0xf0>)
 800215e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002160:	4b1f      	ldr	r3, [pc, #124]	@ (80021e0 <HAL_InitTick+0xec>)
 8002162:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002166:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002168:	4a1d      	ldr	r2, [pc, #116]	@ (80021e0 <HAL_InitTick+0xec>)
 800216a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216c:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800216e:	4b1c      	ldr	r3, [pc, #112]	@ (80021e0 <HAL_InitTick+0xec>)
 8002170:	2200      	movs	r2, #0
 8002172:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002174:	4b1a      	ldr	r3, [pc, #104]	@ (80021e0 <HAL_InitTick+0xec>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800217a:	4b19      	ldr	r3, [pc, #100]	@ (80021e0 <HAL_InitTick+0xec>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002180:	4817      	ldr	r0, [pc, #92]	@ (80021e0 <HAL_InitTick+0xec>)
 8002182:	f003 fde1 	bl	8005d48 <HAL_TIM_Base_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800218c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002190:	2b00      	cmp	r3, #0
 8002192:	d11b      	bne.n	80021cc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002194:	4812      	ldr	r0, [pc, #72]	@ (80021e0 <HAL_InitTick+0xec>)
 8002196:	f003 fe27 	bl	8005de8 <HAL_TIM_Base_Start_IT>
 800219a:	4603      	mov	r3, r0
 800219c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80021a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d111      	bne.n	80021cc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021a8:	201e      	movs	r0, #30
 80021aa:	f000 ffdb 	bl	8003164 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b0f      	cmp	r3, #15
 80021b2:	d808      	bhi.n	80021c6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80021b4:	2200      	movs	r2, #0
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	201e      	movs	r0, #30
 80021ba:	f000 ffb7 	bl	800312c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <HAL_InitTick+0xf4>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	e002      	b.n	80021cc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80021cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3738      	adds	r7, #56	@ 0x38
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40023800 	.word	0x40023800
 80021dc:	431bde83 	.word	0x431bde83
 80021e0:	2000132c 	.word	0x2000132c
 80021e4:	40000800 	.word	0x40000800
 80021e8:	200002ac 	.word	0x200002ac

080021ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <NMI_Handler+0x4>

080021f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <HardFault_Handler+0x4>

080021fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <MemManage_Handler+0x4>

08002204 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <BusFault_Handler+0x4>

0800220c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <UsageFault_Handler+0x4>

08002214 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002226:	2004      	movs	r0, #4
 8002228:	f001 fd4a 	bl	8003cc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}

08002230 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002236:	f003 fe39 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000418 	.word	0x20000418

08002244 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002248:	4802      	ldr	r0, [pc, #8]	@ (8002254 <TIM3_IRQHandler+0x10>)
 800224a:	f003 fe2f 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200003d0 	.word	0x200003d0

08002258 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <TIM4_IRQHandler+0x10>)
 800225e:	f003 fe25 	bl	8005eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2000132c 	.word	0x2000132c

0800226c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <USART1_IRQHandler+0x10>)
 8002272:	f004 fa93 	bl	800679c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000460 	.word	0x20000460

08002280 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002284:	4802      	ldr	r0, [pc, #8]	@ (8002290 <DMA2_Stream2_IRQHandler+0x10>)
 8002286:	f001 f913 	bl	80034b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200004a8 	.word	0x200004a8

08002294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002298:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <SystemInit+0x20>)
 800229a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800229e:	4a05      	ldr	r2, [pc, #20]	@ (80022b4 <SystemInit+0x20>)
 80022a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022bc:	f7ff ffea 	bl	8002294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022c0:	480c      	ldr	r0, [pc, #48]	@ (80022f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022c2:	490d      	ldr	r1, [pc, #52]	@ (80022f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022c4:	4a0d      	ldr	r2, [pc, #52]	@ (80022fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c8:	e002      	b.n	80022d0 <LoopCopyDataInit>

080022ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ce:	3304      	adds	r3, #4

080022d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d4:	d3f9      	bcc.n	80022ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002304 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022dc:	e001      	b.n	80022e2 <LoopFillZerobss>

080022de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e0:	3204      	adds	r2, #4

080022e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e4:	d3fb      	bcc.n	80022de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022e6:	f009 fabd 	bl	800b864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ea:	f7fe f907 	bl	80004fc <main>
  bx  lr    
 80022ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f8:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 80022fc:	0800c460 	.word	0x0800c460
  ldr r2, =_sbss
 8002300:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8002304:	20005e8c 	.word	0x20005e8c

08002308 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002308:	e7fe      	b.n	8002308 <ADC_IRQHandler>
	...

0800230c <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;
#endif
//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8002318:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <NRF24_DelayMicroSeconds+0x3c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0b      	ldr	r2, [pc, #44]	@ (800234c <NRF24_DelayMicroSeconds+0x40>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	0c9a      	lsrs	r2, r3, #18
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	fb02 f303 	mul.w	r3, r2, r3
 800232a:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 800232c:	bf00      	nop
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1e5a      	subs	r2, r3, #1
 8002332:	60fa      	str	r2, [r7, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1fa      	bne.n	800232e <NRF24_DelayMicroSeconds+0x22>
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	200002a8 	.word	0x200002a8
 800234c:	165e9f81 	.word	0x165e9f81

08002350 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d008      	beq.n	8002370 <NRF24_csn+0x20>
 800235e:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <NRF24_csn+0x38>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <NRF24_csn+0x3c>)
 8002364:	8811      	ldrh	r1, [r2, #0]
 8002366:	2201      	movs	r2, #1
 8002368:	4618      	mov	r0, r3
 800236a:	f001 fc8f 	bl	8003c8c <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 800236e:	e007      	b.n	8002380 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <NRF24_csn+0x38>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a05      	ldr	r2, [pc, #20]	@ (800238c <NRF24_csn+0x3c>)
 8002376:	8811      	ldrh	r1, [r2, #0]
 8002378:	2200      	movs	r2, #0
 800237a:	4618      	mov	r0, r3
 800237c:	f001 fc86 	bl	8003c8c <HAL_GPIO_WritePin>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20001388 	.word	0x20001388
 800238c:	2000138c 	.word	0x2000138c

08002390 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <NRF24_ce+0x20>
 800239e:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <NRF24_ce+0x38>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a0a      	ldr	r2, [pc, #40]	@ (80023cc <NRF24_ce+0x3c>)
 80023a4:	8811      	ldrh	r1, [r2, #0]
 80023a6:	2201      	movs	r2, #1
 80023a8:	4618      	mov	r0, r3
 80023aa:	f001 fc6f 	bl	8003c8c <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80023ae:	e007      	b.n	80023c0 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80023b0:	4b05      	ldr	r3, [pc, #20]	@ (80023c8 <NRF24_ce+0x38>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a05      	ldr	r2, [pc, #20]	@ (80023cc <NRF24_ce+0x3c>)
 80023b6:	8811      	ldrh	r1, [r2, #0]
 80023b8:	2200      	movs	r2, #0
 80023ba:	4618      	mov	r0, r3
 80023bc:	f001 fc66 	bl	8003c8c <HAL_GPIO_WritePin>
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20001388 	.word	0x20001388
 80023cc:	2000138e 	.word	0x2000138e

080023d0 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 80023da:	2000      	movs	r0, #0
 80023dc:	f7ff ffb8 	bl	8002350 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	f003 031f 	and.w	r3, r3, #31
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80023ea:	f107 010c 	add.w	r1, r7, #12
 80023ee:	2364      	movs	r3, #100	@ 0x64
 80023f0:	2201      	movs	r2, #1
 80023f2:	480a      	ldr	r0, [pc, #40]	@ (800241c <NRF24_read_register+0x4c>)
 80023f4:	f002 ff5b 	bl	80052ae <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80023f8:	f107 030c 	add.w	r3, r7, #12
 80023fc:	1c59      	adds	r1, r3, #1
 80023fe:	2364      	movs	r3, #100	@ 0x64
 8002400:	2201      	movs	r2, #1
 8002402:	4806      	ldr	r0, [pc, #24]	@ (800241c <NRF24_read_register+0x4c>)
 8002404:	f003 f896 	bl	8005534 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8002408:	7b7b      	ldrb	r3, [r7, #13]
 800240a:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 800240c:	2001      	movs	r0, #1
 800240e:	f7ff ff9f 	bl	8002350 <NRF24_csn>
	return retData;
 8002412:	7bfb      	ldrb	r3, [r7, #15]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20001390 	.word	0x20001390

08002420 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	6039      	str	r1, [r7, #0]
 800242a:	71fb      	strb	r3, [r7, #7]
 800242c:	4613      	mov	r3, r2
 800242e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8002430:	2000      	movs	r0, #0
 8002432:	f7ff ff8d 	bl	8002350 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 031f 	and.w	r3, r3, #31
 800243c:	b2db      	uxtb	r3, r3
 800243e:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002440:	f107 010c 	add.w	r1, r7, #12
 8002444:	2364      	movs	r3, #100	@ 0x64
 8002446:	2201      	movs	r2, #1
 8002448:	4808      	ldr	r0, [pc, #32]	@ (800246c <NRF24_read_registerN+0x4c>)
 800244a:	f002 ff30 	bl	80052ae <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800244e:	79bb      	ldrb	r3, [r7, #6]
 8002450:	b29a      	uxth	r2, r3
 8002452:	2364      	movs	r3, #100	@ 0x64
 8002454:	6839      	ldr	r1, [r7, #0]
 8002456:	4805      	ldr	r0, [pc, #20]	@ (800246c <NRF24_read_registerN+0x4c>)
 8002458:	f003 f86c 	bl	8005534 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 800245c:	2001      	movs	r0, #1
 800245e:	f7ff ff77 	bl	8002350 <NRF24_csn>
}
 8002462:	bf00      	nop
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20001390 	.word	0x20001390

08002470 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	71fb      	strb	r3, [r7, #7]
 800247c:	4613      	mov	r3, r2
 800247e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 8002480:	2000      	movs	r0, #0
 8002482:	f7ff ff65 	bl	8002350 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f043 0320 	orr.w	r3, r3, #32
 800248c:	b2db      	uxtb	r3, r3
 800248e:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8002490:	79bb      	ldrb	r3, [r7, #6]
 8002492:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8002494:	f107 010c 	add.w	r1, r7, #12
 8002498:	2364      	movs	r3, #100	@ 0x64
 800249a:	2202      	movs	r2, #2
 800249c:	4804      	ldr	r0, [pc, #16]	@ (80024b0 <NRF24_write_register+0x40>)
 800249e:	f002 ff06 	bl	80052ae <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 80024a2:	2001      	movs	r0, #1
 80024a4:	f7ff ff54 	bl	8002350 <NRF24_csn>
}
 80024a8:	bf00      	nop
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20001390 	.word	0x20001390

080024b4 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	4613      	mov	r3, r2
 80024c2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(NRF_CSN_LOW);
 80024c4:	2000      	movs	r0, #0
 80024c6:	f7ff ff43 	bl	8002350 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f043 0320 	orr.w	r3, r3, #32
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80024d4:	f107 010c 	add.w	r1, r7, #12
 80024d8:	2364      	movs	r3, #100	@ 0x64
 80024da:	2201      	movs	r2, #1
 80024dc:	4808      	ldr	r0, [pc, #32]	@ (8002500 <NRF24_write_registerN+0x4c>)
 80024de:	f002 fee6 	bl	80052ae <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80024e2:	79bb      	ldrb	r3, [r7, #6]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	2364      	movs	r3, #100	@ 0x64
 80024e8:	6839      	ldr	r1, [r7, #0]
 80024ea:	4805      	ldr	r0, [pc, #20]	@ (8002500 <NRF24_write_registerN+0x4c>)
 80024ec:	f002 fedf 	bl	80052ae <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 80024f0:	2001      	movs	r0, #1
 80024f2:	f7ff ff2d 	bl	8002350 <NRF24_csn>
}
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20001390 	.word	0x20001390

08002504 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(NRF_CSN_LOW);
 8002510:	2000      	movs	r0, #0
 8002512:	f7ff ff1d 	bl	8002350 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8002516:	23a0      	movs	r3, #160	@ 0xa0
 8002518:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 800251a:	f107 010f 	add.w	r1, r7, #15
 800251e:	2364      	movs	r3, #100	@ 0x64
 8002520:	2201      	movs	r2, #1
 8002522:	4808      	ldr	r0, [pc, #32]	@ (8002544 <NRF24_write_payload+0x40>)
 8002524:	f002 fec3 	bl	80052ae <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	b29a      	uxth	r2, r3
 800252c:	2364      	movs	r3, #100	@ 0x64
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4804      	ldr	r0, [pc, #16]	@ (8002544 <NRF24_write_payload+0x40>)
 8002532:	f002 febc 	bl	80052ae <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(NRF_CSN_HIGH);
 8002536:	2001      	movs	r0, #1
 8002538:	f7ff ff0a 	bl	8002350 <NRF24_csn>
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20001390 	.word	0x20001390

08002548 <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8002554:	f000 fa82 	bl	8002a5c <NRF24_getPayloadSize>
 8002558:	4603      	mov	r3, r0
 800255a:	461a      	mov	r2, r3
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	4293      	cmp	r3, r2
 8002560:	d303      	bcc.n	800256a <NRF24_read_payload+0x22>
 8002562:	f000 fa7b 	bl	8002a5c <NRF24_getPayloadSize>
 8002566:	4603      	mov	r3, r0
 8002568:	e000      	b.n	800256c <NRF24_read_payload+0x24>
 800256a:	78fb      	ldrb	r3, [r7, #3]
 800256c:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(NRF_CSN_LOW);
 800256e:	2000      	movs	r0, #0
 8002570:	f7ff feee 	bl	8002350 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8002574:	2361      	movs	r3, #97	@ 0x61
 8002576:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8002578:	f107 010e 	add.w	r1, r7, #14
 800257c:	2364      	movs	r3, #100	@ 0x64
 800257e:	2201      	movs	r2, #1
 8002580:	4808      	ldr	r0, [pc, #32]	@ (80025a4 <NRF24_read_payload+0x5c>)
 8002582:	f002 fe94 	bl	80052ae <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	b29a      	uxth	r2, r3
 800258a:	2364      	movs	r3, #100	@ 0x64
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4805      	ldr	r0, [pc, #20]	@ (80025a4 <NRF24_read_payload+0x5c>)
 8002590:	f002 ffd0 	bl	8005534 <HAL_SPI_Receive>
	NRF24_csn(NRF_CSN_HIGH);
 8002594:	2001      	movs	r0, #1
 8002596:	f7ff fedb 	bl	8002350 <NRF24_csn>
}
 800259a:	bf00      	nop
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20001390 	.word	0x20001390

080025a8 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80025ac:	21ff      	movs	r1, #255	@ 0xff
 80025ae:	20e1      	movs	r0, #225	@ 0xe1
 80025b0:	f7ff ff5e 	bl	8002470 <NRF24_write_register>
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80025bc:	21ff      	movs	r1, #255	@ 0xff
 80025be:	20e2      	movs	r0, #226	@ 0xe2
 80025c0:	f7ff ff56 	bl	8002470 <NRF24_write_register>
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80025ce:	2007      	movs	r0, #7
 80025d0:	f7ff fefe 	bl	80023d0 <NRF24_read_register>
 80025d4:	4603      	mov	r3, r0
 80025d6:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80025d8:	79fb      	ldrb	r3, [r7, #7]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <NRF24_begin>:

//12. Begin function
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 80025e4:	b084      	sub	sp, #16
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	f107 0c10 	add.w	ip, r7, #16
 80025f0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	//Copy SPI handle variable
		memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80025f4:	4b64      	ldr	r3, [pc, #400]	@ (8002788 <NRF24_begin+0x1a4>)
 80025f6:	4618      	mov	r0, r3
 80025f8:	f107 0310 	add.w	r3, r7, #16
 80025fc:	2258      	movs	r2, #88	@ 0x58
 80025fe:	4619      	mov	r1, r3
 8002600:	f009 f954 	bl	800b8ac <memcpy>
		//Copy Pins and Port variables
		nrf24_PORT = NRF_PORT;
 8002604:	4b61      	ldr	r3, [pc, #388]	@ (800278c <NRF24_begin+0x1a8>)
 8002606:	4a62      	ldr	r2, [pc, #392]	@ (8002790 <NRF24_begin+0x1ac>)
 8002608:	601a      	str	r2, [r3, #0]
		nrf24_CSN_PIN = NRF_CSN_PIN_Pin;
 800260a:	4b62      	ldr	r3, [pc, #392]	@ (8002794 <NRF24_begin+0x1b0>)
 800260c:	2208      	movs	r2, #8
 800260e:	801a      	strh	r2, [r3, #0]
		nrf24_CE_PIN = NRF_CE_PIN_Pin;
 8002610:	4b61      	ldr	r3, [pc, #388]	@ (8002798 <NRF24_begin+0x1b4>)
 8002612:	2210      	movs	r2, #16
 8002614:	801a      	strh	r2, [r3, #0]

	//Put pins to idle state
	NRF24_csn(NRF_CSN_HIGH);
 8002616:	2001      	movs	r0, #1
 8002618:	f7ff fe9a 	bl	8002350 <NRF24_csn>
	NRF24_ce(0);
 800261c:	2000      	movs	r0, #0
 800261e:	f7ff feb7 	bl	8002390 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8002622:	2005      	movs	r0, #5
 8002624:	f000 fca6 	bl	8002f74 <HAL_Delay>
/**************************************************************/
/**************************************************************/
/**************************************************************/
	//**** Soft Reset Registers default values ****//
    //Pages    53 to 58
	NRF24_write_register(REG_CONFIG, 0x08);
 8002628:	2108      	movs	r1, #8
 800262a:	2000      	movs	r0, #0
 800262c:	f7ff ff20 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_EN_AA, 0x3f);
 8002630:	213f      	movs	r1, #63	@ 0x3f
 8002632:	2001      	movs	r0, #1
 8002634:	f7ff ff1c 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_EN_RXADDR, 0x03);
 8002638:	2103      	movs	r1, #3
 800263a:	2002      	movs	r0, #2
 800263c:	f7ff ff18 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_AW, 0x03);
 8002640:	2103      	movs	r1, #3
 8002642:	2003      	movs	r0, #3
 8002644:	f7ff ff14 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_RETR, 0x03);
 8002648:	2103      	movs	r1, #3
 800264a:	2004      	movs	r0, #4
 800264c:	f7ff ff10 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RF_CH, 0x02);
 8002650:	2102      	movs	r1, #2
 8002652:	2005      	movs	r0, #5
 8002654:	f7ff ff0c 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RF_SETUP, 0x0f);
 8002658:	210f      	movs	r1, #15
 800265a:	2006      	movs	r0, #6
 800265c:	f7ff ff08 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_STATUS, 0x0e);
 8002660:	210e      	movs	r1, #14
 8002662:	2007      	movs	r0, #7
 8002664:	f7ff ff04 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_OBSERVE_TX, 0x00);
 8002668:	2100      	movs	r1, #0
 800266a:	2008      	movs	r0, #8
 800266c:	f7ff ff00 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_CD, 0x00);
 8002670:	2100      	movs	r1, #0
 8002672:	2009      	movs	r0, #9
 8002674:	f7ff fefc 	bl	8002470 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 8002678:	23e7      	movs	r3, #231	@ 0xe7
 800267a:	713b      	strb	r3, [r7, #4]
 800267c:	23e7      	movs	r3, #231	@ 0xe7
 800267e:	70fb      	strb	r3, [r7, #3]
 8002680:	23e7      	movs	r3, #231	@ 0xe7
 8002682:	70bb      	strb	r3, [r7, #2]
 8002684:	23e7      	movs	r3, #231	@ 0xe7
 8002686:	707b      	strb	r3, [r7, #1]
 8002688:	23e7      	movs	r3, #231	@ 0xe7
 800268a:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_RX_ADDR_P0, pipeAddrVar, 5);
 800268c:	463b      	mov	r3, r7
 800268e:	2205      	movs	r2, #5
 8002690:	4619      	mov	r1, r3
 8002692:	200a      	movs	r0, #10
 8002694:	f7ff ff0e 	bl	80024b4 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 8002698:	23c2      	movs	r3, #194	@ 0xc2
 800269a:	713b      	strb	r3, [r7, #4]
 800269c:	23c2      	movs	r3, #194	@ 0xc2
 800269e:	70fb      	strb	r3, [r7, #3]
 80026a0:	23c2      	movs	r3, #194	@ 0xc2
 80026a2:	70bb      	strb	r3, [r7, #2]
 80026a4:	23c2      	movs	r3, #194	@ 0xc2
 80026a6:	707b      	strb	r3, [r7, #1]
 80026a8:	23c2      	movs	r3, #194	@ 0xc2
 80026aa:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_RX_ADDR_P1, pipeAddrVar, 5);
 80026ac:	463b      	mov	r3, r7
 80026ae:	2205      	movs	r2, #5
 80026b0:	4619      	mov	r1, r3
 80026b2:	200b      	movs	r0, #11
 80026b4:	f7ff fefe 	bl	80024b4 <NRF24_write_registerN>
	NRF24_write_register(REG_RX_ADDR_P2, 0xC3);
 80026b8:	21c3      	movs	r1, #195	@ 0xc3
 80026ba:	200c      	movs	r0, #12
 80026bc:	f7ff fed8 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P3, 0xC4);
 80026c0:	21c4      	movs	r1, #196	@ 0xc4
 80026c2:	200d      	movs	r0, #13
 80026c4:	f7ff fed4 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P4, 0xC5);
 80026c8:	21c5      	movs	r1, #197	@ 0xc5
 80026ca:	200e      	movs	r0, #14
 80026cc:	f7ff fed0 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P5, 0xC6);
 80026d0:	21c6      	movs	r1, #198	@ 0xc6
 80026d2:	200f      	movs	r0, #15
 80026d4:	f7ff fecc 	bl	8002470 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80026d8:	23e7      	movs	r3, #231	@ 0xe7
 80026da:	713b      	strb	r3, [r7, #4]
 80026dc:	23e7      	movs	r3, #231	@ 0xe7
 80026de:	70fb      	strb	r3, [r7, #3]
 80026e0:	23e7      	movs	r3, #231	@ 0xe7
 80026e2:	70bb      	strb	r3, [r7, #2]
 80026e4:	23e7      	movs	r3, #231	@ 0xe7
 80026e6:	707b      	strb	r3, [r7, #1]
 80026e8:	23e7      	movs	r3, #231	@ 0xe7
 80026ea:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(REG_TX_ADDR, pipeAddrVar, 5);
 80026ec:	463b      	mov	r3, r7
 80026ee:	2205      	movs	r2, #5
 80026f0:	4619      	mov	r1, r3
 80026f2:	2010      	movs	r0, #16
 80026f4:	f7ff fede 	bl	80024b4 <NRF24_write_registerN>
	NRF24_write_register(REG_RX_PW_P0, 0);
 80026f8:	2100      	movs	r1, #0
 80026fa:	2011      	movs	r0, #17
 80026fc:	f7ff feb8 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P1, 0);
 8002700:	2100      	movs	r1, #0
 8002702:	2012      	movs	r0, #18
 8002704:	f7ff feb4 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P2, 0);
 8002708:	2100      	movs	r1, #0
 800270a:	2013      	movs	r0, #19
 800270c:	f7ff feb0 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P3, 0);
 8002710:	2100      	movs	r1, #0
 8002712:	2014      	movs	r0, #20
 8002714:	f7ff feac 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P4, 0);
 8002718:	2100      	movs	r1, #0
 800271a:	2015      	movs	r0, #21
 800271c:	f7ff fea8 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P5, 0);
 8002720:	2100      	movs	r1, #0
 8002722:	2016      	movs	r0, #22
 8002724:	f7ff fea4 	bl	8002470 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 8002728:	f000 fbc8 	bl	8002ebc <NRF24_ACTIVATE_cmd>
	NRF24_write_register(REG_DYNPD, 0);
 800272c:	2100      	movs	r1, #0
 800272e:	201c      	movs	r0, #28
 8002730:	f7ff fe9e 	bl	8002470 <NRF24_write_register>
	NRF24_write_register(REG_FEATURE, 0);
 8002734:	2100      	movs	r1, #0
 8002736:	201d      	movs	r0, #29
 8002738:	f7ff fe9a 	bl	8002470 <NRF24_write_register>
    //Debugging With UART
#if DEBUG_ENABLED ==	ENABLED
	printRadioSettings();
#endif
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 800273c:	210f      	movs	r1, #15
 800273e:	200f      	movs	r0, #15
 8002740:	f000 f944 	bl	80029cc <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 8002744:	2003      	movs	r0, #3
 8002746:	f000 fa2a 	bl	8002b9e <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_1MBPS);
 800274a:	2000      	movs	r0, #0
 800274c:	f000 fa60 	bl	8002c10 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8002750:	2002      	movs	r0, #2
 8002752:	f000 faa3 	bl	8002c9c <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8002756:	f000 f9f5 	bl	8002b44 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 800275a:	2020      	movs	r0, #32
 800275c:	f000 f966 	bl	8002a2c <NRF24_setPayloadSize>
//	Interrupts Handling
#if TX_INTERRUPT == ENABLED
	NRF24_ActivateTXInterrupt();
#endif
#if RX_INTERRUPT == ENABLED
	NRF24_ActivateRXInterrupt();
 8002760:	f000 fac4 	bl	8002cec <NRF24_ActivateRXInterrupt>
#endif
#if MAX_RT_INTERRUPT == ENABLED
	NRF24_ActivateMaxInterrupt();
#endif
	//Reset status register
	NRF24_resetStatus();
 8002764:	f000 fba2 	bl	8002eac <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 8002768:	204c      	movs	r0, #76	@ 0x4c
 800276a:	f000 f94a 	bl	8002a02 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 800276e:	f7ff ff1b 	bl	80025a8 <NRF24_flush_tx>
	NRF24_flush_rx();
 8002772:	f7ff ff21 	bl	80025b8 <NRF24_flush_rx>

	NRF24_powerDown();
 8002776:	f000 face 	bl	8002d16 <NRF24_powerDown>

}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002784:	b004      	add	sp, #16
 8002786:	4770      	bx	lr
 8002788:	20001390 	.word	0x20001390
 800278c:	20001388 	.word	0x20001388
 8002790:	40020000 	.word	0x40020000
 8002794:	2000138c 	.word	0x2000138c
 8002798:	2000138e 	.word	0x2000138e

0800279c <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 80027a0:	2000      	movs	r0, #0
 80027a2:	f7ff fe15 	bl	80023d0 <NRF24_read_register>
 80027a6:	4603      	mov	r3, r0
 80027a8:	f043 0303 	orr.w	r3, r3, #3
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	4619      	mov	r1, r3
 80027b0:	2000      	movs	r0, #0
 80027b2:	f7ff fe5d 	bl	8002470 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 80027b6:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <NRF24_startListening+0x48>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	4313      	orrs	r3, r2
 80027be:	d004      	beq.n	80027ca <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 80027c0:	2205      	movs	r2, #5
 80027c2:	4908      	ldr	r1, [pc, #32]	@ (80027e4 <NRF24_startListening+0x48>)
 80027c4:	200a      	movs	r0, #10
 80027c6:	f7ff fe75 	bl	80024b4 <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 80027ca:	f7ff feed 	bl	80025a8 <NRF24_flush_tx>
	NRF24_flush_rx();
 80027ce:	f7ff fef3 	bl	80025b8 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 80027d2:	2001      	movs	r0, #1
 80027d4:	f7ff fddc 	bl	8002390 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 80027d8:	2096      	movs	r0, #150	@ 0x96
 80027da:	f7ff fd97 	bl	800230c <NRF24_DelayMicroSeconds>
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20001378 	.word	0x20001378

080027e8 <NRF24_stopListening>:
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 80027ec:	2000      	movs	r0, #0
 80027ee:	f7ff fdcf 	bl	8002390 <NRF24_ce>
	NRF24_flush_tx();
 80027f2:	f7ff fed9 	bl	80025a8 <NRF24_flush_tx>
	NRF24_flush_rx();
 80027f6:	f7ff fedf 	bl	80025b8 <NRF24_flush_rx>
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	460b      	mov	r3, r1
 800280a:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 800280c:	f000 fb4e 	bl	8002eac <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8002810:	78fb      	ldrb	r3, [r7, #3]
 8002812:	4619      	mov	r1, r3
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 fabd 	bl	8002d94 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 800281a:	f000 fb9f 	bl	8002f5c <HAL_GetTick>
 800281e:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8002820:	230a      	movs	r3, #10
 8002822:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8002824:	f107 030d 	add.w	r3, r7, #13
 8002828:	2201      	movs	r2, #1
 800282a:	4619      	mov	r1, r3
 800282c:	2008      	movs	r0, #8
 800282e:	f7ff fdf7 	bl	8002420 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8002832:	f7ff fec9 	bl	80025c8 <NRF24_get_status>
 8002836:	4603      	mov	r3, r0
 8002838:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002840:	2b00      	cmp	r3, #0
 8002842:	d107      	bne.n	8002854 <NRF24_write+0x54>
 8002844:	f000 fb8a 	bl	8002f5c <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8e7      	bhi.n	8002824 <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8002854:	f107 010b 	add.w	r1, r7, #11
 8002858:	f107 030c 	add.w	r3, r7, #12
 800285c:	4a0c      	ldr	r2, [pc, #48]	@ (8002890 <NRF24_write+0x90>)
 800285e:	4618      	mov	r0, r3
 8002860:	f000 faf1 	bl	8002e46 <NRF24_whatHappened>
	retStatus = tx_ok;
 8002864:	7b3b      	ldrb	r3, [r7, #12]
 8002866:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8002868:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <NRF24_write+0x90>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8002870:	f000 f900 	bl	8002a74 <NRF24_getDynamicPayloadSize>
 8002874:	4603      	mov	r3, r0
 8002876:	461a      	mov	r2, r3
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <NRF24_write+0x94>)
 800287a:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 800287c:	f000 f80c 	bl	8002898 <NRF24_available>
	NRF24_flush_tx();
 8002880:	f7ff fe92 	bl	80025a8 <NRF24_flush_tx>
	return retStatus;
 8002884:	7bbb      	ldrb	r3, [r7, #14]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20001380 	.word	0x20001380
 8002894:	20001381 	.word	0x20001381

08002898 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 800289c:	2000      	movs	r0, #0
 800289e:	f000 fa49 	bl	8002d34 <NRF24_availablePipe>
 80028a2:	4603      	mov	r3, r0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff fe45 	bl	8002548 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 80028be:	2017      	movs	r0, #23
 80028c0:	f7ff fd86 	bl	80023d0 <NRF24_read_register>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 80028cc:	f7ff fe74 	bl	80025b8 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 80028d0:	f000 f8d0 	bl	8002a74 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	bf14      	ite	ne
 80028da:	2301      	movne	r3, #1
 80028dc:	2300      	moveq	r3, #0
 80028de:	b2db      	uxtb	r3, r3
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80028f2:	463b      	mov	r3, r7
 80028f4:	2205      	movs	r2, #5
 80028f6:	4619      	mov	r1, r3
 80028f8:	200a      	movs	r0, #10
 80028fa:	f7ff fddb 	bl	80024b4 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80028fe:	463b      	mov	r3, r7
 8002900:	2205      	movs	r2, #5
 8002902:	4619      	mov	r1, r3
 8002904:	2010      	movs	r0, #16
 8002906:	f7ff fdd5 	bl	80024b4 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 800290a:	2320      	movs	r3, #32
 800290c:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 800290e:	4b07      	ldr	r3, [pc, #28]	@ (800292c <NRF24_openWritingPipe+0x44>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	7bfa      	ldrb	r2, [r7, #15]
 8002914:	4293      	cmp	r3, r2
 8002916:	bf28      	it	cs
 8002918:	4613      	movcs	r3, r2
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4619      	mov	r1, r3
 800291e:	2011      	movs	r0, #17
 8002920:	f7ff fda6 	bl	8002470 <NRF24_write_register>
}
 8002924:	bf00      	nop
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20001382 	.word	0x20001382

08002930 <NRF24_openReadingPipe>:
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	4601      	mov	r1, r0
 8002938:	e9c7 2300 	strd	r2, r3, [r7]
 800293c:	460b      	mov	r3, r1
 800293e:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d104      	bne.n	8002950 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 8002946:	e9d7 2300 	ldrd	r2, r3, [r7]
 800294a:	491c      	ldr	r1, [pc, #112]	@ (80029bc <NRF24_openReadingPipe+0x8c>)
 800294c:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	2b06      	cmp	r3, #6
 8002954:	d82d      	bhi.n	80029b2 <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d808      	bhi.n	800296e <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 800295c:	7bfb      	ldrb	r3, [r7, #15]
 800295e:	4a18      	ldr	r2, [pc, #96]	@ (80029c0 <NRF24_openReadingPipe+0x90>)
 8002960:	5cd3      	ldrb	r3, [r2, r3]
 8002962:	4639      	mov	r1, r7
 8002964:	2205      	movs	r2, #5
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fda4 	bl	80024b4 <NRF24_write_registerN>
 800296c:	e007      	b.n	800297e <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	4a13      	ldr	r2, [pc, #76]	@ (80029c0 <NRF24_openReadingPipe+0x90>)
 8002972:	5cd3      	ldrb	r3, [r2, r3]
 8002974:	4639      	mov	r1, r7
 8002976:	2201      	movs	r2, #1
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fd9b 	bl	80024b4 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <NRF24_openReadingPipe+0x94>)
 8002982:	5cd3      	ldrb	r3, [r2, r3]
 8002984:	4a10      	ldr	r2, [pc, #64]	@ (80029c8 <NRF24_openReadingPipe+0x98>)
 8002986:	7812      	ldrb	r2, [r2, #0]
 8002988:	4611      	mov	r1, r2
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff fd70 	bl	8002470 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 8002990:	2002      	movs	r0, #2
 8002992:	f7ff fd1d 	bl	80023d0 <NRF24_read_register>
 8002996:	4603      	mov	r3, r0
 8002998:	b25a      	sxtb	r2, r3
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2101      	movs	r1, #1
 800299e:	fa01 f303 	lsl.w	r3, r1, r3
 80029a2:	b25b      	sxtb	r3, r3
 80029a4:	4313      	orrs	r3, r2
 80029a6:	b25b      	sxtb	r3, r3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	4619      	mov	r1, r3
 80029ac:	2002      	movs	r0, #2
 80029ae:	f7ff fd5f 	bl	8002470 <NRF24_write_register>
	}

}
 80029b2:	bf00      	nop
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20001378 	.word	0x20001378
 80029c0:	0800c334 	.word	0x0800c334
 80029c4:	0800c33c 	.word	0x0800c33c
 80029c8:	20001382 	.word	0x20001382

080029cc <NRF24_setRetries>:
/**************************************************************/
/**************************************************************/
//20 set transmit retries (rf24_Retries_e) and delay
//retransmits a packet if an ACK packet is not received
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	460a      	mov	r2, r1
 80029d6:	71fb      	strb	r3, [r7, #7]
 80029d8:	4613      	mov	r3, r2
 80029da:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	b25a      	sxtb	r2, r3
 80029e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80029e6:	f003 030f 	and.w	r3, r3, #15
 80029ea:	b25b      	sxtb	r3, r3
 80029ec:	4313      	orrs	r3, r2
 80029ee:	b25b      	sxtb	r3, r3
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	4619      	mov	r1, r3
 80029f4:	2004      	movs	r0, #4
 80029f6:	f7ff fd3b 	bl	8002470 <NRF24_write_register>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <NRF24_setChannel>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b084      	sub	sp, #16
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	4603      	mov	r3, r0
 8002a0a:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8002a0c:	237f      	movs	r3, #127	@ 0x7f
 8002a0e:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8002a10:	7bfa      	ldrb	r2, [r7, #15]
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	4293      	cmp	r3, r2
 8002a16:	bf28      	it	cs
 8002a18:	4613      	movcs	r3, r2
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	2005      	movs	r0, #5
 8002a20:	f7ff fd26 	bl	8002470 <NRF24_write_register>
}
 8002a24:	bf00      	nop
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <NRF24_setPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//22. Set payload size global variable that will be used in SPI Transmission
void NRF24_setPayloadSize(uint8_t size)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8002a36:	2320      	movs	r3, #32
 8002a38:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8002a3a:	7bfa      	ldrb	r2, [r7, #15]
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	bf28      	it	cs
 8002a42:	4613      	movcs	r3, r2
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4b04      	ldr	r3, [pc, #16]	@ (8002a58 <NRF24_setPayloadSize+0x2c>)
 8002a48:	701a      	strb	r2, [r3, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	20001382 	.word	0x20001382

08002a5c <NRF24_getPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	return payload_size;
 8002a60:	4b03      	ldr	r3, [pc, #12]	@ (8002a70 <NRF24_getPayloadSize+0x14>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20001382 	.word	0x20001382

08002a74 <NRF24_getDynamicPayloadSize>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8002a78:	2060      	movs	r0, #96	@ 0x60
 8002a7a:	f7ff fca9 	bl	80023d0 <NRF24_read_register>
 8002a7e:	4603      	mov	r3, r0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <NRF24_enableAckPayload>:
//25. Enable payload on Ackknowledge packet
void NRF24_enableAckPayload(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
	//Need to enable dynamic payload and Ack payload together
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8002a88:	201d      	movs	r0, #29
 8002a8a:	f7ff fca1 	bl	80023d0 <NRF24_read_register>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	f043 0306 	orr.w	r3, r3, #6
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	4619      	mov	r1, r3
 8002a98:	201d      	movs	r0, #29
 8002a9a:	f7ff fce9 	bl	8002470 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8002a9e:	201d      	movs	r0, #29
 8002aa0:	f7ff fc96 	bl	80023d0 <NRF24_read_register>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10c      	bne.n	8002ac4 <NRF24_enableAckPayload+0x40>
	{
		NRF24_ACTIVATE_cmd();
 8002aaa:	f000 fa07 	bl	8002ebc <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8002aae:	201d      	movs	r0, #29
 8002ab0:	f7ff fc8e 	bl	80023d0 <NRF24_read_register>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f043 0306 	orr.w	r3, r3, #6
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	4619      	mov	r1, r3
 8002abe:	201d      	movs	r0, #29
 8002ac0:	f7ff fcd6 	bl	8002470 <NRF24_write_register>
	}
	// Enable dynamic payload on pipes 0 & 1
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8002ac4:	201c      	movs	r0, #28
 8002ac6:	f7ff fc83 	bl	80023d0 <NRF24_read_register>
 8002aca:	4603      	mov	r3, r0
 8002acc:	f043 0303 	orr.w	r3, r3, #3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	201c      	movs	r0, #28
 8002ad6:	f7ff fccb 	bl	8002470 <NRF24_write_register>
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <NRF24_enableDynamicPayloads>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
//26. Enable dynamic payloads
void NRF24_enableDynamicPayloads(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
	//Enable dynamic payload through FEATURE register
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8002ae4:	201d      	movs	r0, #29
 8002ae6:	f7ff fc73 	bl	80023d0 <NRF24_read_register>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f043 0304 	orr.w	r3, r3, #4
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	4619      	mov	r1, r3
 8002af4:	201d      	movs	r0, #29
 8002af6:	f7ff fcbb 	bl	8002470 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8002afa:	201d      	movs	r0, #29
 8002afc:	f7ff fc68 	bl	80023d0 <NRF24_read_register>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10c      	bne.n	8002b20 <NRF24_enableDynamicPayloads+0x40>
	{
		NRF24_ACTIVATE_cmd();
 8002b06:	f000 f9d9 	bl	8002ebc <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 8002b0a:	201d      	movs	r0, #29
 8002b0c:	f7ff fc60 	bl	80023d0 <NRF24_read_register>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f043 0304 	orr.w	r3, r3, #4
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	4619      	mov	r1, r3
 8002b1a:	201d      	movs	r0, #29
 8002b1c:	f7ff fca8 	bl	8002470 <NRF24_write_register>
	}
	//Enable Dynamic payload on all pipes
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8002b20:	201c      	movs	r0, #28
 8002b22:	f7ff fc55 	bl	80023d0 <NRF24_read_register>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	4619      	mov	r1, r3
 8002b30:	201c      	movs	r0, #28
 8002b32:	f7ff fc9d 	bl	8002470 <NRF24_write_register>
  dynamic_payloads_enabled = true;
 8002b36:	4b02      	ldr	r3, [pc, #8]	@ (8002b40 <NRF24_enableDynamicPayloads+0x60>)
 8002b38:	2201      	movs	r2, #1
 8002b3a:	701a      	strb	r2, [r3, #0]

}
 8002b3c:	bf00      	nop
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20001383 	.word	0x20001383

08002b44 <NRF24_disableDynamicPayloads>:
/**************************************************************/
/**************************************************************/
/**************************************************************/
void NRF24_disableDynamicPayloads(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8002b48:	201d      	movs	r0, #29
 8002b4a:	f7ff fc41 	bl	80023d0 <NRF24_read_register>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	f023 0304 	bic.w	r3, r3, #4
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	4619      	mov	r1, r3
 8002b58:	201d      	movs	r0, #29
 8002b5a:	f7ff fc89 	bl	8002470 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 8002b5e:	2100      	movs	r1, #0
 8002b60:	201c      	movs	r0, #28
 8002b62:	f7ff fc85 	bl	8002470 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8002b66:	4b02      	ldr	r3, [pc, #8]	@ (8002b70 <NRF24_disableDynamicPayloads+0x2c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	701a      	strb	r2, [r3, #0]
}
 8002b6c:	bf00      	nop
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20001383 	.word	0x20001383

08002b74 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d004      	beq.n	8002b8e <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8002b84:	213f      	movs	r1, #63	@ 0x3f
 8002b86:	2001      	movs	r0, #1
 8002b88:	f7ff fc72 	bl	8002470 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8002b8c:	e003      	b.n	8002b96 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2001      	movs	r0, #1
 8002b92:	f7ff fc6d 	bl	8002470 <NRF24_write_register>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8002ba8:	2006      	movs	r0, #6
 8002baa:	f7ff fc11 	bl	80023d0 <NRF24_read_register>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
 8002bb4:	f023 0306 	bic.w	r3, r3, #6
 8002bb8:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d104      	bne.n	8002bca <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	f043 0306 	orr.w	r3, r3, #6
 8002bc6:	73fb      	strb	r3, [r7, #15]
 8002bc8:	e019      	b.n	8002bfe <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d104      	bne.n	8002bda <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
 8002bd2:	f043 0304 	orr.w	r3, r3, #4
 8002bd6:	73fb      	strb	r3, [r7, #15]
 8002bd8:	e011      	b.n	8002bfe <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d104      	bne.n	8002bea <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	f043 0302 	orr.w	r3, r3, #2
 8002be6:	73fb      	strb	r3, [r7, #15]
 8002be8:	e009      	b.n	8002bfe <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d006      	beq.n	8002bfe <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d103      	bne.n	8002bfe <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
 8002bf8:	f043 0306 	orr.w	r3, r3, #6
 8002bfc:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8002bfe:	7bfb      	ldrb	r3, [r7, #15]
 8002c00:	4619      	mov	r1, r3
 8002c02:	2006      	movs	r0, #6
 8002c04:	f7ff fc34 	bl	8002470 <NRF24_write_register>
}
 8002c08:	bf00      	nop
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8002c1e:	2006      	movs	r0, #6
 8002c20:	f7ff fbd6 	bl	80023d0 <NRF24_read_register>
 8002c24:	4603      	mov	r3, r0
 8002c26:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8002c28:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <NRF24_setDataRate+0x88>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8002c2e:	7bbb      	ldrb	r3, [r7, #14]
 8002c30:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8002c34:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d107      	bne.n	8002c4c <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8002c3c:	4b16      	ldr	r3, [pc, #88]	@ (8002c98 <NRF24_setDataRate+0x88>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8002c42:	7bbb      	ldrb	r3, [r7, #14]
 8002c44:	f043 0320 	orr.w	r3, r3, #32
 8002c48:	73bb      	strb	r3, [r7, #14]
 8002c4a:	e00d      	b.n	8002c68 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d107      	bne.n	8002c62 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8002c52:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <NRF24_setDataRate+0x88>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8002c58:	7bbb      	ldrb	r3, [r7, #14]
 8002c5a:	f043 0308 	orr.w	r3, r3, #8
 8002c5e:	73bb      	strb	r3, [r7, #14]
 8002c60:	e002      	b.n	8002c68 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8002c62:	4b0d      	ldr	r3, [pc, #52]	@ (8002c98 <NRF24_setDataRate+0x88>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8002c68:	7bbb      	ldrb	r3, [r7, #14]
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	2006      	movs	r0, #6
 8002c6e:	f7ff fbff 	bl	8002470 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8002c72:	2006      	movs	r0, #6
 8002c74:	f7ff fbac 	bl	80023d0 <NRF24_read_register>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	7bbb      	ldrb	r3, [r7, #14]
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d102      	bne.n	8002c88 <NRF24_setDataRate+0x78>
  {
    result = true;
 8002c82:	2301      	movs	r3, #1
 8002c84:	73fb      	strb	r3, [r7, #15]
 8002c86:	e002      	b.n	8002c8e <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8002c88:	4b03      	ldr	r3, [pc, #12]	@ (8002c98 <NRF24_setDataRate+0x88>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20001384 	.word	0x20001384

08002c9c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	f7ff fb92 	bl	80023d0 <NRF24_read_register>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f023 030c 	bic.w	r3, r3, #12
 8002cb2:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00f      	beq.n	8002cda <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d104      	bne.n	8002cca <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	f043 0308 	orr.w	r3, r3, #8
 8002cc6:	73fb      	strb	r3, [r7, #15]
 8002cc8:	e007      	b.n	8002cda <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8002cca:	7bfb      	ldrb	r3, [r7, #15]
 8002ccc:	f043 0308 	orr.w	r3, r3, #8
 8002cd0:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	f043 0304 	orr.w	r3, r3, #4
 8002cd8:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	2000      	movs	r0, #0
 8002ce0:	f7ff fbc6 	bl	8002470 <NRF24_write_register>
}
 8002ce4:	bf00      	nop
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <NRF24_ActivateRXInterrupt>:
void NRF24_ActivateRXInterrupt(void){
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
	int8_t config = NRF24_read_register(REG_CONFIG);
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff fb6c 	bl	80023d0 <NRF24_read_register>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	71fb      	strb	r3, [r7, #7]
	config |= _BV(6);	//6 is the bit of the MASK_RX_DR
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d02:	71fb      	strb	r3, [r7, #7]
	NRF24_write_register(REG_CONFIG, config);
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	4619      	mov	r1, r3
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f7ff fbb1 	bl	8002470 <NRF24_write_register>
}
 8002d0e:	bf00      	nop
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	f7ff fb58 	bl	80023d0 <NRF24_read_register>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f023 0302 	bic.w	r3, r3, #2
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	4619      	mov	r1, r3
 8002d2a:	2000      	movs	r0, #0
 8002d2c:	f7ff fba0 	bl	8002470 <NRF24_write_register>
}
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8002d3c:	f7ff fc44 	bl	80025c8 <NRF24_get_status>
 8002d40:	4603      	mov	r3, r0
 8002d42:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	bf14      	ite	ne
 8002d4e:	2301      	movne	r3, #1
 8002d50:	2300      	moveq	r3, #0
 8002d52:	73bb      	strb	r3, [r7, #14]

  if (result)
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d017      	beq.n	8002d8a <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d007      	beq.n	8002d70 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	085b      	lsrs	r3, r3, #1
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8002d70:	2140      	movs	r1, #64	@ 0x40
 8002d72:	2007      	movs	r0, #7
 8002d74:	f7ff fb7c 	bl	8002470 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8002d82:	2120      	movs	r1, #32
 8002d84:	2007      	movs	r0, #7
 8002d86:	f7ff fb73 	bl	8002470 <NRF24_write_register>
    }
  }
  return result;
 8002d8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8002da0:	2000      	movs	r0, #0
 8002da2:	f7ff faf5 	bl	8002390 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff fb12 	bl	80023d0 <NRF24_read_register>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f043 0302 	orr.w	r3, r3, #2
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	4619      	mov	r1, r3
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	f7ff fb57 	bl	8002470 <NRF24_write_register>
  NRF24_ce(1);
 8002dc2:	2001      	movs	r0, #1
 8002dc4:	f7ff fae4 	bl	8002390 <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8002dc8:	2096      	movs	r0, #150	@ 0x96
 8002dca:	f7ff fa9f 	bl	800230c <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8002dce:	78fb      	ldrb	r3, [r7, #3]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff fb96 	bl	8002504 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8002dd8:	2001      	movs	r0, #1
 8002dda:	f7ff fad9 	bl	8002390 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8002dde:	200f      	movs	r0, #15
 8002de0:	f7ff fa94 	bl	800230c <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8002de4:	2000      	movs	r0, #0
 8002de6:	f7ff fad3 	bl	8002390 <NRF24_ce>
}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <NRF24_writeAckPayload>:
//41. Write acknowledge payload
void NRF24_writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	4603      	mov	r3, r0
 8002dfa:	6039      	str	r1, [r7, #0]
 8002dfc:	71fb      	strb	r3, [r7, #7]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	71bb      	strb	r3, [r7, #6]
	const uint8_t* current = (uint8_t *)buf;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	60fb      	str	r3, [r7, #12]
	const uint8_t max_payload_size = 32;
 8002e06:	2320      	movs	r3, #32
 8002e08:	72fb      	strb	r3, [r7, #11]
  uint8_t data_len = MIN(len,max_payload_size);
 8002e0a:	7afa      	ldrb	r2, [r7, #11]
 8002e0c:	79bb      	ldrb	r3, [r7, #6]
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	bf28      	it	cs
 8002e12:	4613      	movcs	r3, r2
 8002e14:	72bb      	strb	r3, [r7, #10]

  NRF24_csn(NRF_CSN_LOW);
 8002e16:	2000      	movs	r0, #0
 8002e18:	f7ff fa9a 	bl	8002350 <NRF24_csn>
	NRF24_write_registerN(CMD_W_ACK_PAYLOAD | ( pipe & 0x7 ) , current, data_len);
 8002e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	b25b      	sxtb	r3, r3
 8002e26:	f063 0357 	orn	r3, r3, #87	@ 0x57
 8002e2a:	b25b      	sxtb	r3, r3
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	7aba      	ldrb	r2, [r7, #10]
 8002e30:	68f9      	ldr	r1, [r7, #12]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fb3e 	bl	80024b4 <NRF24_write_registerN>
  NRF24_csn(NRF_CSN_HIGH);
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f7ff fa89 	bl	8002350 <NRF24_csn>
}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8002e52:	f7ff fbb9 	bl	80025c8 <NRF24_get_status>
 8002e56:	4603      	mov	r3, r0
 8002e58:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8002e60:	2170      	movs	r1, #112	@ 0x70
 8002e62:	2007      	movs	r0, #7
 8002e64:	f7ff fb04 	bl	8002470 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8002e68:	7dfb      	ldrb	r3, [r7, #23]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	bf14      	ite	ne
 8002e72:	2301      	movne	r3, #1
 8002e74:	2300      	moveq	r3, #0
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8002e7c:	7dfb      	ldrb	r3, [r7, #23]
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	bf14      	ite	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	2300      	moveq	r3, #0
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
 8002e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	bf14      	ite	ne
 8002e9a:	2301      	movne	r3, #1
 8002e9c:	2300      	moveq	r3, #0
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	701a      	strb	r2, [r3, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8002eb0:	2170      	movs	r1, #112	@ 0x70
 8002eb2:	2007      	movs	r0, #7
 8002eb4:	f7ff fadc 	bl	8002470 <NRF24_write_register>
}
 8002eb8:	bf00      	nop
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <NRF24_ACTIVATE_cmd>:
/**************************************************************/
/**************************************************************/
//47. ACTIVATE cmd
//Page 46 in Datasheet
void NRF24_ACTIVATE_cmd(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(NRF_CSN_LOW);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f7ff fa44 	bl	8002350 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8002ec8:	2350      	movs	r3, #80	@ 0x50
 8002eca:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8002ecc:	2373      	movs	r3, #115	@ 0x73
 8002ece:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8002ed0:	1d39      	adds	r1, r7, #4
 8002ed2:	2364      	movs	r3, #100	@ 0x64
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	4805      	ldr	r0, [pc, #20]	@ (8002eec <NRF24_ACTIVATE_cmd+0x30>)
 8002ed8:	f002 f9e9 	bl	80052ae <HAL_SPI_Transmit>
	NRF24_csn(NRF_CSN_HIGH);
 8002edc:	2001      	movs	r0, #1
 8002ede:	f7ff fa37 	bl	8002350 <NRF24_csn>
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20001390 	.word	0x20001390

08002ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8002f30 <HAL_Init+0x40>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8002f30 <HAL_Init+0x40>)
 8002efa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002efe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_Init+0x40>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a0a      	ldr	r2, [pc, #40]	@ (8002f30 <HAL_Init+0x40>)
 8002f06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f0c:	4b08      	ldr	r3, [pc, #32]	@ (8002f30 <HAL_Init+0x40>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a07      	ldr	r2, [pc, #28]	@ (8002f30 <HAL_Init+0x40>)
 8002f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f18:	2003      	movs	r0, #3
 8002f1a:	f000 f8fc 	bl	8003116 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f1e:	200f      	movs	r0, #15
 8002f20:	f7ff f8e8 	bl	80020f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f24:	f7fe ff60 	bl	8001de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40023c00 	.word	0x40023c00

08002f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f38:	4b06      	ldr	r3, [pc, #24]	@ (8002f54 <HAL_IncTick+0x20>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <HAL_IncTick+0x24>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4413      	add	r3, r2
 8002f44:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <HAL_IncTick+0x24>)
 8002f46:	6013      	str	r3, [r2, #0]
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	200002b0 	.word	0x200002b0
 8002f58:	200013e8 	.word	0x200013e8

08002f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f60:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <HAL_GetTick+0x14>)
 8002f62:	681b      	ldr	r3, [r3, #0]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	200013e8 	.word	0x200013e8

08002f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f7c:	f7ff ffee 	bl	8002f5c <HAL_GetTick>
 8002f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d005      	beq.n	8002f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb8 <HAL_Delay+0x44>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4413      	add	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f9a:	bf00      	nop
 8002f9c:	f7ff ffde 	bl	8002f5c <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d8f7      	bhi.n	8002f9c <HAL_Delay+0x28>
  {
  }
}
 8002fac:	bf00      	nop
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	200002b0 	.word	0x200002b0

08002fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <__NVIC_SetPriorityGrouping+0x44>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fe4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fee:	4a04      	ldr	r2, [pc, #16]	@ (8003000 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	60d3      	str	r3, [r2, #12]
}
 8002ff4:	bf00      	nop
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003008:	4b04      	ldr	r3, [pc, #16]	@ (800301c <__NVIC_GetPriorityGrouping+0x18>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	f003 0307 	and.w	r3, r3, #7
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	db0b      	blt.n	800304a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	f003 021f 	and.w	r2, r3, #31
 8003038:	4907      	ldr	r1, [pc, #28]	@ (8003058 <__NVIC_EnableIRQ+0x38>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	095b      	lsrs	r3, r3, #5
 8003040:	2001      	movs	r0, #1
 8003042:	fa00 f202 	lsl.w	r2, r0, r2
 8003046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	e000e100 	.word	0xe000e100

0800305c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	6039      	str	r1, [r7, #0]
 8003066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	2b00      	cmp	r3, #0
 800306e:	db0a      	blt.n	8003086 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	490c      	ldr	r1, [pc, #48]	@ (80030a8 <__NVIC_SetPriority+0x4c>)
 8003076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307a:	0112      	lsls	r2, r2, #4
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	440b      	add	r3, r1
 8003080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003084:	e00a      	b.n	800309c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	b2da      	uxtb	r2, r3
 800308a:	4908      	ldr	r1, [pc, #32]	@ (80030ac <__NVIC_SetPriority+0x50>)
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	3b04      	subs	r3, #4
 8003094:	0112      	lsls	r2, r2, #4
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	440b      	add	r3, r1
 800309a:	761a      	strb	r2, [r3, #24]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000e100 	.word	0xe000e100
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	@ 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0307 	and.w	r3, r3, #7
 80030c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f1c3 0307 	rsb	r3, r3, #7
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	bf28      	it	cs
 80030ce:	2304      	movcs	r3, #4
 80030d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3304      	adds	r3, #4
 80030d6:	2b06      	cmp	r3, #6
 80030d8:	d902      	bls.n	80030e0 <NVIC_EncodePriority+0x30>
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3b03      	subs	r3, #3
 80030de:	e000      	b.n	80030e2 <NVIC_EncodePriority+0x32>
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	f04f 32ff 	mov.w	r2, #4294967295
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	43da      	mvns	r2, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	401a      	ands	r2, r3
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030f8:	f04f 31ff 	mov.w	r1, #4294967295
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003102:	43d9      	mvns	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003108:	4313      	orrs	r3, r2
         );
}
 800310a:	4618      	mov	r0, r3
 800310c:	3724      	adds	r7, #36	@ 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7ff ff4c 	bl	8002fbc <__NVIC_SetPriorityGrouping>
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800313a:	2300      	movs	r3, #0
 800313c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800313e:	f7ff ff61 	bl	8003004 <__NVIC_GetPriorityGrouping>
 8003142:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	68b9      	ldr	r1, [r7, #8]
 8003148:	6978      	ldr	r0, [r7, #20]
 800314a:	f7ff ffb1 	bl	80030b0 <NVIC_EncodePriority>
 800314e:	4602      	mov	r2, r0
 8003150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003154:	4611      	mov	r1, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff ff80 	bl	800305c <__NVIC_SetPriority>
}
 800315c:	bf00      	nop
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff ff54 	bl	8003020 <__NVIC_EnableIRQ>
}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800318c:	f7ff fee6 	bl	8002f5c <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e099      	b.n	80032d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0201 	bic.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031bc:	e00f      	b.n	80031de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031be:	f7ff fecd 	bl	8002f5c <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b05      	cmp	r3, #5
 80031ca:	d908      	bls.n	80031de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2220      	movs	r2, #32
 80031d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2203      	movs	r2, #3
 80031d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e078      	b.n	80032d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1e8      	bne.n	80031be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	4b38      	ldr	r3, [pc, #224]	@ (80032d8 <HAL_DMA_Init+0x158>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800320a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003216:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003222:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	2b04      	cmp	r3, #4
 8003236:	d107      	bne.n	8003248 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003240:	4313      	orrs	r3, r2
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	4313      	orrs	r3, r2
 8003246:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f023 0307 	bic.w	r3, r3, #7
 800325e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	4313      	orrs	r3, r2
 8003268:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	2b04      	cmp	r3, #4
 8003270:	d117      	bne.n	80032a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	4313      	orrs	r3, r2
 800327a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00e      	beq.n	80032a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 fb01 	bl	800388c <DMA_CheckFifoParam>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d008      	beq.n	80032a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2240      	movs	r2, #64	@ 0x40
 8003294:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800329e:	2301      	movs	r3, #1
 80032a0:	e016      	b.n	80032d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 fab8 	bl	8003820 <DMA_CalcBaseAndBitshift>
 80032b0:	4603      	mov	r3, r0
 80032b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b8:	223f      	movs	r2, #63	@ 0x3f
 80032ba:	409a      	lsls	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	f010803f 	.word	0xf010803f

080032dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_DMA_Start_IT+0x26>
 80032fe:	2302      	movs	r3, #2
 8003300:	e040      	b.n	8003384 <HAL_DMA_Start_IT+0xa8>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b01      	cmp	r3, #1
 8003314:	d12f      	bne.n	8003376 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2202      	movs	r2, #2
 800331a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 fa4a 	bl	80037c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	223f      	movs	r2, #63	@ 0x3f
 8003336:	409a      	lsls	r2, r3
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0216 	orr.w	r2, r2, #22
 800334a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	2b00      	cmp	r3, #0
 8003352:	d007      	beq.n	8003364 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0208 	orr.w	r2, r2, #8
 8003362:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	e005      	b.n	8003382 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800337e:	2302      	movs	r3, #2
 8003380:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003382:	7dfb      	ldrb	r3, [r7, #23]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003398:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800339a:	f7ff fddf 	bl	8002f5c <HAL_GetTick>
 800339e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d008      	beq.n	80033be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2280      	movs	r2, #128	@ 0x80
 80033b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e052      	b.n	8003464 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0216 	bic.w	r2, r2, #22
 80033cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	695a      	ldr	r2, [r3, #20]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d103      	bne.n	80033ee <HAL_DMA_Abort+0x62>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d007      	beq.n	80033fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0208 	bic.w	r2, r2, #8
 80033fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0201 	bic.w	r2, r2, #1
 800340c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800340e:	e013      	b.n	8003438 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003410:	f7ff fda4 	bl	8002f5c <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b05      	cmp	r3, #5
 800341c:	d90c      	bls.n	8003438 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2220      	movs	r2, #32
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2203      	movs	r2, #3
 8003428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e015      	b.n	8003464 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1e4      	bne.n	8003410 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344a:	223f      	movs	r2, #63	@ 0x3f
 800344c:	409a      	lsls	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d004      	beq.n	800348a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2280      	movs	r2, #128	@ 0x80
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00c      	b.n	80034a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2205      	movs	r2, #5
 800348e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034bc:	4b8e      	ldr	r3, [pc, #568]	@ (80036f8 <HAL_DMA_IRQHandler+0x248>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a8e      	ldr	r2, [pc, #568]	@ (80036fc <HAL_DMA_IRQHandler+0x24c>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	0a9b      	lsrs	r3, r3, #10
 80034c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034da:	2208      	movs	r2, #8
 80034dc:	409a      	lsls	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d01a      	beq.n	800351c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0304 	and.w	r3, r3, #4
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d013      	beq.n	800351c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0204 	bic.w	r2, r2, #4
 8003502:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003508:	2208      	movs	r2, #8
 800350a:	409a      	lsls	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003514:	f043 0201 	orr.w	r2, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003520:	2201      	movs	r2, #1
 8003522:	409a      	lsls	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4013      	ands	r3, r2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d012      	beq.n	8003552 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00b      	beq.n	8003552 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353e:	2201      	movs	r2, #1
 8003540:	409a      	lsls	r2, r3
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354a:	f043 0202 	orr.w	r2, r3, #2
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003556:	2204      	movs	r2, #4
 8003558:	409a      	lsls	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4013      	ands	r3, r2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d012      	beq.n	8003588 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00b      	beq.n	8003588 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003574:	2204      	movs	r2, #4
 8003576:	409a      	lsls	r2, r3
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003580:	f043 0204 	orr.w	r2, r3, #4
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	2210      	movs	r2, #16
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d043      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d03c      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035aa:	2210      	movs	r2, #16
 80035ac:	409a      	lsls	r2, r3
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d018      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d024      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4798      	blx	r3
 80035de:	e01f      	b.n	8003620 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d01b      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
 80035f0:	e016      	b.n	8003620 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d107      	bne.n	8003610 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0208 	bic.w	r2, r2, #8
 800360e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	2220      	movs	r2, #32
 8003626:	409a      	lsls	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4013      	ands	r3, r2
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 808f 	beq.w	8003750 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8087 	beq.w	8003750 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003646:	2220      	movs	r2, #32
 8003648:	409a      	lsls	r2, r3
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b05      	cmp	r3, #5
 8003658:	d136      	bne.n	80036c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0216 	bic.w	r2, r2, #22
 8003668:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	695a      	ldr	r2, [r3, #20]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003678:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	2b00      	cmp	r3, #0
 8003680:	d103      	bne.n	800368a <HAL_DMA_IRQHandler+0x1da>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003686:	2b00      	cmp	r3, #0
 8003688:	d007      	beq.n	800369a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0208 	bic.w	r2, r2, #8
 8003698:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369e:	223f      	movs	r2, #63	@ 0x3f
 80036a0:	409a      	lsls	r2, r3
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d07e      	beq.n	80037bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	4798      	blx	r3
        }
        return;
 80036c6:	e079      	b.n	80037bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d01d      	beq.n	8003712 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10d      	bne.n	8003700 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d031      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
 80036f4:	e02c      	b.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
 80036f6:	bf00      	nop
 80036f8:	200002a8 	.word	0x200002a8
 80036fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003704:	2b00      	cmp	r3, #0
 8003706:	d023      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	4798      	blx	r3
 8003710:	e01e      	b.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10f      	bne.n	8003740 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0210 	bic.w	r2, r2, #16
 800372e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	2b00      	cmp	r3, #0
 8003756:	d032      	beq.n	80037be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d022      	beq.n	80037aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2205      	movs	r2, #5
 8003768:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	3301      	adds	r3, #1
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	429a      	cmp	r2, r3
 8003786:	d307      	bcc.n	8003798 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f2      	bne.n	800377c <HAL_DMA_IRQHandler+0x2cc>
 8003796:	e000      	b.n	800379a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003798:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d005      	beq.n	80037be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	4798      	blx	r3
 80037ba:	e000      	b.n	80037be <HAL_DMA_IRQHandler+0x30e>
        return;
 80037bc:	bf00      	nop
    }
  }
}
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b40      	cmp	r3, #64	@ 0x40
 80037f0:	d108      	bne.n	8003804 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003802:	e007      	b.n	8003814 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	60da      	str	r2, [r3, #12]
}
 8003814:	bf00      	nop
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	b2db      	uxtb	r3, r3
 800382e:	3b10      	subs	r3, #16
 8003830:	4a14      	ldr	r2, [pc, #80]	@ (8003884 <DMA_CalcBaseAndBitshift+0x64>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	091b      	lsrs	r3, r3, #4
 8003838:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800383a:	4a13      	ldr	r2, [pc, #76]	@ (8003888 <DMA_CalcBaseAndBitshift+0x68>)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4413      	add	r3, r2
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	461a      	mov	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b03      	cmp	r3, #3
 800384c:	d909      	bls.n	8003862 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003856:	f023 0303 	bic.w	r3, r3, #3
 800385a:	1d1a      	adds	r2, r3, #4
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003860:	e007      	b.n	8003872 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800386a:	f023 0303 	bic.w	r3, r3, #3
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003876:	4618      	mov	r0, r3
 8003878:	3714      	adds	r7, #20
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	aaaaaaab 	.word	0xaaaaaaab
 8003888:	0800c344 	.word	0x0800c344

0800388c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800389c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d11f      	bne.n	80038e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d856      	bhi.n	800395a <DMA_CheckFifoParam+0xce>
 80038ac:	a201      	add	r2, pc, #4	@ (adr r2, 80038b4 <DMA_CheckFifoParam+0x28>)
 80038ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b2:	bf00      	nop
 80038b4:	080038c5 	.word	0x080038c5
 80038b8:	080038d7 	.word	0x080038d7
 80038bc:	080038c5 	.word	0x080038c5
 80038c0:	0800395b 	.word	0x0800395b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d046      	beq.n	800395e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d4:	e043      	b.n	800395e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038de:	d140      	bne.n	8003962 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e4:	e03d      	b.n	8003962 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ee:	d121      	bne.n	8003934 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d837      	bhi.n	8003966 <DMA_CheckFifoParam+0xda>
 80038f6:	a201      	add	r2, pc, #4	@ (adr r2, 80038fc <DMA_CheckFifoParam+0x70>)
 80038f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fc:	0800390d 	.word	0x0800390d
 8003900:	08003913 	.word	0x08003913
 8003904:	0800390d 	.word	0x0800390d
 8003908:	08003925 	.word	0x08003925
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]
      break;
 8003910:	e030      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003916:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d025      	beq.n	800396a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003922:	e022      	b.n	800396a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800392c:	d11f      	bne.n	800396e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003932:	e01c      	b.n	800396e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b02      	cmp	r3, #2
 8003938:	d903      	bls.n	8003942 <DMA_CheckFifoParam+0xb6>
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d003      	beq.n	8003948 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003940:	e018      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      break;
 8003946:	e015      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00e      	beq.n	8003972 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	73fb      	strb	r3, [r7, #15]
      break;
 8003958:	e00b      	b.n	8003972 <DMA_CheckFifoParam+0xe6>
      break;
 800395a:	bf00      	nop
 800395c:	e00a      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;
 800395e:	bf00      	nop
 8003960:	e008      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;
 8003962:	bf00      	nop
 8003964:	e006      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;
 8003966:	bf00      	nop
 8003968:	e004      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;
 800396a:	bf00      	nop
 800396c:	e002      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;   
 800396e:	bf00      	nop
 8003970:	e000      	b.n	8003974 <DMA_CheckFifoParam+0xe8>
      break;
 8003972:	bf00      	nop
    }
  } 
  
  return status; 
 8003974:	7bfb      	ldrb	r3, [r7, #15]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop

08003984 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003984:	b480      	push	{r7}
 8003986:	b089      	sub	sp, #36	@ 0x24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003992:	2300      	movs	r3, #0
 8003994:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800399a:	2300      	movs	r3, #0
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	e159      	b.n	8003c54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039a0:	2201      	movs	r2, #1
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	fa02 f303 	lsl.w	r3, r2, r3
 80039a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	4013      	ands	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	f040 8148 	bne.w	8003c4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f003 0303 	and.w	r3, r3, #3
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d005      	beq.n	80039d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d130      	bne.n	8003a38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	2203      	movs	r2, #3
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	43db      	mvns	r3, r3
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	4013      	ands	r3, r2
 80039ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	091b      	lsrs	r3, r3, #4
 8003a22:	f003 0201 	and.w	r2, r3, #1
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	2b03      	cmp	r3, #3
 8003a42:	d017      	beq.n	8003a74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	2203      	movs	r2, #3
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d123      	bne.n	8003ac8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	08da      	lsrs	r2, r3, #3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3208      	adds	r2, #8
 8003a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	220f      	movs	r2, #15
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	08da      	lsrs	r2, r3, #3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3208      	adds	r2, #8
 8003ac2:	69b9      	ldr	r1, [r7, #24]
 8003ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4013      	ands	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 0203 	and.w	r2, r3, #3
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 80a2 	beq.w	8003c4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	4b57      	ldr	r3, [pc, #348]	@ (8003c6c <HAL_GPIO_Init+0x2e8>)
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	4a56      	ldr	r2, [pc, #344]	@ (8003c6c <HAL_GPIO_Init+0x2e8>)
 8003b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b1a:	4b54      	ldr	r3, [pc, #336]	@ (8003c6c <HAL_GPIO_Init+0x2e8>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b22:	60fb      	str	r3, [r7, #12]
 8003b24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b26:	4a52      	ldr	r2, [pc, #328]	@ (8003c70 <HAL_GPIO_Init+0x2ec>)
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	089b      	lsrs	r3, r3, #2
 8003b2c:	3302      	adds	r3, #2
 8003b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	220f      	movs	r2, #15
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	43db      	mvns	r3, r3
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	4013      	ands	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a49      	ldr	r2, [pc, #292]	@ (8003c74 <HAL_GPIO_Init+0x2f0>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d019      	beq.n	8003b86 <HAL_GPIO_Init+0x202>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a48      	ldr	r2, [pc, #288]	@ (8003c78 <HAL_GPIO_Init+0x2f4>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d013      	beq.n	8003b82 <HAL_GPIO_Init+0x1fe>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a47      	ldr	r2, [pc, #284]	@ (8003c7c <HAL_GPIO_Init+0x2f8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00d      	beq.n	8003b7e <HAL_GPIO_Init+0x1fa>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a46      	ldr	r2, [pc, #280]	@ (8003c80 <HAL_GPIO_Init+0x2fc>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d007      	beq.n	8003b7a <HAL_GPIO_Init+0x1f6>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a45      	ldr	r2, [pc, #276]	@ (8003c84 <HAL_GPIO_Init+0x300>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d101      	bne.n	8003b76 <HAL_GPIO_Init+0x1f2>
 8003b72:	2304      	movs	r3, #4
 8003b74:	e008      	b.n	8003b88 <HAL_GPIO_Init+0x204>
 8003b76:	2307      	movs	r3, #7
 8003b78:	e006      	b.n	8003b88 <HAL_GPIO_Init+0x204>
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e004      	b.n	8003b88 <HAL_GPIO_Init+0x204>
 8003b7e:	2302      	movs	r3, #2
 8003b80:	e002      	b.n	8003b88 <HAL_GPIO_Init+0x204>
 8003b82:	2301      	movs	r3, #1
 8003b84:	e000      	b.n	8003b88 <HAL_GPIO_Init+0x204>
 8003b86:	2300      	movs	r3, #0
 8003b88:	69fa      	ldr	r2, [r7, #28]
 8003b8a:	f002 0203 	and.w	r2, r2, #3
 8003b8e:	0092      	lsls	r2, r2, #2
 8003b90:	4093      	lsls	r3, r2
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b98:	4935      	ldr	r1, [pc, #212]	@ (8003c70 <HAL_GPIO_Init+0x2ec>)
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	089b      	lsrs	r3, r3, #2
 8003b9e:	3302      	adds	r3, #2
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bca:	4a2f      	ldr	r2, [pc, #188]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bf4:	4a24      	ldr	r2, [pc, #144]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bfa:	4b23      	ldr	r3, [pc, #140]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	43db      	mvns	r3, r3
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	4013      	ands	r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d003      	beq.n	8003c1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c24:	4b18      	ldr	r3, [pc, #96]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	43db      	mvns	r3, r3
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	4013      	ands	r3, r2
 8003c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d003      	beq.n	8003c48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c48:	4a0f      	ldr	r2, [pc, #60]	@ (8003c88 <HAL_GPIO_Init+0x304>)
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	3301      	adds	r3, #1
 8003c52:	61fb      	str	r3, [r7, #28]
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	2b0f      	cmp	r3, #15
 8003c58:	f67f aea2 	bls.w	80039a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	3724      	adds	r7, #36	@ 0x24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40013800 	.word	0x40013800
 8003c74:	40020000 	.word	0x40020000
 8003c78:	40020400 	.word	0x40020400
 8003c7c:	40020800 	.word	0x40020800
 8003c80:	40020c00 	.word	0x40020c00
 8003c84:	40021000 	.word	0x40021000
 8003c88:	40013c00 	.word	0x40013c00

08003c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	807b      	strh	r3, [r7, #2]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c9c:	787b      	ldrb	r3, [r7, #1]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ca2:	887a      	ldrh	r2, [r7, #2]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ca8:	e003      	b.n	8003cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003caa:	887b      	ldrh	r3, [r7, #2]
 8003cac:	041a      	lsls	r2, r3, #16
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	619a      	str	r2, [r3, #24]
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
	...

08003cc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cca:	4b08      	ldr	r3, [pc, #32]	@ (8003cec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ccc:	695a      	ldr	r2, [r3, #20]
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d006      	beq.n	8003ce4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cd6:	4a05      	ldr	r2, [pc, #20]	@ (8003cec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cd8:	88fb      	ldrh	r3, [r7, #6]
 8003cda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fc feb2 	bl	8000a48 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ce4:	bf00      	nop
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	40013c00 	.word	0x40013c00

08003cf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e12b      	b.n	8003f5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fe f892 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	@ 0x24
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d54:	f001 f9c8 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8003d58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	4a81      	ldr	r2, [pc, #516]	@ (8003f64 <HAL_I2C_Init+0x274>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d807      	bhi.n	8003d74 <HAL_I2C_Init+0x84>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4a80      	ldr	r2, [pc, #512]	@ (8003f68 <HAL_I2C_Init+0x278>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	bf94      	ite	ls
 8003d6c:	2301      	movls	r3, #1
 8003d6e:	2300      	movhi	r3, #0
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	e006      	b.n	8003d82 <HAL_I2C_Init+0x92>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4a7d      	ldr	r2, [pc, #500]	@ (8003f6c <HAL_I2C_Init+0x27c>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	bf94      	ite	ls
 8003d7c:	2301      	movls	r3, #1
 8003d7e:	2300      	movhi	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0e7      	b.n	8003f5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4a78      	ldr	r2, [pc, #480]	@ (8003f70 <HAL_I2C_Init+0x280>)
 8003d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d92:	0c9b      	lsrs	r3, r3, #18
 8003d94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4a6a      	ldr	r2, [pc, #424]	@ (8003f64 <HAL_I2C_Init+0x274>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d802      	bhi.n	8003dc4 <HAL_I2C_Init+0xd4>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	e009      	b.n	8003dd8 <HAL_I2C_Init+0xe8>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003dca:	fb02 f303 	mul.w	r3, r2, r3
 8003dce:	4a69      	ldr	r2, [pc, #420]	@ (8003f74 <HAL_I2C_Init+0x284>)
 8003dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd4:	099b      	lsrs	r3, r3, #6
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	430b      	orrs	r3, r1
 8003dde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003dea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	495c      	ldr	r1, [pc, #368]	@ (8003f64 <HAL_I2C_Init+0x274>)
 8003df4:	428b      	cmp	r3, r1
 8003df6:	d819      	bhi.n	8003e2c <HAL_I2C_Init+0x13c>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	1e59      	subs	r1, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e06:	1c59      	adds	r1, r3, #1
 8003e08:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e0c:	400b      	ands	r3, r1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00a      	beq.n	8003e28 <HAL_I2C_Init+0x138>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	1e59      	subs	r1, r3, #1
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e20:	3301      	adds	r3, #1
 8003e22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e26:	e051      	b.n	8003ecc <HAL_I2C_Init+0x1dc>
 8003e28:	2304      	movs	r3, #4
 8003e2a:	e04f      	b.n	8003ecc <HAL_I2C_Init+0x1dc>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d111      	bne.n	8003e58 <HAL_I2C_Init+0x168>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	1e58      	subs	r0, r3, #1
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6859      	ldr	r1, [r3, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	440b      	add	r3, r1
 8003e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e46:	3301      	adds	r3, #1
 8003e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	bf0c      	ite	eq
 8003e50:	2301      	moveq	r3, #1
 8003e52:	2300      	movne	r3, #0
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	e012      	b.n	8003e7e <HAL_I2C_Init+0x18e>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1e58      	subs	r0, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6859      	ldr	r1, [r3, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	0099      	lsls	r1, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e6e:	3301      	adds	r3, #1
 8003e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <HAL_I2C_Init+0x196>
 8003e82:	2301      	movs	r3, #1
 8003e84:	e022      	b.n	8003ecc <HAL_I2C_Init+0x1dc>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10e      	bne.n	8003eac <HAL_I2C_Init+0x1bc>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1e58      	subs	r0, r3, #1
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6859      	ldr	r1, [r3, #4]
 8003e96:	460b      	mov	r3, r1
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	440b      	add	r3, r1
 8003e9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eaa:	e00f      	b.n	8003ecc <HAL_I2C_Init+0x1dc>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1e58      	subs	r0, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6859      	ldr	r1, [r3, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	0099      	lsls	r1, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	6809      	ldr	r1, [r1, #0]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69da      	ldr	r2, [r3, #28]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003efa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6911      	ldr	r1, [r2, #16]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	68d2      	ldr	r2, [r2, #12]
 8003f06:	4311      	orrs	r1, r2
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	430b      	orrs	r3, r1
 8003f0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695a      	ldr	r2, [r3, #20]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	431a      	orrs	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0201 	orr.w	r2, r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	000186a0 	.word	0x000186a0
 8003f68:	001e847f 	.word	0x001e847f
 8003f6c:	003d08ff 	.word	0x003d08ff
 8003f70:	431bde83 	.word	0x431bde83
 8003f74:	10624dd3 	.word	0x10624dd3

08003f78 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b088      	sub	sp, #32
 8003f7c:	af02      	add	r7, sp, #8
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	607a      	str	r2, [r7, #4]
 8003f82:	461a      	mov	r2, r3
 8003f84:	460b      	mov	r3, r1
 8003f86:	817b      	strh	r3, [r7, #10]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f8c:	f7fe ffe6 	bl	8002f5c <HAL_GetTick>
 8003f90:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	f040 80e0 	bne.w	8004160 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	2319      	movs	r3, #25
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	4970      	ldr	r1, [pc, #448]	@ (800416c <HAL_I2C_Master_Transmit+0x1f4>)
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 fa92 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	e0d3      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_I2C_Master_Transmit+0x50>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e0cc      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d007      	beq.n	8003fee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 0201 	orr.w	r2, r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ffc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2221      	movs	r2, #33	@ 0x21
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2210      	movs	r2, #16
 800400a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	893a      	ldrh	r2, [r7, #8]
 800401e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4a50      	ldr	r2, [pc, #320]	@ (8004170 <HAL_I2C_Master_Transmit+0x1f8>)
 800402e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004030:	8979      	ldrh	r1, [r7, #10]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	6a3a      	ldr	r2, [r7, #32]
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f9ca 	bl	80043d0 <I2C_MasterRequestWrite>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e08d      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004046:	2300      	movs	r3, #0
 8004048:	613b      	str	r3, [r7, #16]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	613b      	str	r3, [r7, #16]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	613b      	str	r3, [r7, #16]
 800405a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800405c:	e066      	b.n	800412c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	6a39      	ldr	r1, [r7, #32]
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 fb50 	bl	8004708 <I2C_WaitOnTXEFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00d      	beq.n	800408a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004072:	2b04      	cmp	r3, #4
 8004074:	d107      	bne.n	8004086 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004084:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e06b      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	781a      	ldrb	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b2:	3b01      	subs	r3, #1
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b04      	cmp	r3, #4
 80040c6:	d11b      	bne.n	8004100 <HAL_I2C_Master_Transmit+0x188>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d017      	beq.n	8004100 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d4:	781a      	ldrb	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	6a39      	ldr	r1, [r7, #32]
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f000 fb47 	bl	8004798 <I2C_WaitOnBTFFlagUntilTimeout>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00d      	beq.n	800412c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004114:	2b04      	cmp	r3, #4
 8004116:	d107      	bne.n	8004128 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004126:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e01a      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004130:	2b00      	cmp	r3, #0
 8004132:	d194      	bne.n	800405e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	e000      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
  }
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	00100002 	.word	0x00100002
 8004170:	ffff0000 	.word	0xffff0000

08004174 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b08a      	sub	sp, #40	@ 0x28
 8004178:	af02      	add	r7, sp, #8
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	607a      	str	r2, [r7, #4]
 800417e:	603b      	str	r3, [r7, #0]
 8004180:	460b      	mov	r3, r1
 8004182:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004184:	f7fe feea 	bl	8002f5c <HAL_GetTick>
 8004188:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b20      	cmp	r3, #32
 8004198:	f040 8111 	bne.w	80043be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	2319      	movs	r3, #25
 80041a2:	2201      	movs	r2, #1
 80041a4:	4988      	ldr	r1, [pc, #544]	@ (80043c8 <HAL_I2C_IsDeviceReady+0x254>)
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f000 f994 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80041b2:	2302      	movs	r3, #2
 80041b4:	e104      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_I2C_IsDeviceReady+0x50>
 80041c0:	2302      	movs	r3, #2
 80041c2:	e0fd      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d007      	beq.n	80041ea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f042 0201 	orr.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2224      	movs	r2, #36	@ 0x24
 80041fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4a70      	ldr	r2, [pc, #448]	@ (80043cc <HAL_I2C_IsDeviceReady+0x258>)
 800420c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800421c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2200      	movs	r2, #0
 8004226:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 f952 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00d      	beq.n	8004252 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004240:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004244:	d103      	bne.n	800424e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e0b6      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004252:	897b      	ldrh	r3, [r7, #10]
 8004254:	b2db      	uxtb	r3, r3
 8004256:	461a      	mov	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004260:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004262:	f7fe fe7b 	bl	8002f5c <HAL_GetTick>
 8004266:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	2b02      	cmp	r3, #2
 8004274:	bf0c      	ite	eq
 8004276:	2301      	moveq	r3, #1
 8004278:	2300      	movne	r3, #0
 800427a:	b2db      	uxtb	r3, r3
 800427c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428c:	bf0c      	ite	eq
 800428e:	2301      	moveq	r3, #1
 8004290:	2300      	movne	r3, #0
 8004292:	b2db      	uxtb	r3, r3
 8004294:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004296:	e025      	b.n	80042e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004298:	f7fe fe60 	bl	8002f5c <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d302      	bcc.n	80042ae <HAL_I2C_IsDeviceReady+0x13a>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d103      	bne.n	80042b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	22a0      	movs	r2, #160	@ 0xa0
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	bf0c      	ite	eq
 80042c4:	2301      	moveq	r3, #1
 80042c6:	2300      	movne	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042da:	bf0c      	ite	eq
 80042dc:	2301      	moveq	r3, #1
 80042de:	2300      	movne	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2ba0      	cmp	r3, #160	@ 0xa0
 80042ee:	d005      	beq.n	80042fc <HAL_I2C_IsDeviceReady+0x188>
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d102      	bne.n	80042fc <HAL_I2C_IsDeviceReady+0x188>
 80042f6:	7dbb      	ldrb	r3, [r7, #22]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0cd      	beq.n	8004298 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b02      	cmp	r3, #2
 8004310:	d129      	bne.n	8004366 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004320:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	2319      	movs	r3, #25
 800433e:	2201      	movs	r2, #1
 8004340:	4921      	ldr	r1, [pc, #132]	@ (80043c8 <HAL_I2C_IsDeviceReady+0x254>)
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 f8c6 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e036      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	e02c      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004374:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800437e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	2319      	movs	r3, #25
 8004386:	2201      	movs	r2, #1
 8004388:	490f      	ldr	r1, [pc, #60]	@ (80043c8 <HAL_I2C_IsDeviceReady+0x254>)
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 f8a2 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e012      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	3301      	adds	r3, #1
 800439e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	f4ff af32 	bcc.w	800420e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2220      	movs	r2, #32
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80043be:	2302      	movs	r3, #2
  }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3720      	adds	r7, #32
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	00100002 	.word	0x00100002
 80043cc:	ffff0000 	.word	0xffff0000

080043d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	460b      	mov	r3, r1
 80043de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d006      	beq.n	80043fa <I2C_MasterRequestWrite+0x2a>
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d003      	beq.n	80043fa <I2C_MasterRequestWrite+0x2a>
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043f8:	d108      	bne.n	800440c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	e00b      	b.n	8004424 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004410:	2b12      	cmp	r3, #18
 8004412:	d107      	bne.n	8004424 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004422:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	9300      	str	r3, [sp, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f84f 	bl	80044d4 <I2C_WaitOnFlagUntilTimeout>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00d      	beq.n	8004458 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004446:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800444a:	d103      	bne.n	8004454 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004452:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e035      	b.n	80044c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004460:	d108      	bne.n	8004474 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004462:	897b      	ldrh	r3, [r7, #10]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	461a      	mov	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004470:	611a      	str	r2, [r3, #16]
 8004472:	e01b      	b.n	80044ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004474:	897b      	ldrh	r3, [r7, #10]
 8004476:	11db      	asrs	r3, r3, #7
 8004478:	b2db      	uxtb	r3, r3
 800447a:	f003 0306 	and.w	r3, r3, #6
 800447e:	b2db      	uxtb	r3, r3
 8004480:	f063 030f 	orn	r3, r3, #15
 8004484:	b2da      	uxtb	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	490e      	ldr	r1, [pc, #56]	@ (80044cc <I2C_MasterRequestWrite+0xfc>)
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f898 	bl	80045c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e010      	b.n	80044c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044a2:	897b      	ldrh	r3, [r7, #10]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	4907      	ldr	r1, [pc, #28]	@ (80044d0 <I2C_MasterRequestWrite+0x100>)
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f888 	bl	80045c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	00010008 	.word	0x00010008
 80044d0:	00010002 	.word	0x00010002

080044d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	4613      	mov	r3, r2
 80044e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044e4:	e048      	b.n	8004578 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ec:	d044      	beq.n	8004578 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ee:	f7fe fd35 	bl	8002f5c <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d302      	bcc.n	8004504 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d139      	bne.n	8004578 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	0c1b      	lsrs	r3, r3, #16
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b01      	cmp	r3, #1
 800450c:	d10d      	bne.n	800452a <I2C_WaitOnFlagUntilTimeout+0x56>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	43da      	mvns	r2, r3
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	4013      	ands	r3, r2
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	bf0c      	ite	eq
 8004520:	2301      	moveq	r3, #1
 8004522:	2300      	movne	r3, #0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	461a      	mov	r2, r3
 8004528:	e00c      	b.n	8004544 <I2C_WaitOnFlagUntilTimeout+0x70>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	43da      	mvns	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	4013      	ands	r3, r2
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	bf0c      	ite	eq
 800453c:	2301      	moveq	r3, #1
 800453e:	2300      	movne	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	461a      	mov	r2, r3
 8004544:	79fb      	ldrb	r3, [r7, #7]
 8004546:	429a      	cmp	r2, r3
 8004548:	d116      	bne.n	8004578 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004564:	f043 0220 	orr.w	r2, r3, #32
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e023      	b.n	80045c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	0c1b      	lsrs	r3, r3, #16
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b01      	cmp	r3, #1
 8004580:	d10d      	bne.n	800459e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	43da      	mvns	r2, r3
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	4013      	ands	r3, r2
 800458e:	b29b      	uxth	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	bf0c      	ite	eq
 8004594:	2301      	moveq	r3, #1
 8004596:	2300      	movne	r3, #0
 8004598:	b2db      	uxtb	r3, r3
 800459a:	461a      	mov	r2, r3
 800459c:	e00c      	b.n	80045b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	43da      	mvns	r2, r3
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4013      	ands	r3, r2
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	461a      	mov	r2, r3
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d093      	beq.n	80044e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045d6:	e071      	b.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045e6:	d123      	bne.n	8004630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004600:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461c:	f043 0204 	orr.w	r2, r3, #4
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e067      	b.n	8004700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004636:	d041      	beq.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004638:	f7fe fc90 	bl	8002f5c <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	429a      	cmp	r2, r3
 8004646:	d302      	bcc.n	800464e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d136      	bne.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	0c1b      	lsrs	r3, r3, #16
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b01      	cmp	r3, #1
 8004656:	d10c      	bne.n	8004672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	43da      	mvns	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4013      	ands	r3, r2
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	bf14      	ite	ne
 800466a:	2301      	movne	r3, #1
 800466c:	2300      	moveq	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	e00b      	b.n	800468a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	43da      	mvns	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	4013      	ands	r3, r2
 800467e:	b29b      	uxth	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	bf14      	ite	ne
 8004684:	2301      	movne	r3, #1
 8004686:	2300      	moveq	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d016      	beq.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2220      	movs	r2, #32
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a8:	f043 0220 	orr.w	r2, r3, #32
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e021      	b.n	8004700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	0c1b      	lsrs	r3, r3, #16
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d10c      	bne.n	80046e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	43da      	mvns	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	4013      	ands	r3, r2
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	bf14      	ite	ne
 80046d8:	2301      	movne	r3, #1
 80046da:	2300      	moveq	r3, #0
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	e00b      	b.n	80046f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	43da      	mvns	r2, r3
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	4013      	ands	r3, r2
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	bf14      	ite	ne
 80046f2:	2301      	movne	r3, #1
 80046f4:	2300      	moveq	r3, #0
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f47f af6d 	bne.w	80045d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004714:	e034      	b.n	8004780 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 f886 	bl	8004828 <I2C_IsAcknowledgeFailed>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e034      	b.n	8004790 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d028      	beq.n	8004780 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800472e:	f7fe fc15 	bl	8002f5c <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	429a      	cmp	r2, r3
 800473c:	d302      	bcc.n	8004744 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d11d      	bne.n	8004780 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474e:	2b80      	cmp	r3, #128	@ 0x80
 8004750:	d016      	beq.n	8004780 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476c:	f043 0220 	orr.w	r2, r3, #32
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e007      	b.n	8004790 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800478a:	2b80      	cmp	r3, #128	@ 0x80
 800478c:	d1c3      	bne.n	8004716 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047a4:	e034      	b.n	8004810 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 f83e 	bl	8004828 <I2C_IsAcknowledgeFailed>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e034      	b.n	8004820 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047bc:	d028      	beq.n	8004810 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047be:	f7fe fbcd 	bl	8002f5c <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d302      	bcc.n	80047d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d11d      	bne.n	8004810 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d016      	beq.n	8004810 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2220      	movs	r2, #32
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	f043 0220 	orr.w	r2, r3, #32
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e007      	b.n	8004820 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	2b04      	cmp	r3, #4
 800481c:	d1c3      	bne.n	80047a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800483a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483e:	d11b      	bne.n	8004878 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004848:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	f043 0204 	orr.w	r2, r3, #4
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
	...

08004888 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e267      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d075      	beq.n	8004992 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048a6:	4b88      	ldr	r3, [pc, #544]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d00c      	beq.n	80048cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048b2:	4b85      	ldr	r3, [pc, #532]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d112      	bne.n	80048e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048be:	4b82      	ldr	r3, [pc, #520]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ca:	d10b      	bne.n	80048e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	4b7e      	ldr	r3, [pc, #504]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d05b      	beq.n	8004990 <HAL_RCC_OscConfig+0x108>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d157      	bne.n	8004990 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e242      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ec:	d106      	bne.n	80048fc <HAL_RCC_OscConfig+0x74>
 80048ee:	4b76      	ldr	r3, [pc, #472]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a75      	ldr	r2, [pc, #468]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e01d      	b.n	8004938 <HAL_RCC_OscConfig+0xb0>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004904:	d10c      	bne.n	8004920 <HAL_RCC_OscConfig+0x98>
 8004906:	4b70      	ldr	r3, [pc, #448]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6f      	ldr	r2, [pc, #444]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800490c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b6d      	ldr	r3, [pc, #436]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6c      	ldr	r2, [pc, #432]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e00b      	b.n	8004938 <HAL_RCC_OscConfig+0xb0>
 8004920:	4b69      	ldr	r3, [pc, #420]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a68      	ldr	r2, [pc, #416]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	4b66      	ldr	r3, [pc, #408]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a65      	ldr	r2, [pc, #404]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d013      	beq.n	8004968 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7fe fb0c 	bl	8002f5c <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004948:	f7fe fb08 	bl	8002f5c <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	@ 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e207      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0xc0>
 8004966:	e014      	b.n	8004992 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7fe faf8 	bl	8002f5c <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004970:	f7fe faf4 	bl	8002f5c <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	@ 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e1f3      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004982:	4b51      	ldr	r3, [pc, #324]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0xe8>
 800498e:	e000      	b.n	8004992 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d063      	beq.n	8004a66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800499e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 030c 	and.w	r3, r3, #12
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049aa:	4b47      	ldr	r3, [pc, #284]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d11c      	bne.n	80049f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049b6:	4b44      	ldr	r3, [pc, #272]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d116      	bne.n	80049f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049c2:	4b41      	ldr	r3, [pc, #260]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d005      	beq.n	80049da <HAL_RCC_OscConfig+0x152>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d001      	beq.n	80049da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e1c7      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049da:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	4937      	ldr	r1, [pc, #220]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ee:	e03a      	b.n	8004a66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d020      	beq.n	8004a3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049f8:	4b34      	ldr	r3, [pc, #208]	@ (8004acc <HAL_RCC_OscConfig+0x244>)
 80049fa:	2201      	movs	r2, #1
 80049fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fe:	f7fe faad 	bl	8002f5c <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a06:	f7fe faa9 	bl	8002f5c <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e1a8      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a18:	4b2b      	ldr	r3, [pc, #172]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0f0      	beq.n	8004a06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a24:	4b28      	ldr	r3, [pc, #160]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4925      	ldr	r1, [pc, #148]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	600b      	str	r3, [r1, #0]
 8004a38:	e015      	b.n	8004a66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a3a:	4b24      	ldr	r3, [pc, #144]	@ (8004acc <HAL_RCC_OscConfig+0x244>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fe fa8c 	bl	8002f5c <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a48:	f7fe fa88 	bl	8002f5c <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e187      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d036      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d016      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ad0 <HAL_RCC_OscConfig+0x248>)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a80:	f7fe fa6c 	bl	8002f5c <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a88:	f7fe fa68 	bl	8002f5c <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e167      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCC_OscConfig+0x200>
 8004aa6:	e01b      	b.n	8004ae0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aa8:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <HAL_RCC_OscConfig+0x248>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aae:	f7fe fa55 	bl	8002f5c <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ab4:	e00e      	b.n	8004ad4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ab6:	f7fe fa51 	bl	8002f5c <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d907      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e150      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	42470000 	.word	0x42470000
 8004ad0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad4:	4b88      	ldr	r3, [pc, #544]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ea      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 8097 	beq.w	8004c1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aee:	2300      	movs	r3, #0
 8004af0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004af2:	4b81      	ldr	r3, [pc, #516]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10f      	bne.n	8004b1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004afe:	2300      	movs	r3, #0
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	4b7d      	ldr	r3, [pc, #500]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	4a7c      	ldr	r2, [pc, #496]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b0e:	4b7a      	ldr	r3, [pc, #488]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b16:	60bb      	str	r3, [r7, #8]
 8004b18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b1e:	4b77      	ldr	r3, [pc, #476]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d118      	bne.n	8004b5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b2a:	4b74      	ldr	r3, [pc, #464]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a73      	ldr	r2, [pc, #460]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b36:	f7fe fa11 	bl	8002f5c <HAL_GetTick>
 8004b3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3c:	e008      	b.n	8004b50 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b3e:	f7fe fa0d 	bl	8002f5c <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e10c      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b50:	4b6a      	ldr	r3, [pc, #424]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0f0      	beq.n	8004b3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d106      	bne.n	8004b72 <HAL_RCC_OscConfig+0x2ea>
 8004b64:	4b64      	ldr	r3, [pc, #400]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b68:	4a63      	ldr	r2, [pc, #396]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b70:	e01c      	b.n	8004bac <HAL_RCC_OscConfig+0x324>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	2b05      	cmp	r3, #5
 8004b78:	d10c      	bne.n	8004b94 <HAL_RCC_OscConfig+0x30c>
 8004b7a:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7e:	4a5e      	ldr	r2, [pc, #376]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b80:	f043 0304 	orr.w	r3, r3, #4
 8004b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b86:	4b5c      	ldr	r3, [pc, #368]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8a:	4a5b      	ldr	r2, [pc, #364]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b8c:	f043 0301 	orr.w	r3, r3, #1
 8004b90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b92:	e00b      	b.n	8004bac <HAL_RCC_OscConfig+0x324>
 8004b94:	4b58      	ldr	r3, [pc, #352]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b98:	4a57      	ldr	r2, [pc, #348]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b9a:	f023 0301 	bic.w	r3, r3, #1
 8004b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ba0:	4b55      	ldr	r3, [pc, #340]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	4a54      	ldr	r2, [pc, #336]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ba6:	f023 0304 	bic.w	r3, r3, #4
 8004baa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d015      	beq.n	8004be0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb4:	f7fe f9d2 	bl	8002f5c <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bba:	e00a      	b.n	8004bd2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bbc:	f7fe f9ce 	bl	8002f5c <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e0cb      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd2:	4b49      	ldr	r3, [pc, #292]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d0ee      	beq.n	8004bbc <HAL_RCC_OscConfig+0x334>
 8004bde:	e014      	b.n	8004c0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be0:	f7fe f9bc 	bl	8002f5c <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be6:	e00a      	b.n	8004bfe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004be8:	f7fe f9b8 	bl	8002f5c <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e0b5      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1ee      	bne.n	8004be8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c0a:	7dfb      	ldrb	r3, [r7, #23]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c10:	4b39      	ldr	r3, [pc, #228]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	4a38      	ldr	r2, [pc, #224]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c1a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80a1 	beq.w	8004d68 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c26:	4b34      	ldr	r3, [pc, #208]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d05c      	beq.n	8004cec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d141      	bne.n	8004cbe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3a:	4b31      	ldr	r3, [pc, #196]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c40:	f7fe f98c 	bl	8002f5c <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c48:	f7fe f988 	bl	8002f5c <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e087      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5a:	4b27      	ldr	r3, [pc, #156]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1f0      	bne.n	8004c48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69da      	ldr	r2, [r3, #28]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	019b      	lsls	r3, r3, #6
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7c:	085b      	lsrs	r3, r3, #1
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	041b      	lsls	r3, r3, #16
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c88:	061b      	lsls	r3, r3, #24
 8004c8a:	491b      	ldr	r1, [pc, #108]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c90:	4b1b      	ldr	r3, [pc, #108]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004c92:	2201      	movs	r2, #1
 8004c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c96:	f7fe f961 	bl	8002f5c <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c9e:	f7fe f95d 	bl	8002f5c <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e05c      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cb0:	4b11      	ldr	r3, [pc, #68]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCC_OscConfig+0x416>
 8004cbc:	e054      	b.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cbe:	4b10      	ldr	r3, [pc, #64]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc4:	f7fe f94a 	bl	8002f5c <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ccc:	f7fe f946 	bl	8002f5c <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e045      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cde:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f0      	bne.n	8004ccc <HAL_RCC_OscConfig+0x444>
 8004cea:	e03d      	b.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d107      	bne.n	8004d04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e038      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40007000 	.word	0x40007000
 8004d00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d04:	4b1b      	ldr	r3, [pc, #108]	@ (8004d74 <HAL_RCC_OscConfig+0x4ec>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d028      	beq.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d121      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d11a      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d34:	4013      	ands	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d111      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4a:	085b      	lsrs	r3, r3, #1
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d107      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40023800 	.word	0x40023800

08004d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e0cc      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d8c:	4b68      	ldr	r3, [pc, #416]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d90c      	bls.n	8004db4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d9a:	4b65      	ldr	r3, [pc, #404]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da2:	4b63      	ldr	r3, [pc, #396]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0b8      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d020      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dcc:	4b59      	ldr	r3, [pc, #356]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	4a58      	ldr	r2, [pc, #352]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004dd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0308 	and.w	r3, r3, #8
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d005      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004de4:	4b53      	ldr	r3, [pc, #332]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	4a52      	ldr	r2, [pc, #328]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004dee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004df0:	4b50      	ldr	r3, [pc, #320]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	494d      	ldr	r1, [pc, #308]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d044      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d107      	bne.n	8004e26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e16:	4b47      	ldr	r3, [pc, #284]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d119      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e07f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d003      	beq.n	8004e36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d107      	bne.n	8004e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e36:	4b3f      	ldr	r3, [pc, #252]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e06f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e46:	4b3b      	ldr	r3, [pc, #236]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e067      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e56:	4b37      	ldr	r3, [pc, #220]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f023 0203 	bic.w	r2, r3, #3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4934      	ldr	r1, [pc, #208]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e68:	f7fe f878 	bl	8002f5c <HAL_GetTick>
 8004e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6e:	e00a      	b.n	8004e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e70:	f7fe f874 	bl	8002f5c <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e04f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e86:	4b2b      	ldr	r3, [pc, #172]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 020c 	and.w	r2, r3, #12
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d1eb      	bne.n	8004e70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e98:	4b25      	ldr	r3, [pc, #148]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d20c      	bcs.n	8004ec0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea6:	4b22      	ldr	r3, [pc, #136]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	b2d2      	uxtb	r2, r2
 8004eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eae:	4b20      	ldr	r3, [pc, #128]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	683a      	ldr	r2, [r7, #0]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d001      	beq.n	8004ec0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e032      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d008      	beq.n	8004ede <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ecc:	4b19      	ldr	r3, [pc, #100]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4916      	ldr	r1, [pc, #88]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d009      	beq.n	8004efe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	490e      	ldr	r1, [pc, #56]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004efe:	f000 f821 	bl	8004f44 <HAL_RCC_GetSysClockFreq>
 8004f02:	4602      	mov	r2, r0
 8004f04:	4b0b      	ldr	r3, [pc, #44]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	091b      	lsrs	r3, r3, #4
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	490a      	ldr	r1, [pc, #40]	@ (8004f38 <HAL_RCC_ClockConfig+0x1c0>)
 8004f10:	5ccb      	ldrb	r3, [r1, r3]
 8004f12:	fa22 f303 	lsr.w	r3, r2, r3
 8004f16:	4a09      	ldr	r2, [pc, #36]	@ (8004f3c <HAL_RCC_ClockConfig+0x1c4>)
 8004f18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f1a:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <HAL_RCC_ClockConfig+0x1c8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fd f8e8 	bl	80020f4 <HAL_InitTick>

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40023c00 	.word	0x40023c00
 8004f34:	40023800 	.word	0x40023800
 8004f38:	0800c31c 	.word	0x0800c31c
 8004f3c:	200002a8 	.word	0x200002a8
 8004f40:	200002ac 	.word	0x200002ac

08004f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f48:	b090      	sub	sp, #64	@ 0x40
 8004f4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f50:	2300      	movs	r3, #0
 8004f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f54:	2300      	movs	r3, #0
 8004f56:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f5c:	4b59      	ldr	r3, [pc, #356]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f003 030c 	and.w	r3, r3, #12
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d00d      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0x40>
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	f200 80a1 	bhi.w	80050b0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_RCC_GetSysClockFreq+0x34>
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d003      	beq.n	8004f7e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f76:	e09b      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f78:	4b53      	ldr	r3, [pc, #332]	@ (80050c8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004f7c:	e09b      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f7e:	4b53      	ldr	r3, [pc, #332]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x188>)
 8004f80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f82:	e098      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f84:	4b4f      	ldr	r3, [pc, #316]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d028      	beq.n	8004fec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	099b      	lsrs	r3, r3, #6
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	623b      	str	r3, [r7, #32]
 8004fa4:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004fac:	2100      	movs	r1, #0
 8004fae:	4b47      	ldr	r3, [pc, #284]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x188>)
 8004fb0:	fb03 f201 	mul.w	r2, r3, r1
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	fb00 f303 	mul.w	r3, r0, r3
 8004fba:	4413      	add	r3, r2
 8004fbc:	4a43      	ldr	r2, [pc, #268]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x188>)
 8004fbe:	fba0 1202 	umull	r1, r2, r0, r2
 8004fc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fc4:	460a      	mov	r2, r1
 8004fc6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004fc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fca:	4413      	add	r3, r2
 8004fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	61bb      	str	r3, [r7, #24]
 8004fd4:	61fa      	str	r2, [r7, #28]
 8004fd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fda:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004fde:	f7fb f8ff 	bl	80001e0 <__aeabi_uldivmod>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fea:	e053      	b.n	8005094 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fec:	4b35      	ldr	r3, [pc, #212]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	099b      	lsrs	r3, r3, #6
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	617a      	str	r2, [r7, #20]
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004ffe:	f04f 0b00 	mov.w	fp, #0
 8005002:	4652      	mov	r2, sl
 8005004:	465b      	mov	r3, fp
 8005006:	f04f 0000 	mov.w	r0, #0
 800500a:	f04f 0100 	mov.w	r1, #0
 800500e:	0159      	lsls	r1, r3, #5
 8005010:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005014:	0150      	lsls	r0, r2, #5
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	ebb2 080a 	subs.w	r8, r2, sl
 800501e:	eb63 090b 	sbc.w	r9, r3, fp
 8005022:	f04f 0200 	mov.w	r2, #0
 8005026:	f04f 0300 	mov.w	r3, #0
 800502a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800502e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005032:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005036:	ebb2 0408 	subs.w	r4, r2, r8
 800503a:	eb63 0509 	sbc.w	r5, r3, r9
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	00eb      	lsls	r3, r5, #3
 8005048:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800504c:	00e2      	lsls	r2, r4, #3
 800504e:	4614      	mov	r4, r2
 8005050:	461d      	mov	r5, r3
 8005052:	eb14 030a 	adds.w	r3, r4, sl
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	eb45 030b 	adc.w	r3, r5, fp
 800505c:	607b      	str	r3, [r7, #4]
 800505e:	f04f 0200 	mov.w	r2, #0
 8005062:	f04f 0300 	mov.w	r3, #0
 8005066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800506a:	4629      	mov	r1, r5
 800506c:	028b      	lsls	r3, r1, #10
 800506e:	4621      	mov	r1, r4
 8005070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005074:	4621      	mov	r1, r4
 8005076:	028a      	lsls	r2, r1, #10
 8005078:	4610      	mov	r0, r2
 800507a:	4619      	mov	r1, r3
 800507c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800507e:	2200      	movs	r2, #0
 8005080:	60bb      	str	r3, [r7, #8]
 8005082:	60fa      	str	r2, [r7, #12]
 8005084:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005088:	f7fb f8aa 	bl	80001e0 <__aeabi_uldivmod>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4613      	mov	r3, r2
 8005092:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005094:	4b0b      	ldr	r3, [pc, #44]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	0c1b      	lsrs	r3, r3, #16
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	3301      	adds	r3, #1
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80050a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050ae:	e002      	b.n	80050b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050b0:	4b05      	ldr	r3, [pc, #20]	@ (80050c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80050b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3740      	adds	r7, #64	@ 0x40
 80050bc:	46bd      	mov	sp, r7
 80050be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050c2:	bf00      	nop
 80050c4:	40023800 	.word	0x40023800
 80050c8:	00f42400 	.word	0x00f42400
 80050cc:	017d7840 	.word	0x017d7840

080050d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050d4:	4b03      	ldr	r3, [pc, #12]	@ (80050e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050d6:	681b      	ldr	r3, [r3, #0]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	200002a8 	.word	0x200002a8

080050e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050ec:	f7ff fff0 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	@ (8005108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	0a9b      	lsrs	r3, r3, #10
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4903      	ldr	r1, [pc, #12]	@ (800510c <HAL_RCC_GetPCLK1Freq+0x24>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40023800 	.word	0x40023800
 800510c:	0800c32c 	.word	0x0800c32c

08005110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005114:	f7ff ffdc 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 8005118:	4602      	mov	r2, r0
 800511a:	4b05      	ldr	r3, [pc, #20]	@ (8005130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	0b5b      	lsrs	r3, r3, #13
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	4903      	ldr	r1, [pc, #12]	@ (8005134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005126:	5ccb      	ldrb	r3, [r1, r3]
 8005128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800512c:	4618      	mov	r0, r3
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40023800 	.word	0x40023800
 8005134:	0800c32c 	.word	0x0800c32c

08005138 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	220f      	movs	r2, #15
 8005146:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005148:	4b12      	ldr	r3, [pc, #72]	@ (8005194 <HAL_RCC_GetClockConfig+0x5c>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 0203 	and.w	r2, r3, #3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005154:	4b0f      	ldr	r3, [pc, #60]	@ (8005194 <HAL_RCC_GetClockConfig+0x5c>)
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005160:	4b0c      	ldr	r3, [pc, #48]	@ (8005194 <HAL_RCC_GetClockConfig+0x5c>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800516c:	4b09      	ldr	r3, [pc, #36]	@ (8005194 <HAL_RCC_GetClockConfig+0x5c>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	08db      	lsrs	r3, r3, #3
 8005172:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800517a:	4b07      	ldr	r3, [pc, #28]	@ (8005198 <HAL_RCC_GetClockConfig+0x60>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0207 	and.w	r2, r3, #7
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	601a      	str	r2, [r3, #0]
}
 8005186:	bf00      	nop
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800
 8005198:	40023c00 	.word	0x40023c00

0800519c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e07b      	b.n	80052a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d108      	bne.n	80051c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051be:	d009      	beq.n	80051d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	61da      	str	r2, [r3, #28]
 80051c6:	e005      	b.n	80051d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d106      	bne.n	80051f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7fc fe6e 	bl	8001ed0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800520a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800521c:	431a      	orrs	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005226:	431a      	orrs	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005244:	431a      	orrs	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005258:	ea42 0103 	orr.w	r1, r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005260:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	0c1b      	lsrs	r3, r3, #16
 8005272:	f003 0104 	and.w	r1, r3, #4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527a:	f003 0210 	and.w	r2, r3, #16
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	430a      	orrs	r2, r1
 8005284:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69da      	ldr	r2, [r3, #28]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005294:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b088      	sub	sp, #32
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	603b      	str	r3, [r7, #0]
 80052ba:	4613      	mov	r3, r2
 80052bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_SPI_Transmit+0x22>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e12d      	b.n	800552c <HAL_SPI_Transmit+0x27e>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052d8:	f7fd fe40 	bl	8002f5c <HAL_GetTick>
 80052dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052de:	88fb      	ldrh	r3, [r7, #6]
 80052e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d002      	beq.n	80052f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052ee:	2302      	movs	r3, #2
 80052f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052f2:	e116      	b.n	8005522 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <HAL_SPI_Transmit+0x52>
 80052fa:	88fb      	ldrh	r3, [r7, #6]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d102      	bne.n	8005306 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005304:	e10d      	b.n	8005522 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2203      	movs	r2, #3
 800530a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	88fa      	ldrh	r2, [r7, #6]
 800531e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	88fa      	ldrh	r2, [r7, #6]
 8005324:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800534c:	d10f      	bne.n	800536e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800535c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800536c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005378:	2b40      	cmp	r3, #64	@ 0x40
 800537a:	d007      	beq.n	800538c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800538a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005394:	d14f      	bne.n	8005436 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d002      	beq.n	80053a4 <HAL_SPI_Transmit+0xf6>
 800539e:	8afb      	ldrh	r3, [r7, #22]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d142      	bne.n	800542a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a8:	881a      	ldrh	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b4:	1c9a      	adds	r2, r3, #2
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053c8:	e02f      	b.n	800542a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d112      	bne.n	80053fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053dc:	881a      	ldrh	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e8:	1c9a      	adds	r2, r3, #2
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053fc:	e015      	b.n	800542a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053fe:	f7fd fdad 	bl	8002f5c <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d803      	bhi.n	8005416 <HAL_SPI_Transmit+0x168>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005414:	d102      	bne.n	800541c <HAL_SPI_Transmit+0x16e>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d106      	bne.n	800542a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005428:	e07b      	b.n	8005522 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800542e:	b29b      	uxth	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1ca      	bne.n	80053ca <HAL_SPI_Transmit+0x11c>
 8005434:	e050      	b.n	80054d8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <HAL_SPI_Transmit+0x196>
 800543e:	8afb      	ldrh	r3, [r7, #22]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d144      	bne.n	80054ce <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	330c      	adds	r3, #12
 800544e:	7812      	ldrb	r2, [r2, #0]
 8005450:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	1c5a      	adds	r2, r3, #1
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005460:	b29b      	uxth	r3, r3
 8005462:	3b01      	subs	r3, #1
 8005464:	b29a      	uxth	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800546a:	e030      	b.n	80054ce <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b02      	cmp	r3, #2
 8005478:	d113      	bne.n	80054a2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	330c      	adds	r3, #12
 8005484:	7812      	ldrb	r2, [r2, #0]
 8005486:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005496:	b29b      	uxth	r3, r3
 8005498:	3b01      	subs	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	86da      	strh	r2, [r3, #54]	@ 0x36
 80054a0:	e015      	b.n	80054ce <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054a2:	f7fd fd5b 	bl	8002f5c <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d803      	bhi.n	80054ba <HAL_SPI_Transmit+0x20c>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d102      	bne.n	80054c0 <HAL_SPI_Transmit+0x212>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80054cc:	e029      	b.n	8005522 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1c9      	bne.n	800546c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	6839      	ldr	r1, [r7, #0]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 fbdf 	bl	8005ca0 <SPI_EndRxTxTransaction>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10a      	bne.n	800550c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054f6:	2300      	movs	r3, #0
 80054f8:	613b      	str	r3, [r7, #16]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	613b      	str	r3, [r7, #16]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	613b      	str	r3, [r7, #16]
 800550a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	77fb      	strb	r3, [r7, #31]
 8005518:	e003      	b.n	8005522 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800552a:	7ffb      	ldrb	r3, [r7, #31]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3720      	adds	r7, #32
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af02      	add	r7, sp, #8
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	603b      	str	r3, [r7, #0]
 8005540:	4613      	mov	r3, r2
 8005542:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b01      	cmp	r3, #1
 8005552:	d002      	beq.n	800555a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005554:	2302      	movs	r3, #2
 8005556:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005558:	e0fb      	b.n	8005752 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005562:	d112      	bne.n	800558a <HAL_SPI_Receive+0x56>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10e      	bne.n	800558a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2204      	movs	r2, #4
 8005570:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005574:	88fa      	ldrh	r2, [r7, #6]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	4613      	mov	r3, r2
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f000 f8ef 	bl	8005764 <HAL_SPI_TransmitReceive>
 8005586:	4603      	mov	r3, r0
 8005588:	e0e8      	b.n	800575c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_SPI_Receive+0x64>
 8005594:	2302      	movs	r3, #2
 8005596:	e0e1      	b.n	800575c <HAL_SPI_Receive+0x228>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055a0:	f7fd fcdc 	bl	8002f5c <HAL_GetTick>
 80055a4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_SPI_Receive+0x7e>
 80055ac:	88fb      	ldrh	r3, [r7, #6]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d102      	bne.n	80055b8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80055b6:	e0cc      	b.n	8005752 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2204      	movs	r2, #4
 80055bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	88fa      	ldrh	r2, [r7, #6]
 80055d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	88fa      	ldrh	r2, [r7, #6]
 80055d6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055fe:	d10f      	bne.n	8005620 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800560e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800561e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562a:	2b40      	cmp	r3, #64	@ 0x40
 800562c:	d007      	beq.n	800563e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800563c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d16a      	bne.n	800571c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005646:	e032      	b.n	80056ae <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b01      	cmp	r3, #1
 8005654:	d115      	bne.n	8005682 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f103 020c 	add.w	r2, r3, #12
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005662:	7812      	ldrb	r2, [r2, #0]
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566c:	1c5a      	adds	r2, r3, #1
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005676:	b29b      	uxth	r3, r3
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005680:	e015      	b.n	80056ae <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005682:	f7fd fc6b 	bl	8002f5c <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d803      	bhi.n	800569a <HAL_SPI_Receive+0x166>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005698:	d102      	bne.n	80056a0 <HAL_SPI_Receive+0x16c>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d106      	bne.n	80056ae <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80056ac:	e051      	b.n	8005752 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1c7      	bne.n	8005648 <HAL_SPI_Receive+0x114>
 80056b8:	e035      	b.n	8005726 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d113      	bne.n	80056f0 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d2:	b292      	uxth	r2, r2
 80056d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056da:	1c9a      	adds	r2, r3, #2
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	3b01      	subs	r3, #1
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056ee:	e015      	b.n	800571c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056f0:	f7fd fc34 	bl	8002f5c <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d803      	bhi.n	8005708 <HAL_SPI_Receive+0x1d4>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d102      	bne.n	800570e <HAL_SPI_Receive+0x1da>
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d106      	bne.n	800571c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800571a:	e01a      	b.n	8005752 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1c9      	bne.n	80056ba <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	6839      	ldr	r1, [r7, #0]
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 fa52 	bl	8005bd4 <SPI_EndRxTransaction>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d002      	beq.n	800573c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	75fb      	strb	r3, [r7, #23]
 8005748:	e003      	b.n	8005752 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800575a:	7dfb      	ldrb	r3, [r7, #23]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08c      	sub	sp, #48	@ 0x30
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
 8005770:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005772:	2301      	movs	r3, #1
 8005774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005776:	2300      	movs	r3, #0
 8005778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <HAL_SPI_TransmitReceive+0x26>
 8005786:	2302      	movs	r3, #2
 8005788:	e198      	b.n	8005abc <HAL_SPI_TransmitReceive+0x358>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005792:	f7fd fbe3 	bl	8002f5c <HAL_GetTick>
 8005796:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800579e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80057a8:	887b      	ldrh	r3, [r7, #2]
 80057aa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d00f      	beq.n	80057d4 <HAL_SPI_TransmitReceive+0x70>
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ba:	d107      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d103      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x68>
 80057c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	d003      	beq.n	80057d4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80057cc:	2302      	movs	r3, #2
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057d2:	e16d      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_SPI_TransmitReceive+0x82>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d002      	beq.n	80057e6 <HAL_SPI_TransmitReceive+0x82>
 80057e0:	887b      	ldrh	r3, [r7, #2]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d103      	bne.n	80057ee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80057ec:	e160      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d003      	beq.n	8005802 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2205      	movs	r2, #5
 80057fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	887a      	ldrh	r2, [r7, #2]
 8005812:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	887a      	ldrh	r2, [r7, #2]
 8005818:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	887a      	ldrh	r2, [r7, #2]
 8005824:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	887a      	ldrh	r2, [r7, #2]
 800582a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005842:	2b40      	cmp	r3, #64	@ 0x40
 8005844:	d007      	beq.n	8005856 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005854:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800585e:	d17c      	bne.n	800595a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d002      	beq.n	800586e <HAL_SPI_TransmitReceive+0x10a>
 8005868:	8b7b      	ldrh	r3, [r7, #26]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d16a      	bne.n	8005944 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005872:	881a      	ldrh	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587e:	1c9a      	adds	r2, r3, #2
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29a      	uxth	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005892:	e057      	b.n	8005944 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 0302 	and.w	r3, r3, #2
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d11b      	bne.n	80058da <HAL_SPI_TransmitReceive+0x176>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d016      	beq.n	80058da <HAL_SPI_TransmitReceive+0x176>
 80058ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d113      	bne.n	80058da <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b6:	881a      	ldrh	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c2:	1c9a      	adds	r2, r3, #2
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058d6:	2300      	movs	r3, #0
 80058d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d119      	bne.n	800591c <HAL_SPI_TransmitReceive+0x1b8>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d014      	beq.n	800591c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68da      	ldr	r2, [r3, #12]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fc:	b292      	uxth	r2, r2
 80058fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005918:	2301      	movs	r3, #1
 800591a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800591c:	f7fd fb1e 	bl	8002f5c <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005928:	429a      	cmp	r2, r3
 800592a:	d80b      	bhi.n	8005944 <HAL_SPI_TransmitReceive+0x1e0>
 800592c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800592e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005932:	d007      	beq.n	8005944 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005942:	e0b5      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1a2      	bne.n	8005894 <HAL_SPI_TransmitReceive+0x130>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005952:	b29b      	uxth	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d19d      	bne.n	8005894 <HAL_SPI_TransmitReceive+0x130>
 8005958:	e080      	b.n	8005a5c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d002      	beq.n	8005968 <HAL_SPI_TransmitReceive+0x204>
 8005962:	8b7b      	ldrh	r3, [r7, #26]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d16f      	bne.n	8005a48 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	330c      	adds	r3, #12
 8005972:	7812      	ldrb	r2, [r2, #0]
 8005974:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597a:	1c5a      	adds	r2, r3, #1
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005984:	b29b      	uxth	r3, r3
 8005986:	3b01      	subs	r3, #1
 8005988:	b29a      	uxth	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800598e:	e05b      	b.n	8005a48 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b02      	cmp	r3, #2
 800599c:	d11c      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x274>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d017      	beq.n	80059d8 <HAL_SPI_TransmitReceive+0x274>
 80059a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d114      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	330c      	adds	r3, #12
 80059b8:	7812      	ldrb	r2, [r2, #0]
 80059ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d119      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x2b6>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d014      	beq.n	8005a1a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fa:	b2d2      	uxtb	r2, r2
 80059fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a16:	2301      	movs	r3, #1
 8005a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a1a:	f7fd fa9f 	bl	8002f5c <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d803      	bhi.n	8005a32 <HAL_SPI_TransmitReceive+0x2ce>
 8005a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a30:	d102      	bne.n	8005a38 <HAL_SPI_TransmitReceive+0x2d4>
 8005a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d107      	bne.n	8005a48 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005a46:	e033      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d19e      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x22c>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d199      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 f91d 	bl	8005ca0 <SPI_EndRxTxTransaction>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d006      	beq.n	8005a7a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2220      	movs	r2, #32
 8005a76:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005a78:	e01a      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10a      	bne.n	8005a98 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a82:	2300      	movs	r3, #0
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	617b      	str	r3, [r7, #20]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aa6:	e003      	b.n	8005ab0 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005ab8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3730      	adds	r7, #48	@ 0x30
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ad4:	f7fd fa42 	bl	8002f5c <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005adc:	1a9b      	subs	r3, r3, r2
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ae4:	f7fd fa3a 	bl	8002f5c <HAL_GetTick>
 8005ae8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aea:	4b39      	ldr	r3, [pc, #228]	@ (8005bd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	015b      	lsls	r3, r3, #5
 8005af0:	0d1b      	lsrs	r3, r3, #20
 8005af2:	69fa      	ldr	r2, [r7, #28]
 8005af4:	fb02 f303 	mul.w	r3, r2, r3
 8005af8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005afa:	e054      	b.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b02:	d050      	beq.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b04:	f7fd fa2a 	bl	8002f5c <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d902      	bls.n	8005b1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d13d      	bne.n	8005b96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b32:	d111      	bne.n	8005b58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b3c:	d004      	beq.n	8005b48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b46:	d107      	bne.n	8005b58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b60:	d10f      	bne.n	8005b82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e017      	b.n	8005bc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d101      	bne.n	8005ba0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	4013      	ands	r3, r2
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	bf0c      	ite	eq
 8005bb6:	2301      	moveq	r3, #1
 8005bb8:	2300      	movne	r3, #0
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	79fb      	ldrb	r3, [r7, #7]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d19b      	bne.n	8005afc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3720      	adds	r7, #32
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	200002a8 	.word	0x200002a8

08005bd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af02      	add	r7, sp, #8
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005be8:	d111      	bne.n	8005c0e <SPI_EndRxTransaction+0x3a>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bf2:	d004      	beq.n	8005bfe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bfc:	d107      	bne.n	8005c0e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c0c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c16:	d12a      	bne.n	8005c6e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c20:	d012      	beq.n	8005c48 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	2180      	movs	r1, #128	@ 0x80
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f7ff ff49 	bl	8005ac4 <SPI_WaitFlagStateUntilTimeout>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d02d      	beq.n	8005c94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c3c:	f043 0220 	orr.w	r2, r3, #32
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e026      	b.n	8005c96 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2101      	movs	r1, #1
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f7ff ff36 	bl	8005ac4 <SPI_WaitFlagStateUntilTimeout>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d01a      	beq.n	8005c94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c62:	f043 0220 	orr.w	r2, r3, #32
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e013      	b.n	8005c96 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	2200      	movs	r2, #0
 8005c76:	2101      	movs	r1, #1
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff ff23 	bl	8005ac4 <SPI_WaitFlagStateUntilTimeout>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c88:	f043 0220 	orr.w	r2, r3, #32
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e000      	b.n	8005c96 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b088      	sub	sp, #32
 8005ca4:	af02      	add	r7, sp, #8
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	2102      	movs	r1, #2
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f7ff ff04 	bl	8005ac4 <SPI_WaitFlagStateUntilTimeout>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d007      	beq.n	8005cd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc6:	f043 0220 	orr.w	r2, r3, #32
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e032      	b.n	8005d38 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d40 <SPI_EndRxTxTransaction+0xa0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d44 <SPI_EndRxTxTransaction+0xa4>)
 8005cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cdc:	0d5b      	lsrs	r3, r3, #21
 8005cde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ce2:	fb02 f303 	mul.w	r3, r2, r3
 8005ce6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cf0:	d112      	bne.n	8005d18 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2180      	movs	r1, #128	@ 0x80
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f7ff fee1 	bl	8005ac4 <SPI_WaitFlagStateUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d016      	beq.n	8005d36 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d0c:	f043 0220 	orr.w	r2, r3, #32
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e00f      	b.n	8005d38 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d00a      	beq.n	8005d34 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d2e:	2b80      	cmp	r3, #128	@ 0x80
 8005d30:	d0f2      	beq.n	8005d18 <SPI_EndRxTxTransaction+0x78>
 8005d32:	e000      	b.n	8005d36 <SPI_EndRxTxTransaction+0x96>
        break;
 8005d34:	bf00      	nop
  }

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	200002a8 	.word	0x200002a8
 8005d44:	165e9f81 	.word	0x165e9f81

08005d48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e041      	b.n	8005dde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d106      	bne.n	8005d74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7fc f8f6 	bl	8001f60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3304      	adds	r3, #4
 8005d84:	4619      	mov	r1, r3
 8005d86:	4610      	mov	r0, r2
 8005d88:	f000 f9ea 	bl	8006160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d001      	beq.n	8005e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e044      	b.n	8005e8a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8005e98 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d018      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x6c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2a:	d013      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x6c>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1a      	ldr	r2, [pc, #104]	@ (8005e9c <HAL_TIM_Base_Start_IT+0xb4>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d00e      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x6c>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a19      	ldr	r2, [pc, #100]	@ (8005ea0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d009      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x6c>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a17      	ldr	r2, [pc, #92]	@ (8005ea4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d004      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x6c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a16      	ldr	r2, [pc, #88]	@ (8005ea8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d111      	bne.n	8005e78 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 0307 	and.w	r3, r3, #7
 8005e5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2b06      	cmp	r3, #6
 8005e64:	d010      	beq.n	8005e88 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f042 0201 	orr.w	r2, r2, #1
 8005e74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e76:	e007      	b.n	8005e88 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3714      	adds	r7, #20
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	40010000 	.word	0x40010000
 8005e9c:	40000400 	.word	0x40000400
 8005ea0:	40000800 	.word	0x40000800
 8005ea4:	40000c00 	.word	0x40000c00
 8005ea8:	40014000 	.word	0x40014000

08005eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d020      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d01b      	beq.n	8005f10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f06f 0202 	mvn.w	r2, #2
 8005ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f914 	bl	8006124 <HAL_TIM_IC_CaptureCallback>
 8005efc:	e005      	b.n	8005f0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f906 	bl	8006110 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 f917 	bl	8006138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f003 0304 	and.w	r3, r3, #4
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d020      	beq.n	8005f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d01b      	beq.n	8005f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f06f 0204 	mvn.w	r2, #4
 8005f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d003      	beq.n	8005f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f8ee 	bl	8006124 <HAL_TIM_IC_CaptureCallback>
 8005f48:	e005      	b.n	8005f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f8e0 	bl	8006110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 f8f1 	bl	8006138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d020      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d01b      	beq.n	8005fa8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0208 	mvn.w	r2, #8
 8005f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2204      	movs	r2, #4
 8005f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 f8c8 	bl	8006124 <HAL_TIM_IC_CaptureCallback>
 8005f94:	e005      	b.n	8005fa2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f8ba 	bl	8006110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f8cb 	bl	8006138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d020      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f003 0310 	and.w	r3, r3, #16
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d01b      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f06f 0210 	mvn.w	r2, #16
 8005fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2208      	movs	r2, #8
 8005fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f8a2 	bl	8006124 <HAL_TIM_IC_CaptureCallback>
 8005fe0:	e005      	b.n	8005fee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f894 	bl	8006110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f8a5 	bl	8006138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00c      	beq.n	8006018 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0201 	mvn.w	r2, #1
 8006010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fb fa3c 	bl	8001490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00c      	beq.n	800603c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006028:	2b00      	cmp	r3, #0
 800602a:	d007      	beq.n	800603c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 faa6 	bl	8006588 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00c      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d007      	beq.n	8006060 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f876 	bl	800614c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00c      	beq.n	8006084 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f003 0320 	and.w	r3, r3, #32
 8006070:	2b00      	cmp	r3, #0
 8006072:	d007      	beq.n	8006084 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f06f 0220 	mvn.w	r2, #32
 800607c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fa78 	bl	8006574 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e031      	b.n	8006108 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2202      	movs	r2, #2
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80060b4:	6839      	ldr	r1, [r7, #0]
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f8de 	bl	8006278 <TIM_SlaveTimer_SetConfig>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d009      	beq.n	80060d6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e018      	b.n	8006108 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060e4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060f4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006118:	bf00      	nop
 800611a:	370c      	adds	r7, #12
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a3a      	ldr	r2, [pc, #232]	@ (800625c <TIM_Base_SetConfig+0xfc>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00f      	beq.n	8006198 <TIM_Base_SetConfig+0x38>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800617e:	d00b      	beq.n	8006198 <TIM_Base_SetConfig+0x38>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a37      	ldr	r2, [pc, #220]	@ (8006260 <TIM_Base_SetConfig+0x100>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d007      	beq.n	8006198 <TIM_Base_SetConfig+0x38>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a36      	ldr	r2, [pc, #216]	@ (8006264 <TIM_Base_SetConfig+0x104>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_Base_SetConfig+0x38>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a35      	ldr	r2, [pc, #212]	@ (8006268 <TIM_Base_SetConfig+0x108>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d108      	bne.n	80061aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800619e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a2b      	ldr	r2, [pc, #172]	@ (800625c <TIM_Base_SetConfig+0xfc>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d01b      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b8:	d017      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a28      	ldr	r2, [pc, #160]	@ (8006260 <TIM_Base_SetConfig+0x100>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d013      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a27      	ldr	r2, [pc, #156]	@ (8006264 <TIM_Base_SetConfig+0x104>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d00f      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a26      	ldr	r2, [pc, #152]	@ (8006268 <TIM_Base_SetConfig+0x108>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d00b      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a25      	ldr	r2, [pc, #148]	@ (800626c <TIM_Base_SetConfig+0x10c>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d007      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a24      	ldr	r2, [pc, #144]	@ (8006270 <TIM_Base_SetConfig+0x110>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d003      	beq.n	80061ea <TIM_Base_SetConfig+0x8a>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a23      	ldr	r2, [pc, #140]	@ (8006274 <TIM_Base_SetConfig+0x114>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d108      	bne.n	80061fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	689a      	ldr	r2, [r3, #8]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a0e      	ldr	r2, [pc, #56]	@ (800625c <TIM_Base_SetConfig+0xfc>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d103      	bne.n	8006230 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	691a      	ldr	r2, [r3, #16]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b01      	cmp	r3, #1
 8006240:	d105      	bne.n	800624e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	f023 0201 	bic.w	r2, r3, #1
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	611a      	str	r2, [r3, #16]
  }
}
 800624e:	bf00      	nop
 8006250:	3714      	adds	r7, #20
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	40010000 	.word	0x40010000
 8006260:	40000400 	.word	0x40000400
 8006264:	40000800 	.word	0x40000800
 8006268:	40000c00 	.word	0x40000c00
 800626c:	40014000 	.word	0x40014000
 8006270:	40014400 	.word	0x40014400
 8006274:	40014800 	.word	0x40014800

08006278 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006282:	2300      	movs	r3, #0
 8006284:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006294:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	4313      	orrs	r3, r2
 800629e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	f023 0307 	bic.w	r3, r3, #7
 80062a6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b70      	cmp	r3, #112	@ 0x70
 80062c0:	d01a      	beq.n	80062f8 <TIM_SlaveTimer_SetConfig+0x80>
 80062c2:	2b70      	cmp	r3, #112	@ 0x70
 80062c4:	d860      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062c6:	2b60      	cmp	r3, #96	@ 0x60
 80062c8:	d054      	beq.n	8006374 <TIM_SlaveTimer_SetConfig+0xfc>
 80062ca:	2b60      	cmp	r3, #96	@ 0x60
 80062cc:	d85c      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062ce:	2b50      	cmp	r3, #80	@ 0x50
 80062d0:	d046      	beq.n	8006360 <TIM_SlaveTimer_SetConfig+0xe8>
 80062d2:	2b50      	cmp	r3, #80	@ 0x50
 80062d4:	d858      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062d6:	2b40      	cmp	r3, #64	@ 0x40
 80062d8:	d019      	beq.n	800630e <TIM_SlaveTimer_SetConfig+0x96>
 80062da:	2b40      	cmp	r3, #64	@ 0x40
 80062dc:	d854      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062de:	2b30      	cmp	r3, #48	@ 0x30
 80062e0:	d055      	beq.n	800638e <TIM_SlaveTimer_SetConfig+0x116>
 80062e2:	2b30      	cmp	r3, #48	@ 0x30
 80062e4:	d850      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062e6:	2b20      	cmp	r3, #32
 80062e8:	d051      	beq.n	800638e <TIM_SlaveTimer_SetConfig+0x116>
 80062ea:	2b20      	cmp	r3, #32
 80062ec:	d84c      	bhi.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d04d      	beq.n	800638e <TIM_SlaveTimer_SetConfig+0x116>
 80062f2:	2b10      	cmp	r3, #16
 80062f4:	d04b      	beq.n	800638e <TIM_SlaveTimer_SetConfig+0x116>
 80062f6:	e047      	b.n	8006388 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006308:	f000 f8a6 	bl	8006458 <TIM_ETR_SetConfig>
      break;
 800630c:	e040      	b.n	8006390 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b05      	cmp	r3, #5
 8006314:	d101      	bne.n	800631a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e03b      	b.n	8006392 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6a1a      	ldr	r2, [r3, #32]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0201 	bic.w	r2, r2, #1
 8006330:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	699b      	ldr	r3, [r3, #24]
 8006338:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006340:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	4313      	orrs	r3, r2
 800634c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	621a      	str	r2, [r3, #32]
      break;
 800635e:	e017      	b.n	8006390 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800636c:	461a      	mov	r2, r3
 800636e:	f000 f814 	bl	800639a <TIM_TI1_ConfigInputStage>
      break;
 8006372:	e00d      	b.n	8006390 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006380:	461a      	mov	r2, r3
 8006382:	f000 f839 	bl	80063f8 <TIM_TI2_ConfigInputStage>
      break;
 8006386:	e003      	b.n	8006390 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	75fb      	strb	r3, [r7, #23]
      break;
 800638c:	e000      	b.n	8006390 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800638e:	bf00      	nop
  }

  return status;
 8006390:	7dfb      	ldrb	r3, [r7, #23]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3718      	adds	r7, #24
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800639a:	b480      	push	{r7}
 800639c:	b087      	sub	sp, #28
 800639e:	af00      	add	r7, sp, #0
 80063a0:	60f8      	str	r0, [r7, #12]
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6a1b      	ldr	r3, [r3, #32]
 80063aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6a1b      	ldr	r3, [r3, #32]
 80063b0:	f023 0201 	bic.w	r2, r3, #1
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	011b      	lsls	r3, r3, #4
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f023 030a 	bic.w	r3, r3, #10
 80063d6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	4313      	orrs	r3, r2
 80063de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	621a      	str	r2, [r3, #32]
}
 80063ec:	bf00      	nop
 80063ee:	371c      	adds	r7, #28
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	f023 0210 	bic.w	r2, r3, #16
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	031b      	lsls	r3, r3, #12
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006434:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	011b      	lsls	r3, r3, #4
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	4313      	orrs	r3, r2
 800643e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	697a      	ldr	r2, [r7, #20]
 800644a:	621a      	str	r2, [r3, #32]
}
 800644c:	bf00      	nop
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006458:	b480      	push	{r7}
 800645a:	b087      	sub	sp, #28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006472:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	021a      	lsls	r2, r3, #8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	431a      	orrs	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4313      	orrs	r3, r2
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4313      	orrs	r3, r2
 8006484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	609a      	str	r2, [r3, #8]
}
 800648c:	bf00      	nop
 800648e:	371c      	adds	r7, #28
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d101      	bne.n	80064b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064ac:	2302      	movs	r3, #2
 80064ae:	e050      	b.n	8006552 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006560 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d018      	beq.n	8006526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fc:	d013      	beq.n	8006526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a18      	ldr	r2, [pc, #96]	@ (8006564 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00e      	beq.n	8006526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a16      	ldr	r2, [pc, #88]	@ (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d009      	beq.n	8006526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a15      	ldr	r2, [pc, #84]	@ (800656c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d004      	beq.n	8006526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a13      	ldr	r2, [pc, #76]	@ (8006570 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d10c      	bne.n	8006540 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800652c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	4313      	orrs	r3, r2
 8006536:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	40010000 	.word	0x40010000
 8006564:	40000400 	.word	0x40000400
 8006568:	40000800 	.word	0x40000800
 800656c:	40000c00 	.word	0x40000c00
 8006570:	40014000 	.word	0x40014000

08006574 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e042      	b.n	8006634 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fb fd12 	bl	8001fec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2224      	movs	r2, #36	@ 0x24
 80065cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68da      	ldr	r2, [r3, #12]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 ff4f 	bl	8007484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	691a      	ldr	r2, [r3, #16]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695a      	ldr	r2, [r3, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68da      	ldr	r2, [r3, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2220      	movs	r2, #32
 8006620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2220      	movs	r2, #32
 8006628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b08a      	sub	sp, #40	@ 0x28
 8006640:	af02      	add	r7, sp, #8
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800664c:	2300      	movs	r3, #0
 800664e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006656:	b2db      	uxtb	r3, r3
 8006658:	2b20      	cmp	r3, #32
 800665a:	d175      	bne.n	8006748 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d002      	beq.n	8006668 <HAL_UART_Transmit+0x2c>
 8006662:	88fb      	ldrh	r3, [r7, #6]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d101      	bne.n	800666c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e06e      	b.n	800674a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2221      	movs	r2, #33	@ 0x21
 8006676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800667a:	f7fc fc6f 	bl	8002f5c <HAL_GetTick>
 800667e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	88fa      	ldrh	r2, [r7, #6]
 8006684:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	88fa      	ldrh	r2, [r7, #6]
 800668a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006694:	d108      	bne.n	80066a8 <HAL_UART_Transmit+0x6c>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d104      	bne.n	80066a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	61bb      	str	r3, [r7, #24]
 80066a6:	e003      	b.n	80066b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066ac:	2300      	movs	r3, #0
 80066ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066b0:	e02e      	b.n	8006710 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2200      	movs	r2, #0
 80066ba:	2180      	movs	r1, #128	@ 0x80
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 fc27 	bl	8006f10 <UART_WaitOnFlagUntilTimeout>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e03a      	b.n	800674a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10b      	bne.n	80066f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	3302      	adds	r3, #2
 80066ee:	61bb      	str	r3, [r7, #24]
 80066f0:	e007      	b.n	8006702 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	781a      	ldrb	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	3301      	adds	r3, #1
 8006700:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b01      	subs	r3, #1
 800670a:	b29a      	uxth	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1cb      	bne.n	80066b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	2200      	movs	r2, #0
 8006722:	2140      	movs	r1, #64	@ 0x40
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f000 fbf3 	bl	8006f10 <UART_WaitOnFlagUntilTimeout>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d005      	beq.n	800673c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2220      	movs	r2, #32
 8006734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006738:	2303      	movs	r3, #3
 800673a:	e006      	b.n	800674a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	e000      	b.n	800674a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006748:	2302      	movs	r3, #2
  }
}
 800674a:	4618      	mov	r0, r3
 800674c:	3720      	adds	r7, #32
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	60f8      	str	r0, [r7, #12]
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	4613      	mov	r3, r2
 800675e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b20      	cmp	r3, #32
 800676a:	d112      	bne.n	8006792 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <HAL_UART_Receive_DMA+0x26>
 8006772:	88fb      	ldrh	r3, [r7, #6]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e00b      	b.n	8006794 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006782:	88fb      	ldrh	r3, [r7, #6]
 8006784:	461a      	mov	r2, r3
 8006786:	68b9      	ldr	r1, [r7, #8]
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 fc1b 	bl	8006fc4 <UART_Start_Receive_DMA>
 800678e:	4603      	mov	r3, r0
 8006790:	e000      	b.n	8006794 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006792:	2302      	movs	r3, #2
  }
}
 8006794:	4618      	mov	r0, r3
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b0ba      	sub	sp, #232	@ 0xe8
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80067c8:	2300      	movs	r3, #0
 80067ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80067ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d2:	f003 030f 	and.w	r3, r3, #15
 80067d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80067da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d10f      	bne.n	8006802 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e6:	f003 0320 	and.w	r3, r3, #32
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d009      	beq.n	8006802 <HAL_UART_IRQHandler+0x66>
 80067ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f2:	f003 0320 	and.w	r3, r3, #32
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 fd83 	bl	8007306 <UART_Receive_IT>
      return;
 8006800:	e25b      	b.n	8006cba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006802:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 80de 	beq.w	80069c8 <HAL_UART_IRQHandler+0x22c>
 800680c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d106      	bne.n	8006826 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800681c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 80d1 	beq.w	80069c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00b      	beq.n	800684a <HAL_UART_IRQHandler+0xae>
 8006832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800683a:	2b00      	cmp	r3, #0
 800683c:	d005      	beq.n	800684a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006842:	f043 0201 	orr.w	r2, r3, #1
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800684a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00b      	beq.n	800686e <HAL_UART_IRQHandler+0xd2>
 8006856:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d005      	beq.n	800686e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006866:	f043 0202 	orr.w	r2, r3, #2
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800686e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00b      	beq.n	8006892 <HAL_UART_IRQHandler+0xf6>
 800687a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	d005      	beq.n	8006892 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688a:	f043 0204 	orr.w	r2, r3, #4
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006896:	f003 0308 	and.w	r3, r3, #8
 800689a:	2b00      	cmp	r3, #0
 800689c:	d011      	beq.n	80068c2 <HAL_UART_IRQHandler+0x126>
 800689e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a2:	f003 0320 	and.w	r3, r3, #32
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d105      	bne.n	80068b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d005      	beq.n	80068c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ba:	f043 0208 	orr.w	r2, r3, #8
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f000 81f2 	beq.w	8006cb0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068d0:	f003 0320 	and.w	r3, r3, #32
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d008      	beq.n	80068ea <HAL_UART_IRQHandler+0x14e>
 80068d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068dc:	f003 0320 	and.w	r3, r3, #32
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d002      	beq.n	80068ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 fd0e 	bl	8007306 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	695b      	ldr	r3, [r3, #20]
 80068f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f4:	2b40      	cmp	r3, #64	@ 0x40
 80068f6:	bf0c      	ite	eq
 80068f8:	2301      	moveq	r3, #1
 80068fa:	2300      	movne	r3, #0
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006906:	f003 0308 	and.w	r3, r3, #8
 800690a:	2b00      	cmp	r3, #0
 800690c:	d103      	bne.n	8006916 <HAL_UART_IRQHandler+0x17a>
 800690e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006912:	2b00      	cmp	r3, #0
 8006914:	d04f      	beq.n	80069b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fc16 	bl	8007148 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006926:	2b40      	cmp	r3, #64	@ 0x40
 8006928:	d141      	bne.n	80069ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3314      	adds	r3, #20
 8006930:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006934:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006940:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3314      	adds	r3, #20
 8006952:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006956:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800695a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006962:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006966:	e841 2300 	strex	r3, r2, [r1]
 800696a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800696e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1d9      	bne.n	800692a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800697a:	2b00      	cmp	r3, #0
 800697c:	d013      	beq.n	80069a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006982:	4a7e      	ldr	r2, [pc, #504]	@ (8006b7c <HAL_UART_IRQHandler+0x3e0>)
 8006984:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800698a:	4618      	mov	r0, r3
 800698c:	f7fc fd6e 	bl	800346c <HAL_DMA_Abort_IT>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d016      	beq.n	80069c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800699a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80069a0:	4610      	mov	r0, r2
 80069a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a4:	e00e      	b.n	80069c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 f99e 	bl	8006ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ac:	e00a      	b.n	80069c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f99a 	bl	8006ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b4:	e006      	b.n	80069c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f996 	bl	8006ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80069c2:	e175      	b.n	8006cb0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c4:	bf00      	nop
    return;
 80069c6:	e173      	b.n	8006cb0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	f040 814f 	bne.w	8006c70 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80069d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d6:	f003 0310 	and.w	r3, r3, #16
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 8148 	beq.w	8006c70 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f000 8141 	beq.w	8006c70 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069ee:	2300      	movs	r3, #0
 80069f0:	60bb      	str	r3, [r7, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	60bb      	str	r3, [r7, #8]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	60bb      	str	r3, [r7, #8]
 8006a02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	695b      	ldr	r3, [r3, #20]
 8006a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0e:	2b40      	cmp	r3, #64	@ 0x40
 8006a10:	f040 80b6 	bne.w	8006b80 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f000 8145 	beq.w	8006cb4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a32:	429a      	cmp	r2, r3
 8006a34:	f080 813e 	bcs.w	8006cb4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a3e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a44:	69db      	ldr	r3, [r3, #28]
 8006a46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a4a:	f000 8088 	beq.w	8006b5e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	330c      	adds	r3, #12
 8006a54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a5c:	e853 3f00 	ldrex	r3, [r3]
 8006a60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	330c      	adds	r3, #12
 8006a76:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a8a:	e841 2300 	strex	r3, r2, [r1]
 8006a8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1d9      	bne.n	8006a4e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3314      	adds	r3, #20
 8006aa0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006aac:	f023 0301 	bic.w	r3, r3, #1
 8006ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3314      	adds	r3, #20
 8006aba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006abe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ac6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006aca:	e841 2300 	strex	r3, r2, [r1]
 8006ace:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1e1      	bne.n	8006a9a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3314      	adds	r3, #20
 8006adc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ae0:	e853 3f00 	ldrex	r3, [r3]
 8006ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ae8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3314      	adds	r3, #20
 8006af6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006afa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006afc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e3      	bne.n	8006ad6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b2e:	f023 0310 	bic.w	r3, r3, #16
 8006b32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	330c      	adds	r3, #12
 8006b3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006b40:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b42:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e3      	bne.n	8006b1c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fc fc17 	bl	800338c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2202      	movs	r2, #2
 8006b62:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	4619      	mov	r1, r3
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f8c1 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b7a:	e09b      	b.n	8006cb4 <HAL_UART_IRQHandler+0x518>
 8006b7c:	0800720f 	.word	0x0800720f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f000 808e 	beq.w	8006cb8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006b9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 8089 	beq.w	8006cb8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	330c      	adds	r3, #12
 8006bac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bbc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	330c      	adds	r3, #12
 8006bc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006bca:	647a      	str	r2, [r7, #68]	@ 0x44
 8006bcc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e3      	bne.n	8006ba6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3314      	adds	r3, #20
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	623b      	str	r3, [r7, #32]
   return(result);
 8006bee:	6a3b      	ldr	r3, [r7, #32]
 8006bf0:	f023 0301 	bic.w	r3, r3, #1
 8006bf4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	3314      	adds	r3, #20
 8006bfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c02:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e3      	bne.n	8006bde <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2220      	movs	r2, #32
 8006c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	330c      	adds	r3, #12
 8006c2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	e853 3f00 	ldrex	r3, [r3]
 8006c32:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0310 	bic.w	r3, r3, #16
 8006c3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	330c      	adds	r3, #12
 8006c44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c48:	61fa      	str	r2, [r7, #28]
 8006c4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4c:	69b9      	ldr	r1, [r7, #24]
 8006c4e:	69fa      	ldr	r2, [r7, #28]
 8006c50:	e841 2300 	strex	r3, r2, [r1]
 8006c54:	617b      	str	r3, [r7, #20]
   return(result);
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1e3      	bne.n	8006c24 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c66:	4619      	mov	r1, r3
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 f847 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c6e:	e023      	b.n	8006cb8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d009      	beq.n	8006c90 <HAL_UART_IRQHandler+0x4f4>
 8006c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d003      	beq.n	8006c90 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fad4 	bl	8007236 <UART_Transmit_IT>
    return;
 8006c8e:	e014      	b.n	8006cba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00e      	beq.n	8006cba <HAL_UART_IRQHandler+0x51e>
 8006c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d008      	beq.n	8006cba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fb14 	bl	80072d6 <UART_EndTransmit_IT>
    return;
 8006cae:	e004      	b.n	8006cba <HAL_UART_IRQHandler+0x51e>
    return;
 8006cb0:	bf00      	nop
 8006cb2:	e002      	b.n	8006cba <HAL_UART_IRQHandler+0x51e>
      return;
 8006cb4:	bf00      	nop
 8006cb6:	e000      	b.n	8006cba <HAL_UART_IRQHandler+0x51e>
      return;
 8006cb8:	bf00      	nop
  }
}
 8006cba:	37e8      	adds	r7, #232	@ 0xe8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cf0:	bf00      	nop
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b09c      	sub	sp, #112	@ 0x70
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d20:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d172      	bne.n	8006e16 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d32:	2200      	movs	r2, #0
 8006d34:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	330c      	adds	r3, #12
 8006d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d40:	e853 3f00 	ldrex	r3, [r3]
 8006d44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	330c      	adds	r3, #12
 8006d54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006d56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006d58:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d5e:	e841 2300 	strex	r3, r2, [r1]
 8006d62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1e5      	bne.n	8006d36 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3314      	adds	r3, #20
 8006d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d74:	e853 3f00 	ldrex	r3, [r3]
 8006d78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7c:	f023 0301 	bic.w	r3, r3, #1
 8006d80:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	3314      	adds	r3, #20
 8006d88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006d8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006d8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d92:	e841 2300 	strex	r3, r2, [r1]
 8006d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1e5      	bne.n	8006d6a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3314      	adds	r3, #20
 8006da4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da8:	e853 3f00 	ldrex	r3, [r3]
 8006dac:	623b      	str	r3, [r7, #32]
   return(result);
 8006dae:	6a3b      	ldr	r3, [r7, #32]
 8006db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	3314      	adds	r3, #20
 8006dbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006dbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8006dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006dc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dc6:	e841 2300 	strex	r3, r2, [r1]
 8006dca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1e5      	bne.n	8006d9e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d119      	bne.n	8006e16 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	330c      	adds	r3, #12
 8006de8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	e853 3f00 	ldrex	r3, [r3]
 8006df0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f023 0310 	bic.w	r3, r3, #16
 8006df8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	330c      	adds	r3, #12
 8006e00:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e02:	61fa      	str	r2, [r7, #28]
 8006e04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e06:	69b9      	ldr	r1, [r7, #24]
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	e841 2300 	strex	r3, r2, [r1]
 8006e0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1e5      	bne.n	8006de2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e18:	2200      	movs	r2, #0
 8006e1a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d106      	bne.n	8006e32 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e28:	4619      	mov	r1, r3
 8006e2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e2c:	f7ff ff66 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e30:	e002      	b.n	8006e38 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006e32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e34:	f7f9 fe14 	bl	8000a60 <HAL_UART_RxCpltCallback>
}
 8006e38:	bf00      	nop
 8006e3a:	3770      	adds	r7, #112	@ 0x70
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2201      	movs	r2, #1
 8006e52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d108      	bne.n	8006e6e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e60:	085b      	lsrs	r3, r3, #1
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	4619      	mov	r1, r3
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f7ff ff48 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e6c:	e002      	b.n	8006e74 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f7ff ff30 	bl	8006cd4 <HAL_UART_RxHalfCpltCallback>
}
 8006e74:	bf00      	nop
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e98:	2b80      	cmp	r3, #128	@ 0x80
 8006e9a:	bf0c      	ite	eq
 8006e9c:	2301      	moveq	r3, #1
 8006e9e:	2300      	movne	r3, #0
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b21      	cmp	r3, #33	@ 0x21
 8006eae:	d108      	bne.n	8006ec2 <UART_DMAError+0x46>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d005      	beq.n	8006ec2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006ebc:	68b8      	ldr	r0, [r7, #8]
 8006ebe:	f000 f91b 	bl	80070f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ecc:	2b40      	cmp	r3, #64	@ 0x40
 8006ece:	bf0c      	ite	eq
 8006ed0:	2301      	moveq	r3, #1
 8006ed2:	2300      	movne	r3, #0
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	2b22      	cmp	r3, #34	@ 0x22
 8006ee2:	d108      	bne.n	8006ef6 <UART_DMAError+0x7a>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d005      	beq.n	8006ef6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2200      	movs	r2, #0
 8006eee:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006ef0:	68b8      	ldr	r0, [r7, #8]
 8006ef2:	f000 f929 	bl	8007148 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006efa:	f043 0210 	orr.w	r2, r3, #16
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f02:	68b8      	ldr	r0, [r7, #8]
 8006f04:	f7ff fef0 	bl	8006ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f08:	bf00      	nop
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f20:	e03b      	b.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f22:	6a3b      	ldr	r3, [r7, #32]
 8006f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f28:	d037      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f2a:	f7fc f817 	bl	8002f5c <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	6a3a      	ldr	r2, [r7, #32]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d302      	bcc.n	8006f40 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f3a:	6a3b      	ldr	r3, [r7, #32]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e03a      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	f003 0304 	and.w	r3, r3, #4
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d023      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	2b80      	cmp	r3, #128	@ 0x80
 8006f56:	d020      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2b40      	cmp	r3, #64	@ 0x40
 8006f5c:	d01d      	beq.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b08      	cmp	r3, #8
 8006f6a:	d116      	bne.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	617b      	str	r3, [r7, #20]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	617b      	str	r3, [r7, #20]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	617b      	str	r3, [r7, #20]
 8006f80:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f000 f8e0 	bl	8007148 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2208      	movs	r2, #8
 8006f8c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e00f      	b.n	8006fba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	68ba      	ldr	r2, [r7, #8]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	bf0c      	ite	eq
 8006faa:	2301      	moveq	r3, #1
 8006fac:	2300      	movne	r3, #0
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	79fb      	ldrb	r3, [r7, #7]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d0b4      	beq.n	8006f22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b098      	sub	sp, #96	@ 0x60
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006fd2:	68ba      	ldr	r2, [r7, #8]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	88fa      	ldrh	r2, [r7, #6]
 8006fdc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2222      	movs	r2, #34	@ 0x22
 8006fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff0:	4a3e      	ldr	r2, [pc, #248]	@ (80070ec <UART_Start_Receive_DMA+0x128>)
 8006ff2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff8:	4a3d      	ldr	r2, [pc, #244]	@ (80070f0 <UART_Start_Receive_DMA+0x12c>)
 8006ffa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007000:	4a3c      	ldr	r2, [pc, #240]	@ (80070f4 <UART_Start_Receive_DMA+0x130>)
 8007002:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007008:	2200      	movs	r2, #0
 800700a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800700c:	f107 0308 	add.w	r3, r7, #8
 8007010:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3304      	adds	r3, #4
 800701c:	4619      	mov	r1, r3
 800701e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	88fb      	ldrh	r3, [r7, #6]
 8007024:	f7fc f95a 	bl	80032dc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007028:	2300      	movs	r3, #0
 800702a:	613b      	str	r3, [r7, #16]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	613b      	str	r3, [r7, #16]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d019      	beq.n	800707a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	330c      	adds	r3, #12
 800704c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007050:	e853 3f00 	ldrex	r3, [r3]
 8007054:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800705c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	330c      	adds	r3, #12
 8007064:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007066:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007068:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800706c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1e5      	bne.n	8007046 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3314      	adds	r3, #20
 8007080:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007084:	e853 3f00 	ldrex	r3, [r3]
 8007088:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800708a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708c:	f043 0301 	orr.w	r3, r3, #1
 8007090:	657b      	str	r3, [r7, #84]	@ 0x54
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	3314      	adds	r3, #20
 8007098:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800709a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800709c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80070a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070a2:	e841 2300 	strex	r3, r2, [r1]
 80070a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1e5      	bne.n	800707a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	3314      	adds	r3, #20
 80070b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	e853 3f00 	ldrex	r3, [r3]
 80070bc:	617b      	str	r3, [r7, #20]
   return(result);
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3314      	adds	r3, #20
 80070cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80070ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80070d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	6a39      	ldr	r1, [r7, #32]
 80070d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	61fb      	str	r3, [r7, #28]
   return(result);
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e5      	bne.n	80070ae <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3760      	adds	r7, #96	@ 0x60
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	08006d15 	.word	0x08006d15
 80070f0:	08006e41 	.word	0x08006e41
 80070f4:	08006e7d 	.word	0x08006e7d

080070f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b089      	sub	sp, #36	@ 0x24
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	e853 3f00 	ldrex	r3, [r3]
 800710e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007116:	61fb      	str	r3, [r7, #28]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	330c      	adds	r3, #12
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	61ba      	str	r2, [r7, #24]
 8007122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	6979      	ldr	r1, [r7, #20]
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	e841 2300 	strex	r3, r2, [r1]
 800712c:	613b      	str	r3, [r7, #16]
   return(result);
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1e5      	bne.n	8007100 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2220      	movs	r2, #32
 8007138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800713c:	bf00      	nop
 800713e:	3724      	adds	r7, #36	@ 0x24
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007148:	b480      	push	{r7}
 800714a:	b095      	sub	sp, #84	@ 0x54
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	330c      	adds	r3, #12
 8007156:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715a:	e853 3f00 	ldrex	r3, [r3]
 800715e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	330c      	adds	r3, #12
 800716e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007170:	643a      	str	r2, [r7, #64]	@ 0x40
 8007172:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007174:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007176:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007178:	e841 2300 	strex	r3, r2, [r1]
 800717c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800717e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007180:	2b00      	cmp	r3, #0
 8007182:	d1e5      	bne.n	8007150 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3314      	adds	r3, #20
 800718a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	e853 3f00 	ldrex	r3, [r3]
 8007192:	61fb      	str	r3, [r7, #28]
   return(result);
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	f023 0301 	bic.w	r3, r3, #1
 800719a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	3314      	adds	r3, #20
 80071a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071ac:	e841 2300 	strex	r3, r2, [r1]
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1e5      	bne.n	8007184 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d119      	bne.n	80071f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	330c      	adds	r3, #12
 80071c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	e853 3f00 	ldrex	r3, [r3]
 80071ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	f023 0310 	bic.w	r3, r3, #16
 80071d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	330c      	adds	r3, #12
 80071de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071e0:	61ba      	str	r2, [r7, #24]
 80071e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e4:	6979      	ldr	r1, [r7, #20]
 80071e6:	69ba      	ldr	r2, [r7, #24]
 80071e8:	e841 2300 	strex	r3, r2, [r1]
 80071ec:	613b      	str	r3, [r7, #16]
   return(result);
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1e5      	bne.n	80071c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007202:	bf00      	nop
 8007204:	3754      	adds	r7, #84	@ 0x54
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b084      	sub	sp, #16
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800721a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f7ff fd5d 	bl	8006ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800722e:	bf00      	nop
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007236:	b480      	push	{r7}
 8007238:	b085      	sub	sp, #20
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007244:	b2db      	uxtb	r3, r3
 8007246:	2b21      	cmp	r3, #33	@ 0x21
 8007248:	d13e      	bne.n	80072c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007252:	d114      	bne.n	800727e <UART_Transmit_IT+0x48>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d110      	bne.n	800727e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	461a      	mov	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007270:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	1c9a      	adds	r2, r3, #2
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	621a      	str	r2, [r3, #32]
 800727c:	e008      	b.n	8007290 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	1c59      	adds	r1, r3, #1
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6211      	str	r1, [r2, #32]
 8007288:	781a      	ldrb	r2, [r3, #0]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007294:	b29b      	uxth	r3, r3
 8007296:	3b01      	subs	r3, #1
 8007298:	b29b      	uxth	r3, r3
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	4619      	mov	r1, r3
 800729e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10f      	bne.n	80072c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	68da      	ldr	r2, [r3, #12]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68da      	ldr	r2, [r3, #12]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	e000      	b.n	80072ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80072c8:	2302      	movs	r3, #2
  }
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b082      	sub	sp, #8
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68da      	ldr	r2, [r3, #12]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2220      	movs	r2, #32
 80072f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7ff fce2 	bl	8006cc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b08c      	sub	sp, #48	@ 0x30
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b22      	cmp	r3, #34	@ 0x22
 8007318:	f040 80ae 	bne.w	8007478 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007324:	d117      	bne.n	8007356 <UART_Receive_IT+0x50>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d113      	bne.n	8007356 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800732e:	2300      	movs	r3, #0
 8007330:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007336:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	b29b      	uxth	r3, r3
 8007340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007344:	b29a      	uxth	r2, r3
 8007346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007348:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734e:	1c9a      	adds	r2, r3, #2
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	629a      	str	r2, [r3, #40]	@ 0x28
 8007354:	e026      	b.n	80073a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800735c:	2300      	movs	r3, #0
 800735e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007368:	d007      	beq.n	800737a <UART_Receive_IT+0x74>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10a      	bne.n	8007388 <UART_Receive_IT+0x82>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d106      	bne.n	8007388 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	b2da      	uxtb	r2, r3
 8007382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007384:	701a      	strb	r2, [r3, #0]
 8007386:	e008      	b.n	800739a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	b2db      	uxtb	r3, r3
 8007390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007394:	b2da      	uxtb	r2, r3
 8007396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007398:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800739e:	1c5a      	adds	r2, r3, #1
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	3b01      	subs	r3, #1
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	4619      	mov	r1, r3
 80073b2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d15d      	bne.n	8007474 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68da      	ldr	r2, [r3, #12]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0220 	bic.w	r2, r2, #32
 80073c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68da      	ldr	r2, [r3, #12]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	695a      	ldr	r2, [r3, #20]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f022 0201 	bic.w	r2, r2, #1
 80073e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d135      	bne.n	800746a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	330c      	adds	r3, #12
 800740a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	613b      	str	r3, [r7, #16]
   return(result);
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	f023 0310 	bic.w	r3, r3, #16
 800741a:	627b      	str	r3, [r7, #36]	@ 0x24
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	330c      	adds	r3, #12
 8007422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007424:	623a      	str	r2, [r7, #32]
 8007426:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	69f9      	ldr	r1, [r7, #28]
 800742a:	6a3a      	ldr	r2, [r7, #32]
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	61bb      	str	r3, [r7, #24]
   return(result);
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e5      	bne.n	8007404 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0310 	and.w	r3, r3, #16
 8007442:	2b10      	cmp	r3, #16
 8007444:	d10a      	bne.n	800745c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007446:	2300      	movs	r3, #0
 8007448:	60fb      	str	r3, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	60fb      	str	r3, [r7, #12]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	60fb      	str	r3, [r7, #12]
 800745a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007460:	4619      	mov	r1, r3
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7ff fc4a 	bl	8006cfc <HAL_UARTEx_RxEventCallback>
 8007468:	e002      	b.n	8007470 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7f9 faf8 	bl	8000a60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007470:	2300      	movs	r3, #0
 8007472:	e002      	b.n	800747a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007474:	2300      	movs	r3, #0
 8007476:	e000      	b.n	800747a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007478:	2302      	movs	r3, #2
  }
}
 800747a:	4618      	mov	r0, r3
 800747c:	3730      	adds	r7, #48	@ 0x30
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
	...

08007484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007488:	b0c0      	sub	sp, #256	@ 0x100
 800748a:	af00      	add	r7, sp, #0
 800748c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800749c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a0:	68d9      	ldr	r1, [r3, #12]
 80074a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	ea40 0301 	orr.w	r3, r0, r1
 80074ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80074ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	431a      	orrs	r2, r3
 80074bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80074d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80074dc:	f021 010c 	bic.w	r1, r1, #12
 80074e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80074ea:	430b      	orrs	r3, r1
 80074ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80074fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074fe:	6999      	ldr	r1, [r3, #24]
 8007500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	ea40 0301 	orr.w	r3, r0, r1
 800750a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800750c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	4b8f      	ldr	r3, [pc, #572]	@ (8007750 <UART_SetConfig+0x2cc>)
 8007514:	429a      	cmp	r2, r3
 8007516:	d005      	beq.n	8007524 <UART_SetConfig+0xa0>
 8007518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	4b8d      	ldr	r3, [pc, #564]	@ (8007754 <UART_SetConfig+0x2d0>)
 8007520:	429a      	cmp	r2, r3
 8007522:	d104      	bne.n	800752e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007524:	f7fd fdf4 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
 8007528:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800752c:	e003      	b.n	8007536 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800752e:	f7fd fddb 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8007532:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007540:	f040 810c 	bne.w	800775c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007548:	2200      	movs	r2, #0
 800754a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800754e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007552:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007556:	4622      	mov	r2, r4
 8007558:	462b      	mov	r3, r5
 800755a:	1891      	adds	r1, r2, r2
 800755c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800755e:	415b      	adcs	r3, r3
 8007560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007562:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007566:	4621      	mov	r1, r4
 8007568:	eb12 0801 	adds.w	r8, r2, r1
 800756c:	4629      	mov	r1, r5
 800756e:	eb43 0901 	adc.w	r9, r3, r1
 8007572:	f04f 0200 	mov.w	r2, #0
 8007576:	f04f 0300 	mov.w	r3, #0
 800757a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800757e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007582:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007586:	4690      	mov	r8, r2
 8007588:	4699      	mov	r9, r3
 800758a:	4623      	mov	r3, r4
 800758c:	eb18 0303 	adds.w	r3, r8, r3
 8007590:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007594:	462b      	mov	r3, r5
 8007596:	eb49 0303 	adc.w	r3, r9, r3
 800759a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800759e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80075aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80075ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80075b2:	460b      	mov	r3, r1
 80075b4:	18db      	adds	r3, r3, r3
 80075b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075b8:	4613      	mov	r3, r2
 80075ba:	eb42 0303 	adc.w	r3, r2, r3
 80075be:	657b      	str	r3, [r7, #84]	@ 0x54
 80075c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80075c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80075c8:	f7f8 fe0a 	bl	80001e0 <__aeabi_uldivmod>
 80075cc:	4602      	mov	r2, r0
 80075ce:	460b      	mov	r3, r1
 80075d0:	4b61      	ldr	r3, [pc, #388]	@ (8007758 <UART_SetConfig+0x2d4>)
 80075d2:	fba3 2302 	umull	r2, r3, r3, r2
 80075d6:	095b      	lsrs	r3, r3, #5
 80075d8:	011c      	lsls	r4, r3, #4
 80075da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075de:	2200      	movs	r2, #0
 80075e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80075e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80075ec:	4642      	mov	r2, r8
 80075ee:	464b      	mov	r3, r9
 80075f0:	1891      	adds	r1, r2, r2
 80075f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80075f4:	415b      	adcs	r3, r3
 80075f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80075fc:	4641      	mov	r1, r8
 80075fe:	eb12 0a01 	adds.w	sl, r2, r1
 8007602:	4649      	mov	r1, r9
 8007604:	eb43 0b01 	adc.w	fp, r3, r1
 8007608:	f04f 0200 	mov.w	r2, #0
 800760c:	f04f 0300 	mov.w	r3, #0
 8007610:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007614:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800761c:	4692      	mov	sl, r2
 800761e:	469b      	mov	fp, r3
 8007620:	4643      	mov	r3, r8
 8007622:	eb1a 0303 	adds.w	r3, sl, r3
 8007626:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800762a:	464b      	mov	r3, r9
 800762c:	eb4b 0303 	adc.w	r3, fp, r3
 8007630:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007640:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007648:	460b      	mov	r3, r1
 800764a:	18db      	adds	r3, r3, r3
 800764c:	643b      	str	r3, [r7, #64]	@ 0x40
 800764e:	4613      	mov	r3, r2
 8007650:	eb42 0303 	adc.w	r3, r2, r3
 8007654:	647b      	str	r3, [r7, #68]	@ 0x44
 8007656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800765a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800765e:	f7f8 fdbf 	bl	80001e0 <__aeabi_uldivmod>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4611      	mov	r1, r2
 8007668:	4b3b      	ldr	r3, [pc, #236]	@ (8007758 <UART_SetConfig+0x2d4>)
 800766a:	fba3 2301 	umull	r2, r3, r3, r1
 800766e:	095b      	lsrs	r3, r3, #5
 8007670:	2264      	movs	r2, #100	@ 0x64
 8007672:	fb02 f303 	mul.w	r3, r2, r3
 8007676:	1acb      	subs	r3, r1, r3
 8007678:	00db      	lsls	r3, r3, #3
 800767a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800767e:	4b36      	ldr	r3, [pc, #216]	@ (8007758 <UART_SetConfig+0x2d4>)
 8007680:	fba3 2302 	umull	r2, r3, r3, r2
 8007684:	095b      	lsrs	r3, r3, #5
 8007686:	005b      	lsls	r3, r3, #1
 8007688:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800768c:	441c      	add	r4, r3
 800768e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007692:	2200      	movs	r2, #0
 8007694:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007698:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800769c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80076a0:	4642      	mov	r2, r8
 80076a2:	464b      	mov	r3, r9
 80076a4:	1891      	adds	r1, r2, r2
 80076a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80076a8:	415b      	adcs	r3, r3
 80076aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80076b0:	4641      	mov	r1, r8
 80076b2:	1851      	adds	r1, r2, r1
 80076b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80076b6:	4649      	mov	r1, r9
 80076b8:	414b      	adcs	r3, r1
 80076ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80076bc:	f04f 0200 	mov.w	r2, #0
 80076c0:	f04f 0300 	mov.w	r3, #0
 80076c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80076c8:	4659      	mov	r1, fp
 80076ca:	00cb      	lsls	r3, r1, #3
 80076cc:	4651      	mov	r1, sl
 80076ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076d2:	4651      	mov	r1, sl
 80076d4:	00ca      	lsls	r2, r1, #3
 80076d6:	4610      	mov	r0, r2
 80076d8:	4619      	mov	r1, r3
 80076da:	4603      	mov	r3, r0
 80076dc:	4642      	mov	r2, r8
 80076de:	189b      	adds	r3, r3, r2
 80076e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076e4:	464b      	mov	r3, r9
 80076e6:	460a      	mov	r2, r1
 80076e8:	eb42 0303 	adc.w	r3, r2, r3
 80076ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007700:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007704:	460b      	mov	r3, r1
 8007706:	18db      	adds	r3, r3, r3
 8007708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800770a:	4613      	mov	r3, r2
 800770c:	eb42 0303 	adc.w	r3, r2, r3
 8007710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007716:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800771a:	f7f8 fd61 	bl	80001e0 <__aeabi_uldivmod>
 800771e:	4602      	mov	r2, r0
 8007720:	460b      	mov	r3, r1
 8007722:	4b0d      	ldr	r3, [pc, #52]	@ (8007758 <UART_SetConfig+0x2d4>)
 8007724:	fba3 1302 	umull	r1, r3, r3, r2
 8007728:	095b      	lsrs	r3, r3, #5
 800772a:	2164      	movs	r1, #100	@ 0x64
 800772c:	fb01 f303 	mul.w	r3, r1, r3
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	00db      	lsls	r3, r3, #3
 8007734:	3332      	adds	r3, #50	@ 0x32
 8007736:	4a08      	ldr	r2, [pc, #32]	@ (8007758 <UART_SetConfig+0x2d4>)
 8007738:	fba2 2303 	umull	r2, r3, r2, r3
 800773c:	095b      	lsrs	r3, r3, #5
 800773e:	f003 0207 	and.w	r2, r3, #7
 8007742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4422      	add	r2, r4
 800774a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800774c:	e106      	b.n	800795c <UART_SetConfig+0x4d8>
 800774e:	bf00      	nop
 8007750:	40011000 	.word	0x40011000
 8007754:	40011400 	.word	0x40011400
 8007758:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800775c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007760:	2200      	movs	r2, #0
 8007762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007766:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800776a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800776e:	4642      	mov	r2, r8
 8007770:	464b      	mov	r3, r9
 8007772:	1891      	adds	r1, r2, r2
 8007774:	6239      	str	r1, [r7, #32]
 8007776:	415b      	adcs	r3, r3
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24
 800777a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800777e:	4641      	mov	r1, r8
 8007780:	1854      	adds	r4, r2, r1
 8007782:	4649      	mov	r1, r9
 8007784:	eb43 0501 	adc.w	r5, r3, r1
 8007788:	f04f 0200 	mov.w	r2, #0
 800778c:	f04f 0300 	mov.w	r3, #0
 8007790:	00eb      	lsls	r3, r5, #3
 8007792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007796:	00e2      	lsls	r2, r4, #3
 8007798:	4614      	mov	r4, r2
 800779a:	461d      	mov	r5, r3
 800779c:	4643      	mov	r3, r8
 800779e:	18e3      	adds	r3, r4, r3
 80077a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80077a4:	464b      	mov	r3, r9
 80077a6:	eb45 0303 	adc.w	r3, r5, r3
 80077aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80077ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80077ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077be:	f04f 0200 	mov.w	r2, #0
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80077ca:	4629      	mov	r1, r5
 80077cc:	008b      	lsls	r3, r1, #2
 80077ce:	4621      	mov	r1, r4
 80077d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077d4:	4621      	mov	r1, r4
 80077d6:	008a      	lsls	r2, r1, #2
 80077d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80077dc:	f7f8 fd00 	bl	80001e0 <__aeabi_uldivmod>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4b60      	ldr	r3, [pc, #384]	@ (8007968 <UART_SetConfig+0x4e4>)
 80077e6:	fba3 2302 	umull	r2, r3, r3, r2
 80077ea:	095b      	lsrs	r3, r3, #5
 80077ec:	011c      	lsls	r4, r3, #4
 80077ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077f2:	2200      	movs	r2, #0
 80077f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80077f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80077fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007800:	4642      	mov	r2, r8
 8007802:	464b      	mov	r3, r9
 8007804:	1891      	adds	r1, r2, r2
 8007806:	61b9      	str	r1, [r7, #24]
 8007808:	415b      	adcs	r3, r3
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007810:	4641      	mov	r1, r8
 8007812:	1851      	adds	r1, r2, r1
 8007814:	6139      	str	r1, [r7, #16]
 8007816:	4649      	mov	r1, r9
 8007818:	414b      	adcs	r3, r1
 800781a:	617b      	str	r3, [r7, #20]
 800781c:	f04f 0200 	mov.w	r2, #0
 8007820:	f04f 0300 	mov.w	r3, #0
 8007824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007828:	4659      	mov	r1, fp
 800782a:	00cb      	lsls	r3, r1, #3
 800782c:	4651      	mov	r1, sl
 800782e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007832:	4651      	mov	r1, sl
 8007834:	00ca      	lsls	r2, r1, #3
 8007836:	4610      	mov	r0, r2
 8007838:	4619      	mov	r1, r3
 800783a:	4603      	mov	r3, r0
 800783c:	4642      	mov	r2, r8
 800783e:	189b      	adds	r3, r3, r2
 8007840:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007844:	464b      	mov	r3, r9
 8007846:	460a      	mov	r2, r1
 8007848:	eb42 0303 	adc.w	r3, r2, r3
 800784c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	67bb      	str	r3, [r7, #120]	@ 0x78
 800785a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800785c:	f04f 0200 	mov.w	r2, #0
 8007860:	f04f 0300 	mov.w	r3, #0
 8007864:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007868:	4649      	mov	r1, r9
 800786a:	008b      	lsls	r3, r1, #2
 800786c:	4641      	mov	r1, r8
 800786e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007872:	4641      	mov	r1, r8
 8007874:	008a      	lsls	r2, r1, #2
 8007876:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800787a:	f7f8 fcb1 	bl	80001e0 <__aeabi_uldivmod>
 800787e:	4602      	mov	r2, r0
 8007880:	460b      	mov	r3, r1
 8007882:	4611      	mov	r1, r2
 8007884:	4b38      	ldr	r3, [pc, #224]	@ (8007968 <UART_SetConfig+0x4e4>)
 8007886:	fba3 2301 	umull	r2, r3, r3, r1
 800788a:	095b      	lsrs	r3, r3, #5
 800788c:	2264      	movs	r2, #100	@ 0x64
 800788e:	fb02 f303 	mul.w	r3, r2, r3
 8007892:	1acb      	subs	r3, r1, r3
 8007894:	011b      	lsls	r3, r3, #4
 8007896:	3332      	adds	r3, #50	@ 0x32
 8007898:	4a33      	ldr	r2, [pc, #204]	@ (8007968 <UART_SetConfig+0x4e4>)
 800789a:	fba2 2303 	umull	r2, r3, r2, r3
 800789e:	095b      	lsrs	r3, r3, #5
 80078a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80078a4:	441c      	add	r4, r3
 80078a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078aa:	2200      	movs	r2, #0
 80078ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80078ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80078b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80078b4:	4642      	mov	r2, r8
 80078b6:	464b      	mov	r3, r9
 80078b8:	1891      	adds	r1, r2, r2
 80078ba:	60b9      	str	r1, [r7, #8]
 80078bc:	415b      	adcs	r3, r3
 80078be:	60fb      	str	r3, [r7, #12]
 80078c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80078c4:	4641      	mov	r1, r8
 80078c6:	1851      	adds	r1, r2, r1
 80078c8:	6039      	str	r1, [r7, #0]
 80078ca:	4649      	mov	r1, r9
 80078cc:	414b      	adcs	r3, r1
 80078ce:	607b      	str	r3, [r7, #4]
 80078d0:	f04f 0200 	mov.w	r2, #0
 80078d4:	f04f 0300 	mov.w	r3, #0
 80078d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80078dc:	4659      	mov	r1, fp
 80078de:	00cb      	lsls	r3, r1, #3
 80078e0:	4651      	mov	r1, sl
 80078e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078e6:	4651      	mov	r1, sl
 80078e8:	00ca      	lsls	r2, r1, #3
 80078ea:	4610      	mov	r0, r2
 80078ec:	4619      	mov	r1, r3
 80078ee:	4603      	mov	r3, r0
 80078f0:	4642      	mov	r2, r8
 80078f2:	189b      	adds	r3, r3, r2
 80078f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078f6:	464b      	mov	r3, r9
 80078f8:	460a      	mov	r2, r1
 80078fa:	eb42 0303 	adc.w	r3, r2, r3
 80078fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	663b      	str	r3, [r7, #96]	@ 0x60
 800790a:	667a      	str	r2, [r7, #100]	@ 0x64
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	f04f 0300 	mov.w	r3, #0
 8007914:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007918:	4649      	mov	r1, r9
 800791a:	008b      	lsls	r3, r1, #2
 800791c:	4641      	mov	r1, r8
 800791e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007922:	4641      	mov	r1, r8
 8007924:	008a      	lsls	r2, r1, #2
 8007926:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800792a:	f7f8 fc59 	bl	80001e0 <__aeabi_uldivmod>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4b0d      	ldr	r3, [pc, #52]	@ (8007968 <UART_SetConfig+0x4e4>)
 8007934:	fba3 1302 	umull	r1, r3, r3, r2
 8007938:	095b      	lsrs	r3, r3, #5
 800793a:	2164      	movs	r1, #100	@ 0x64
 800793c:	fb01 f303 	mul.w	r3, r1, r3
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	011b      	lsls	r3, r3, #4
 8007944:	3332      	adds	r3, #50	@ 0x32
 8007946:	4a08      	ldr	r2, [pc, #32]	@ (8007968 <UART_SetConfig+0x4e4>)
 8007948:	fba2 2303 	umull	r2, r3, r2, r3
 800794c:	095b      	lsrs	r3, r3, #5
 800794e:	f003 020f 	and.w	r2, r3, #15
 8007952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4422      	add	r2, r4
 800795a:	609a      	str	r2, [r3, #8]
}
 800795c:	bf00      	nop
 800795e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007962:	46bd      	mov	sp, r7
 8007964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007968:	51eb851f 	.word	0x51eb851f

0800796c <__NVIC_SetPriority>:
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	4603      	mov	r3, r0
 8007974:	6039      	str	r1, [r7, #0]
 8007976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800797c:	2b00      	cmp	r3, #0
 800797e:	db0a      	blt.n	8007996 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	b2da      	uxtb	r2, r3
 8007984:	490c      	ldr	r1, [pc, #48]	@ (80079b8 <__NVIC_SetPriority+0x4c>)
 8007986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800798a:	0112      	lsls	r2, r2, #4
 800798c:	b2d2      	uxtb	r2, r2
 800798e:	440b      	add	r3, r1
 8007990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007994:	e00a      	b.n	80079ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	b2da      	uxtb	r2, r3
 800799a:	4908      	ldr	r1, [pc, #32]	@ (80079bc <__NVIC_SetPriority+0x50>)
 800799c:	79fb      	ldrb	r3, [r7, #7]
 800799e:	f003 030f 	and.w	r3, r3, #15
 80079a2:	3b04      	subs	r3, #4
 80079a4:	0112      	lsls	r2, r2, #4
 80079a6:	b2d2      	uxtb	r2, r2
 80079a8:	440b      	add	r3, r1
 80079aa:	761a      	strb	r2, [r3, #24]
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr
 80079b8:	e000e100 	.word	0xe000e100
 80079bc:	e000ed00 	.word	0xe000ed00

080079c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80079c0:	b580      	push	{r7, lr}
 80079c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80079c4:	4b05      	ldr	r3, [pc, #20]	@ (80079dc <SysTick_Handler+0x1c>)
 80079c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80079c8:	f002 fd00 	bl	800a3cc <xTaskGetSchedulerState>
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d001      	beq.n	80079d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80079d2:	f003 fc31 	bl	800b238 <xPortSysTickHandler>
  }
}
 80079d6:	bf00      	nop
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	e000e010 	.word	0xe000e010

080079e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80079e0:	b580      	push	{r7, lr}
 80079e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80079e4:	2100      	movs	r1, #0
 80079e6:	f06f 0004 	mvn.w	r0, #4
 80079ea:	f7ff ffbf 	bl	800796c <__NVIC_SetPriority>
#endif
}
 80079ee:	bf00      	nop
 80079f0:	bd80      	pop	{r7, pc}
	...

080079f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079fa:	f3ef 8305 	mrs	r3, IPSR
 80079fe:	603b      	str	r3, [r7, #0]
  return(result);
 8007a00:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d003      	beq.n	8007a0e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007a06:	f06f 0305 	mvn.w	r3, #5
 8007a0a:	607b      	str	r3, [r7, #4]
 8007a0c:	e00c      	b.n	8007a28 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a38 <osKernelInitialize+0x44>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d105      	bne.n	8007a22 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007a16:	4b08      	ldr	r3, [pc, #32]	@ (8007a38 <osKernelInitialize+0x44>)
 8007a18:	2201      	movs	r2, #1
 8007a1a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	607b      	str	r3, [r7, #4]
 8007a20:	e002      	b.n	8007a28 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007a22:	f04f 33ff 	mov.w	r3, #4294967295
 8007a26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007a28:	687b      	ldr	r3, [r7, #4]
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	200013ec 	.word	0x200013ec

08007a3c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a42:	f3ef 8305 	mrs	r3, IPSR
 8007a46:	603b      	str	r3, [r7, #0]
  return(result);
 8007a48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007a4e:	f06f 0305 	mvn.w	r3, #5
 8007a52:	607b      	str	r3, [r7, #4]
 8007a54:	e010      	b.n	8007a78 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007a56:	4b0b      	ldr	r3, [pc, #44]	@ (8007a84 <osKernelStart+0x48>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d109      	bne.n	8007a72 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007a5e:	f7ff ffbf 	bl	80079e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007a62:	4b08      	ldr	r3, [pc, #32]	@ (8007a84 <osKernelStart+0x48>)
 8007a64:	2202      	movs	r2, #2
 8007a66:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007a68:	f001 ff90 	bl	800998c <vTaskStartScheduler>
      stat = osOK;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	607b      	str	r3, [r7, #4]
 8007a70:	e002      	b.n	8007a78 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007a72:	f04f 33ff 	mov.w	r3, #4294967295
 8007a76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007a78:	687b      	ldr	r3, [r7, #4]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3708      	adds	r7, #8
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	200013ec 	.word	0x200013ec

08007a88 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b08e      	sub	sp, #56	@ 0x38
 8007a8c:	af04      	add	r7, sp, #16
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007a94:	2300      	movs	r3, #0
 8007a96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a98:	f3ef 8305 	mrs	r3, IPSR
 8007a9c:	617b      	str	r3, [r7, #20]
  return(result);
 8007a9e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d17e      	bne.n	8007ba2 <osThreadNew+0x11a>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d07b      	beq.n	8007ba2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007aaa:	2380      	movs	r3, #128	@ 0x80
 8007aac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007aae:	2318      	movs	r3, #24
 8007ab0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8007aba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d045      	beq.n	8007b4e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d002      	beq.n	8007ad0 <osThreadNew+0x48>
        name = attr->name;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <osThreadNew+0x6e>
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	2b38      	cmp	r3, #56	@ 0x38
 8007ae8:	d805      	bhi.n	8007af6 <osThreadNew+0x6e>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <osThreadNew+0x72>
        return (NULL);
 8007af6:	2300      	movs	r3, #0
 8007af8:	e054      	b.n	8007ba4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	695b      	ldr	r3, [r3, #20]
 8007b06:	089b      	lsrs	r3, r3, #2
 8007b08:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00e      	beq.n	8007b30 <osThreadNew+0xa8>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	2b63      	cmp	r3, #99	@ 0x63
 8007b18:	d90a      	bls.n	8007b30 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d006      	beq.n	8007b30 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d002      	beq.n	8007b30 <osThreadNew+0xa8>
        mem = 1;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	61bb      	str	r3, [r7, #24]
 8007b2e:	e010      	b.n	8007b52 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10c      	bne.n	8007b52 <osThreadNew+0xca>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d108      	bne.n	8007b52 <osThreadNew+0xca>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d104      	bne.n	8007b52 <osThreadNew+0xca>
          mem = 0;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	61bb      	str	r3, [r7, #24]
 8007b4c:	e001      	b.n	8007b52 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d110      	bne.n	8007b7a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007b60:	9202      	str	r2, [sp, #8]
 8007b62:	9301      	str	r3, [sp, #4]
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	9300      	str	r3, [sp, #0]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	6a3a      	ldr	r2, [r7, #32]
 8007b6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f001 fc4e 	bl	8009410 <xTaskCreateStatic>
 8007b74:	4603      	mov	r3, r0
 8007b76:	613b      	str	r3, [r7, #16]
 8007b78:	e013      	b.n	8007ba2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d110      	bne.n	8007ba2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	b29a      	uxth	r2, r3
 8007b84:	f107 0310 	add.w	r3, r7, #16
 8007b88:	9301      	str	r3, [sp, #4]
 8007b8a:	69fb      	ldr	r3, [r7, #28]
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	f001 fc9c 	bl	80094d0 <xTaskCreate>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d001      	beq.n	8007ba2 <osThreadNew+0x11a>
            hTask = NULL;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007ba2:	693b      	ldr	r3, [r7, #16]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3728      	adds	r7, #40	@ 0x28
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bb8:	f3ef 8305 	mrs	r3, IPSR
 8007bbc:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bbe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d003      	beq.n	8007bcc <osThreadTerminate+0x20>
    stat = osErrorISR;
 8007bc4:	f06f 0305 	mvn.w	r3, #5
 8007bc8:	617b      	str	r3, [r7, #20]
 8007bca:	e017      	b.n	8007bfc <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d103      	bne.n	8007bda <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8007bd2:	f06f 0303 	mvn.w	r3, #3
 8007bd6:	617b      	str	r3, [r7, #20]
 8007bd8:	e010      	b.n	8007bfc <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8007bda:	6938      	ldr	r0, [r7, #16]
 8007bdc:	f001 fe6e 	bl	80098bc <eTaskGetState>
 8007be0:	4603      	mov	r3, r0
 8007be2:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8007be4:	7bfb      	ldrb	r3, [r7, #15]
 8007be6:	2b04      	cmp	r3, #4
 8007be8:	d005      	beq.n	8007bf6 <osThreadTerminate+0x4a>
      stat = osOK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8007bee:	6938      	ldr	r0, [r7, #16]
 8007bf0:	f001 fdba 	bl	8009768 <vTaskDelete>
 8007bf4:	e002      	b.n	8007bfc <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8007bf6:	f06f 0302 	mvn.w	r3, #2
 8007bfa:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8007bfc:	697b      	ldr	r3, [r7, #20]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3718      	adds	r7, #24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b084      	sub	sp, #16
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c0e:	f3ef 8305 	mrs	r3, IPSR
 8007c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d003      	beq.n	8007c22 <osDelay+0x1c>
    stat = osErrorISR;
 8007c1a:	f06f 0305 	mvn.w	r3, #5
 8007c1e:	60fb      	str	r3, [r7, #12]
 8007c20:	e007      	b.n	8007c32 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d002      	beq.n	8007c32 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f001 fe0f 	bl	8009850 <vTaskDelay>
    }
  }

  return (stat);
 8007c32:	68fb      	ldr	r3, [r7, #12]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007c44:	2300      	movs	r3, #0
 8007c46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c48:	f3ef 8305 	mrs	r3, IPSR
 8007c4c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c4e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d12d      	bne.n	8007cb0 <osEventFlagsNew+0x74>
    mem = -1;
 8007c54:	f04f 33ff 	mov.w	r3, #4294967295
 8007c58:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d015      	beq.n	8007c8c <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d006      	beq.n	8007c76 <osEventFlagsNew+0x3a>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	2b1f      	cmp	r3, #31
 8007c6e:	d902      	bls.n	8007c76 <osEventFlagsNew+0x3a>
        mem = 1;
 8007c70:	2301      	movs	r3, #1
 8007c72:	613b      	str	r3, [r7, #16]
 8007c74:	e00c      	b.n	8007c90 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d108      	bne.n	8007c90 <osEventFlagsNew+0x54>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d104      	bne.n	8007c90 <osEventFlagsNew+0x54>
          mem = 0;
 8007c86:	2300      	movs	r3, #0
 8007c88:	613b      	str	r3, [r7, #16]
 8007c8a:	e001      	b.n	8007c90 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d106      	bne.n	8007ca4 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f000 f9f8 	bl	8008090 <xEventGroupCreateStatic>
 8007ca0:	6178      	str	r0, [r7, #20]
 8007ca2:	e005      	b.n	8007cb0 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d102      	bne.n	8007cb0 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8007caa:	f000 fa2a 	bl	8008102 <xEventGroupCreate>
 8007cae:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007cb0:	697b      	ldr	r3, [r7, #20]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d003      	beq.n	8007cd8 <osEventFlagsSet+0x1c>
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cd6:	d303      	bcc.n	8007ce0 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8007cd8:	f06f 0303 	mvn.w	r3, #3
 8007cdc:	617b      	str	r3, [r7, #20]
 8007cde:	e028      	b.n	8007d32 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ce0:	f3ef 8305 	mrs	r3, IPSR
 8007ce4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d01d      	beq.n	8007d28 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8007cec:	2300      	movs	r3, #0
 8007cee:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007cf0:	f107 0308 	add.w	r3, r7, #8
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	6839      	ldr	r1, [r7, #0]
 8007cf8:	6938      	ldr	r0, [r7, #16]
 8007cfa:	f000 fbab 	bl	8008454 <xEventGroupSetBitsFromISR>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d103      	bne.n	8007d0c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8007d04:	f06f 0302 	mvn.w	r3, #2
 8007d08:	617b      	str	r3, [r7, #20]
 8007d0a:	e012      	b.n	8007d32 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00d      	beq.n	8007d32 <osEventFlagsSet+0x76>
 8007d16:	4b09      	ldr	r3, [pc, #36]	@ (8007d3c <osEventFlagsSet+0x80>)
 8007d18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d1c:	601a      	str	r2, [r3, #0]
 8007d1e:	f3bf 8f4f 	dsb	sy
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	e004      	b.n	8007d32 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007d28:	6839      	ldr	r1, [r7, #0]
 8007d2a:	6938      	ldr	r0, [r7, #16]
 8007d2c:	f000 fad6 	bl	80082dc <xEventGroupSetBits>
 8007d30:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007d32:	697b      	ldr	r3, [r7, #20]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	e000ed04 	.word	0xe000ed04

08007d40 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08c      	sub	sp, #48	@ 0x30
 8007d44:	af02      	add	r7, sp, #8
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
 8007d4c:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d003      	beq.n	8007d60 <osEventFlagsWait+0x20>
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d5e:	d303      	bcc.n	8007d68 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8007d60:	f06f 0303 	mvn.w	r3, #3
 8007d64:	61fb      	str	r3, [r7, #28]
 8007d66:	e04b      	b.n	8007e00 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d68:	f3ef 8305 	mrs	r3, IPSR
 8007d6c:	617b      	str	r3, [r7, #20]
  return(result);
 8007d6e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8007d74:	f06f 0305 	mvn.w	r3, #5
 8007d78:	61fb      	str	r3, [r7, #28]
 8007d7a:	e041      	b.n	8007e00 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d002      	beq.n	8007d8c <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8007d86:	2301      	movs	r3, #1
 8007d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d8a:	e001      	b.n	8007d90 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d002      	beq.n	8007da0 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	623b      	str	r3, [r7, #32]
 8007d9e:	e001      	b.n	8007da4 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8007da0:	2301      	movs	r3, #1
 8007da2:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	6a3a      	ldr	r2, [r7, #32]
 8007dac:	68b9      	ldr	r1, [r7, #8]
 8007dae:	69b8      	ldr	r0, [r7, #24]
 8007db0:	f000 f9c2 	bl	8008138 <xEventGroupWaitBits>
 8007db4:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d010      	beq.n	8007de2 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8007dc0:	68ba      	ldr	r2, [r7, #8]
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	68ba      	ldr	r2, [r7, #8]
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d019      	beq.n	8007e00 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8007dd2:	f06f 0301 	mvn.w	r3, #1
 8007dd6:	61fb      	str	r3, [r7, #28]
 8007dd8:	e012      	b.n	8007e00 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007dda:	f06f 0302 	mvn.w	r3, #2
 8007dde:	61fb      	str	r3, [r7, #28]
 8007de0:	e00e      	b.n	8007e00 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8007de2:	68ba      	ldr	r2, [r7, #8]
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	4013      	ands	r3, r2
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d109      	bne.n	8007e00 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8007df2:	f06f 0301 	mvn.w	r3, #1
 8007df6:	61fb      	str	r3, [r7, #28]
 8007df8:	e002      	b.n	8007e00 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007dfa:	f06f 0302 	mvn.w	r3, #2
 8007dfe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8007e00:	69fb      	ldr	r3, [r7, #28]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3728      	adds	r7, #40	@ 0x28
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b088      	sub	sp, #32
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8007e12:	2300      	movs	r3, #0
 8007e14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e16:	f3ef 8305 	mrs	r3, IPSR
 8007e1a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e1c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d174      	bne.n	8007f0c <osMutexNew+0x102>
    if (attr != NULL) {
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d003      	beq.n	8007e30 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	61bb      	str	r3, [r7, #24]
 8007e2e:	e001      	b.n	8007e34 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007e30:	2300      	movs	r3, #0
 8007e32:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <osMutexNew+0x3a>
      rmtx = 1U;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	617b      	str	r3, [r7, #20]
 8007e42:	e001      	b.n	8007e48 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	f003 0308 	and.w	r3, r3, #8
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d15c      	bne.n	8007f0c <osMutexNew+0x102>
      mem = -1;
 8007e52:	f04f 33ff 	mov.w	r3, #4294967295
 8007e56:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d015      	beq.n	8007e8a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d006      	beq.n	8007e74 <osMutexNew+0x6a>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	2b4f      	cmp	r3, #79	@ 0x4f
 8007e6c:	d902      	bls.n	8007e74 <osMutexNew+0x6a>
          mem = 1;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	613b      	str	r3, [r7, #16]
 8007e72:	e00c      	b.n	8007e8e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d108      	bne.n	8007e8e <osMutexNew+0x84>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d104      	bne.n	8007e8e <osMutexNew+0x84>
            mem = 0;
 8007e84:	2300      	movs	r3, #0
 8007e86:	613b      	str	r3, [r7, #16]
 8007e88:	e001      	b.n	8007e8e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d112      	bne.n	8007eba <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d007      	beq.n	8007eaa <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	2004      	movs	r0, #4
 8007ea2:	f000 fd16 	bl	80088d2 <xQueueCreateMutexStatic>
 8007ea6:	61f8      	str	r0, [r7, #28]
 8007ea8:	e016      	b.n	8007ed8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	4619      	mov	r1, r3
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	f000 fd0e 	bl	80088d2 <xQueueCreateMutexStatic>
 8007eb6:	61f8      	str	r0, [r7, #28]
 8007eb8:	e00e      	b.n	8007ed8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10b      	bne.n	8007ed8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d004      	beq.n	8007ed0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007ec6:	2004      	movs	r0, #4
 8007ec8:	f000 fceb 	bl	80088a2 <xQueueCreateMutex>
 8007ecc:	61f8      	str	r0, [r7, #28]
 8007ece:	e003      	b.n	8007ed8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8007ed0:	2001      	movs	r0, #1
 8007ed2:	f000 fce6 	bl	80088a2 <xQueueCreateMutex>
 8007ed6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00c      	beq.n	8007ef8 <osMutexNew+0xee>
        if (attr != NULL) {
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d003      	beq.n	8007eec <osMutexNew+0xe2>
          name = attr->name;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	60fb      	str	r3, [r7, #12]
 8007eea:	e001      	b.n	8007ef0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007eec:	2300      	movs	r3, #0
 8007eee:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8007ef0:	68f9      	ldr	r1, [r7, #12]
 8007ef2:	69f8      	ldr	r0, [r7, #28]
 8007ef4:	f001 fa2e 	bl	8009354 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d006      	beq.n	8007f0c <osMutexNew+0x102>
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d003      	beq.n	8007f0c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	f043 0301 	orr.w	r3, r3, #1
 8007f0a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007f0c:	69fb      	ldr	r3, [r7, #28]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3720      	adds	r7, #32
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b086      	sub	sp, #24
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f023 0301 	bic.w	r3, r3, #1
 8007f26:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f003 0301 	and.w	r3, r3, #1
 8007f2e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007f30:	2300      	movs	r3, #0
 8007f32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f34:	f3ef 8305 	mrs	r3, IPSR
 8007f38:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f3a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d003      	beq.n	8007f48 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007f40:	f06f 0305 	mvn.w	r3, #5
 8007f44:	617b      	str	r3, [r7, #20]
 8007f46:	e02c      	b.n	8007fa2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d103      	bne.n	8007f56 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007f4e:	f06f 0303 	mvn.w	r3, #3
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	e025      	b.n	8007fa2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d011      	beq.n	8007f80 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007f5c:	6839      	ldr	r1, [r7, #0]
 8007f5e:	6938      	ldr	r0, [r7, #16]
 8007f60:	f000 fd07 	bl	8008972 <xQueueTakeMutexRecursive>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d01b      	beq.n	8007fa2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d003      	beq.n	8007f78 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007f70:	f06f 0301 	mvn.w	r3, #1
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	e014      	b.n	8007fa2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007f78:	f06f 0302 	mvn.w	r3, #2
 8007f7c:	617b      	str	r3, [r7, #20]
 8007f7e:	e010      	b.n	8007fa2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6938      	ldr	r0, [r7, #16]
 8007f84:	f000 ffae 	bl	8008ee4 <xQueueSemaphoreTake>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d009      	beq.n	8007fa2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d003      	beq.n	8007f9c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007f94:	f06f 0301 	mvn.w	r3, #1
 8007f98:	617b      	str	r3, [r7, #20]
 8007f9a:	e002      	b.n	8007fa2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007f9c:	f06f 0302 	mvn.w	r3, #2
 8007fa0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007fa2:	697b      	ldr	r3, [r7, #20]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3718      	adds	r7, #24
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f023 0301 	bic.w	r3, r3, #1
 8007fba:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fc8:	f3ef 8305 	mrs	r3, IPSR
 8007fcc:	60bb      	str	r3, [r7, #8]
  return(result);
 8007fce:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d003      	beq.n	8007fdc <osMutexRelease+0x30>
    stat = osErrorISR;
 8007fd4:	f06f 0305 	mvn.w	r3, #5
 8007fd8:	617b      	str	r3, [r7, #20]
 8007fda:	e01f      	b.n	800801c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d103      	bne.n	8007fea <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8007fe2:	f06f 0303 	mvn.w	r3, #3
 8007fe6:	617b      	str	r3, [r7, #20]
 8007fe8:	e018      	b.n	800801c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d009      	beq.n	8008004 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007ff0:	6938      	ldr	r0, [r7, #16]
 8007ff2:	f000 fc89 	bl	8008908 <xQueueGiveMutexRecursive>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d00f      	beq.n	800801c <osMutexRelease+0x70>
        stat = osErrorResource;
 8007ffc:	f06f 0302 	mvn.w	r3, #2
 8008000:	617b      	str	r3, [r7, #20]
 8008002:	e00b      	b.n	800801c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008004:	2300      	movs	r3, #0
 8008006:	2200      	movs	r2, #0
 8008008:	2100      	movs	r1, #0
 800800a:	6938      	ldr	r0, [r7, #16]
 800800c:	f000 fce8 	bl	80089e0 <xQueueGenericSend>
 8008010:	4603      	mov	r3, r0
 8008012:	2b01      	cmp	r3, #1
 8008014:	d002      	beq.n	800801c <osMutexRelease+0x70>
        stat = osErrorResource;
 8008016:	f06f 0302 	mvn.w	r3, #2
 800801a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800801c:	697b      	ldr	r3, [r7, #20]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
	...

08008028 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4a07      	ldr	r2, [pc, #28]	@ (8008054 <vApplicationGetIdleTaskMemory+0x2c>)
 8008038:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	4a06      	ldr	r2, [pc, #24]	@ (8008058 <vApplicationGetIdleTaskMemory+0x30>)
 800803e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2280      	movs	r2, #128	@ 0x80
 8008044:	601a      	str	r2, [r3, #0]
}
 8008046:	bf00      	nop
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	200013f0 	.word	0x200013f0
 8008058:	20001454 	.word	0x20001454

0800805c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4a07      	ldr	r2, [pc, #28]	@ (8008088 <vApplicationGetTimerTaskMemory+0x2c>)
 800806c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	4a06      	ldr	r2, [pc, #24]	@ (800808c <vApplicationGetTimerTaskMemory+0x30>)
 8008072:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800807a:	601a      	str	r2, [r3, #0]
}
 800807c:	bf00      	nop
 800807e:	3714      	adds	r7, #20
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	20001654 	.word	0x20001654
 800808c:	200016b8 	.word	0x200016b8

08008090 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d10b      	bne.n	80080b6 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080b0:	bf00      	nop
 80080b2:	bf00      	nop
 80080b4:	e7fd      	b.n	80080b2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80080b6:	2320      	movs	r3, #32
 80080b8:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	2b20      	cmp	r3, #32
 80080be:	d00b      	beq.n	80080d8 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	60fb      	str	r3, [r7, #12]
}
 80080d2:	bf00      	nop
 80080d4:	bf00      	nop
 80080d6:	e7fd      	b.n	80080d4 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00a      	beq.n	80080f8 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	2200      	movs	r2, #0
 80080e6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	3304      	adds	r3, #4
 80080ec:	4618      	mov	r0, r3
 80080ee:	f000 f9c5 	bl	800847c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	2201      	movs	r2, #1
 80080f6:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80080f8:	697b      	ldr	r3, [r7, #20]
	}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3718      	adds	r7, #24
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008102:	b580      	push	{r7, lr}
 8008104:	b082      	sub	sp, #8
 8008106:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008108:	2020      	movs	r0, #32
 800810a:	f003 f927 	bl	800b35c <pvPortMalloc>
 800810e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00a      	beq.n	800812c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3304      	adds	r3, #4
 8008120:	4618      	mov	r0, r3
 8008122:	f000 f9ab 	bl	800847c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800812c:	687b      	ldr	r3, [r7, #4]
	}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
	...

08008138 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b090      	sub	sp, #64	@ 0x40
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800814a:	2300      	movs	r3, #0
 800814c:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800814e:	2300      	movs	r3, #0
 8008150:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <xEventGroupWaitBits+0x38>
	__asm volatile
 8008158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815c:	f383 8811 	msr	BASEPRI, r3
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	623b      	str	r3, [r7, #32]
}
 800816a:	bf00      	nop
 800816c:	bf00      	nop
 800816e:	e7fd      	b.n	800816c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008176:	d30b      	bcc.n	8008190 <xEventGroupWaitBits+0x58>
	__asm volatile
 8008178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817c:	f383 8811 	msr	BASEPRI, r3
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	61fb      	str	r3, [r7, #28]
}
 800818a:	bf00      	nop
 800818c:	bf00      	nop
 800818e:	e7fd      	b.n	800818c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10b      	bne.n	80081ae <xEventGroupWaitBits+0x76>
	__asm volatile
 8008196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819a:	f383 8811 	msr	BASEPRI, r3
 800819e:	f3bf 8f6f 	isb	sy
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	61bb      	str	r3, [r7, #24]
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	e7fd      	b.n	80081aa <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081ae:	f002 f90d 	bl	800a3cc <xTaskGetSchedulerState>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d102      	bne.n	80081be <xEventGroupWaitBits+0x86>
 80081b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <xEventGroupWaitBits+0x8a>
 80081be:	2301      	movs	r3, #1
 80081c0:	e000      	b.n	80081c4 <xEventGroupWaitBits+0x8c>
 80081c2:	2300      	movs	r3, #0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d10b      	bne.n	80081e0 <xEventGroupWaitBits+0xa8>
	__asm volatile
 80081c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081cc:	f383 8811 	msr	BASEPRI, r3
 80081d0:	f3bf 8f6f 	isb	sy
 80081d4:	f3bf 8f4f 	dsb	sy
 80081d8:	617b      	str	r3, [r7, #20]
}
 80081da:	bf00      	nop
 80081dc:	bf00      	nop
 80081de:	e7fd      	b.n	80081dc <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80081e0:	f001 fc3e 	bl	8009a60 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80081e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	68b9      	ldr	r1, [r7, #8]
 80081ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081f0:	f000 f90d 	bl	800840e <prvTestWaitCondition>
 80081f4:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80081f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00e      	beq.n	800821a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80081fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8008200:	2300      	movs	r3, #0
 8008202:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d028      	beq.n	800825c <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800820a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	43db      	mvns	r3, r3
 8008212:	401a      	ands	r2, r3
 8008214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008216:	601a      	str	r2, [r3, #0]
 8008218:	e020      	b.n	800825c <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800821a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800821c:	2b00      	cmp	r3, #0
 800821e:	d104      	bne.n	800822a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8008220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008222:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8008224:	2301      	movs	r3, #1
 8008226:	633b      	str	r3, [r7, #48]	@ 0x30
 8008228:	e018      	b.n	800825c <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d003      	beq.n	8008238 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008232:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008236:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800823e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008240:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008244:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008248:	1d18      	adds	r0, r3, #4
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824e:	4313      	orrs	r3, r2
 8008250:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008252:	4619      	mov	r1, r3
 8008254:	f001 fe1a 	bl	8009e8c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8008258:	2300      	movs	r3, #0
 800825a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800825c:	f001 fc0e 	bl	8009a7c <xTaskResumeAll>
 8008260:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8008262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008264:	2b00      	cmp	r3, #0
 8008266:	d031      	beq.n	80082cc <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	2b00      	cmp	r3, #0
 800826c:	d107      	bne.n	800827e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800826e:	4b1a      	ldr	r3, [pc, #104]	@ (80082d8 <xEventGroupWaitBits+0x1a0>)
 8008270:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008274:	601a      	str	r2, [r3, #0]
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800827e:	f002 fa1f 	bl	800a6c0 <uxTaskResetEventItemValue>
 8008282:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8008284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800828a:	2b00      	cmp	r3, #0
 800828c:	d11a      	bne.n	80082c4 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800828e:	f002 ff43 	bl	800b118 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8008292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	68b9      	ldr	r1, [r7, #8]
 800829c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800829e:	f000 f8b6 	bl	800840e <prvTestWaitCondition>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d009      	beq.n	80082bc <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d006      	beq.n	80082bc <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80082ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	43db      	mvns	r3, r3
 80082b6:	401a      	ands	r2, r3
 80082b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ba:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80082bc:	2301      	movs	r3, #1
 80082be:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 80082c0:	f002 ff5c 	bl	800b17c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80082c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80082ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80082cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3740      	adds	r7, #64	@ 0x40
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	e000ed04 	.word	0xe000ed04

080082dc <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08e      	sub	sp, #56	@ 0x38
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80082e6:	2300      	movs	r3, #0
 80082e8:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10b      	bne.n	8008310 <xEventGroupSetBits+0x34>
	__asm volatile
 80082f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fc:	f383 8811 	msr	BASEPRI, r3
 8008300:	f3bf 8f6f 	isb	sy
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	613b      	str	r3, [r7, #16]
}
 800830a:	bf00      	nop
 800830c:	bf00      	nop
 800830e:	e7fd      	b.n	800830c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008316:	d30b      	bcc.n	8008330 <xEventGroupSetBits+0x54>
	__asm volatile
 8008318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	60fb      	str	r3, [r7, #12]
}
 800832a:	bf00      	nop
 800832c:	bf00      	nop
 800832e:	e7fd      	b.n	800832c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8008330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008332:	3304      	adds	r3, #4
 8008334:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008338:	3308      	adds	r3, #8
 800833a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800833c:	f001 fb90 	bl	8009a60 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8008340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8008346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	431a      	orrs	r2, r3
 800834e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008350:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8008352:	e03c      	b.n	80083ce <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8008354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800835a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8008360:	2300      	movs	r3, #0
 8008362:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800836a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008372:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d108      	bne.n	8008390 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800837e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	4013      	ands	r3, r2
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00b      	beq.n	80083a2 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800838a:	2301      	movs	r3, #1
 800838c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800838e:	e008      	b.n	80083a2 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	4013      	ands	r3, r2
 8008398:	69ba      	ldr	r2, [r7, #24]
 800839a:	429a      	cmp	r2, r3
 800839c:	d101      	bne.n	80083a2 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800839e:	2301      	movs	r3, #1
 80083a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80083a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d010      	beq.n	80083ca <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d003      	beq.n	80083ba <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80083b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80083ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80083c2:	4619      	mov	r1, r3
 80083c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80083c6:	f001 fe2f 	bl	800a028 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80083ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d1be      	bne.n	8008354 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80083d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083dc:	43db      	mvns	r3, r3
 80083de:	401a      	ands	r2, r3
 80083e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e2:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80083e4:	f001 fb4a 	bl	8009a7c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80083e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ea:	681b      	ldr	r3, [r3, #0]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3738      	adds	r7, #56	@ 0x38
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80083fe:	6839      	ldr	r1, [r7, #0]
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f7ff ff6b 	bl	80082dc <xEventGroupSetBits>
}
 8008406:	bf00      	nop
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800840e:	b480      	push	{r7}
 8008410:	b087      	sub	sp, #28
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800841a:	2300      	movs	r3, #0
 800841c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d107      	bne.n	8008434 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	4013      	ands	r3, r2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00a      	beq.n	8008444 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800842e:	2301      	movs	r3, #1
 8008430:	617b      	str	r3, [r7, #20]
 8008432:	e007      	b.n	8008444 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	4013      	ands	r3, r2
 800843a:	68ba      	ldr	r2, [r7, #8]
 800843c:	429a      	cmp	r2, r3
 800843e:	d101      	bne.n	8008444 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8008440:	2301      	movs	r3, #1
 8008442:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8008444:	697b      	ldr	r3, [r7, #20]
}
 8008446:	4618      	mov	r0, r3
 8008448:	371c      	adds	r7, #28
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
	...

08008454 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	68f9      	ldr	r1, [r7, #12]
 8008466:	4804      	ldr	r0, [pc, #16]	@ (8008478 <xEventGroupSetBitsFromISR+0x24>)
 8008468:	f002 fd04 	bl	800ae74 <xTimerPendFunctionCallFromISR>
 800846c:	6178      	str	r0, [r7, #20]

		return xReturn;
 800846e:	697b      	ldr	r3, [r7, #20]
	}
 8008470:	4618      	mov	r0, r3
 8008472:	3718      	adds	r7, #24
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	080083f5 	.word	0x080083f5

0800847c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f103 0208 	add.w	r2, r3, #8
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f04f 32ff 	mov.w	r2, #4294967295
 8008494:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f103 0208 	add.w	r2, r3, #8
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f103 0208 	add.w	r2, r3, #8
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80084ca:	bf00      	nop
 80084cc:	370c      	adds	r7, #12
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084d6:	b480      	push	{r7}
 80084d8:	b085      	sub	sp, #20
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
 80084de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689a      	ldr	r2, [r3, #8]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	683a      	ldr	r2, [r7, #0]
 80084fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	1c5a      	adds	r2, r3, #1
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	601a      	str	r2, [r3, #0]
}
 8008512:	bf00      	nop
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800851e:	b480      	push	{r7}
 8008520:	b085      	sub	sp, #20
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
 8008526:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008534:	d103      	bne.n	800853e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	e00c      	b.n	8008558 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	3308      	adds	r3, #8
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	e002      	b.n	800854c <vListInsert+0x2e>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68ba      	ldr	r2, [r7, #8]
 8008554:	429a      	cmp	r2, r3
 8008556:	d2f6      	bcs.n	8008546 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	683a      	ldr	r2, [r7, #0]
 8008572:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	601a      	str	r2, [r3, #0]
}
 8008584:	bf00      	nop
 8008586:	3714      	adds	r7, #20
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	691b      	ldr	r3, [r3, #16]
 800859c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	6892      	ldr	r2, [r2, #8]
 80085a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	6852      	ldr	r2, [r2, #4]
 80085b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d103      	bne.n	80085c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	689a      	ldr	r2, [r3, #8]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	1e5a      	subs	r2, r3, #1
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3714      	adds	r7, #20
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10b      	bne.n	8008610 <xQueueGenericReset+0x2c>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	60bb      	str	r3, [r7, #8]
}
 800860a:	bf00      	nop
 800860c:	bf00      	nop
 800860e:	e7fd      	b.n	800860c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008610:	f002 fd82 	bl	800b118 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861c:	68f9      	ldr	r1, [r7, #12]
 800861e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008620:	fb01 f303 	mul.w	r3, r1, r3
 8008624:	441a      	add	r2, r3
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008640:	3b01      	subs	r3, #1
 8008642:	68f9      	ldr	r1, [r7, #12]
 8008644:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008646:	fb01 f303 	mul.w	r3, r1, r3
 800864a:	441a      	add	r2, r3
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	22ff      	movs	r2, #255	@ 0xff
 8008654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	22ff      	movs	r2, #255	@ 0xff
 800865c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d114      	bne.n	8008690 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d01a      	beq.n	80086a4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3310      	adds	r3, #16
 8008672:	4618      	mov	r0, r3
 8008674:	f001 fc74 	bl	8009f60 <xTaskRemoveFromEventList>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	d012      	beq.n	80086a4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800867e:	4b0d      	ldr	r3, [pc, #52]	@ (80086b4 <xQueueGenericReset+0xd0>)
 8008680:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008684:	601a      	str	r2, [r3, #0]
 8008686:	f3bf 8f4f 	dsb	sy
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	e009      	b.n	80086a4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	3310      	adds	r3, #16
 8008694:	4618      	mov	r0, r3
 8008696:	f7ff fef1 	bl	800847c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	3324      	adds	r3, #36	@ 0x24
 800869e:	4618      	mov	r0, r3
 80086a0:	f7ff feec 	bl	800847c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80086a4:	f002 fd6a 	bl	800b17c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80086a8:	2301      	movs	r3, #1
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	e000ed04 	.word	0xe000ed04

080086b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b08e      	sub	sp, #56	@ 0x38
 80086bc:	af02      	add	r7, sp, #8
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10b      	bne.n	80086e4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d0:	f383 8811 	msr	BASEPRI, r3
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80086de:	bf00      	nop
 80086e0:	bf00      	nop
 80086e2:	e7fd      	b.n	80086e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10b      	bne.n	8008702 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80086ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ee:	f383 8811 	msr	BASEPRI, r3
 80086f2:	f3bf 8f6f 	isb	sy
 80086f6:	f3bf 8f4f 	dsb	sy
 80086fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80086fc:	bf00      	nop
 80086fe:	bf00      	nop
 8008700:	e7fd      	b.n	80086fe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d002      	beq.n	800870e <xQueueGenericCreateStatic+0x56>
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d001      	beq.n	8008712 <xQueueGenericCreateStatic+0x5a>
 800870e:	2301      	movs	r3, #1
 8008710:	e000      	b.n	8008714 <xQueueGenericCreateStatic+0x5c>
 8008712:	2300      	movs	r3, #0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d10b      	bne.n	8008730 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871c:	f383 8811 	msr	BASEPRI, r3
 8008720:	f3bf 8f6f 	isb	sy
 8008724:	f3bf 8f4f 	dsb	sy
 8008728:	623b      	str	r3, [r7, #32]
}
 800872a:	bf00      	nop
 800872c:	bf00      	nop
 800872e:	e7fd      	b.n	800872c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d102      	bne.n	800873c <xQueueGenericCreateStatic+0x84>
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <xQueueGenericCreateStatic+0x88>
 800873c:	2301      	movs	r3, #1
 800873e:	e000      	b.n	8008742 <xQueueGenericCreateStatic+0x8a>
 8008740:	2300      	movs	r3, #0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d10b      	bne.n	800875e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874a:	f383 8811 	msr	BASEPRI, r3
 800874e:	f3bf 8f6f 	isb	sy
 8008752:	f3bf 8f4f 	dsb	sy
 8008756:	61fb      	str	r3, [r7, #28]
}
 8008758:	bf00      	nop
 800875a:	bf00      	nop
 800875c:	e7fd      	b.n	800875a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800875e:	2350      	movs	r3, #80	@ 0x50
 8008760:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	2b50      	cmp	r3, #80	@ 0x50
 8008766:	d00b      	beq.n	8008780 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	61bb      	str	r3, [r7, #24]
}
 800877a:	bf00      	nop
 800877c:	bf00      	nop
 800877e:	e7fd      	b.n	800877c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008780:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00d      	beq.n	80087a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800878c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008794:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	4613      	mov	r3, r2
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	68b9      	ldr	r1, [r7, #8]
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 f840 	bl	8008828 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80087a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3730      	adds	r7, #48	@ 0x30
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b08a      	sub	sp, #40	@ 0x28
 80087b6:	af02      	add	r7, sp, #8
 80087b8:	60f8      	str	r0, [r7, #12]
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	4613      	mov	r3, r2
 80087be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10b      	bne.n	80087de <xQueueGenericCreate+0x2c>
	__asm volatile
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	613b      	str	r3, [r7, #16]
}
 80087d8:	bf00      	nop
 80087da:	bf00      	nop
 80087dc:	e7fd      	b.n	80087da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	fb02 f303 	mul.w	r3, r2, r3
 80087e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	3350      	adds	r3, #80	@ 0x50
 80087ec:	4618      	mov	r0, r3
 80087ee:	f002 fdb5 	bl	800b35c <pvPortMalloc>
 80087f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d011      	beq.n	800881e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	3350      	adds	r3, #80	@ 0x50
 8008802:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800880c:	79fa      	ldrb	r2, [r7, #7]
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	4613      	mov	r3, r2
 8008814:	697a      	ldr	r2, [r7, #20]
 8008816:	68b9      	ldr	r1, [r7, #8]
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f000 f805 	bl	8008828 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800881e:	69bb      	ldr	r3, [r7, #24]
	}
 8008820:	4618      	mov	r0, r3
 8008822:	3720      	adds	r7, #32
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	607a      	str	r2, [r7, #4]
 8008834:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d103      	bne.n	8008844 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	69ba      	ldr	r2, [r7, #24]
 8008840:	601a      	str	r2, [r3, #0]
 8008842:	e002      	b.n	800884a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008856:	2101      	movs	r1, #1
 8008858:	69b8      	ldr	r0, [r7, #24]
 800885a:	f7ff fec3 	bl	80085e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	78fa      	ldrb	r2, [r7, #3]
 8008862:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008866:	bf00      	nop
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800886e:	b580      	push	{r7, lr}
 8008870:	b082      	sub	sp, #8
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00e      	beq.n	800889a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800888e:	2300      	movs	r3, #0
 8008890:	2200      	movs	r2, #0
 8008892:	2100      	movs	r1, #0
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 f8a3 	bl	80089e0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800889a:	bf00      	nop
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b086      	sub	sp, #24
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	4603      	mov	r3, r0
 80088aa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80088ac:	2301      	movs	r3, #1
 80088ae:	617b      	str	r3, [r7, #20]
 80088b0:	2300      	movs	r3, #0
 80088b2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80088b4:	79fb      	ldrb	r3, [r7, #7]
 80088b6:	461a      	mov	r2, r3
 80088b8:	6939      	ldr	r1, [r7, #16]
 80088ba:	6978      	ldr	r0, [r7, #20]
 80088bc:	f7ff ff79 	bl	80087b2 <xQueueGenericCreate>
 80088c0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f7ff ffd3 	bl	800886e <prvInitialiseMutex>

		return xNewQueue;
 80088c8:	68fb      	ldr	r3, [r7, #12]
	}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b088      	sub	sp, #32
 80088d6:	af02      	add	r7, sp, #8
 80088d8:	4603      	mov	r3, r0
 80088da:	6039      	str	r1, [r7, #0]
 80088dc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80088de:	2301      	movs	r3, #1
 80088e0:	617b      	str	r3, [r7, #20]
 80088e2:	2300      	movs	r3, #0
 80088e4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80088e6:	79fb      	ldrb	r3, [r7, #7]
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	2200      	movs	r2, #0
 80088ee:	6939      	ldr	r1, [r7, #16]
 80088f0:	6978      	ldr	r0, [r7, #20]
 80088f2:	f7ff fee1 	bl	80086b8 <xQueueGenericCreateStatic>
 80088f6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f7ff ffb8 	bl	800886e <prvInitialiseMutex>

		return xNewQueue;
 80088fe:	68fb      	ldr	r3, [r7, #12]
	}
 8008900:	4618      	mov	r0, r3
 8008902:	3718      	adds	r7, #24
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8008908:	b590      	push	{r4, r7, lr}
 800890a:	b087      	sub	sp, #28
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10b      	bne.n	8008932 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	60fb      	str	r3, [r7, #12]
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	e7fd      	b.n	800892e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	689c      	ldr	r4, [r3, #8]
 8008936:	f001 fd39 	bl	800a3ac <xTaskGetCurrentTaskHandle>
 800893a:	4603      	mov	r3, r0
 800893c:	429c      	cmp	r4, r3
 800893e:	d111      	bne.n	8008964 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	1e5a      	subs	r2, r3, #1
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d105      	bne.n	800895e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8008952:	2300      	movs	r3, #0
 8008954:	2200      	movs	r2, #0
 8008956:	2100      	movs	r1, #0
 8008958:	6938      	ldr	r0, [r7, #16]
 800895a:	f000 f841 	bl	80089e0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800895e:	2301      	movs	r3, #1
 8008960:	617b      	str	r3, [r7, #20]
 8008962:	e001      	b.n	8008968 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8008964:	2300      	movs	r3, #0
 8008966:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8008968:	697b      	ldr	r3, [r7, #20]
	}
 800896a:	4618      	mov	r0, r3
 800896c:	371c      	adds	r7, #28
 800896e:	46bd      	mov	sp, r7
 8008970:	bd90      	pop	{r4, r7, pc}

08008972 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8008972:	b590      	push	{r4, r7, lr}
 8008974:	b087      	sub	sp, #28
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10b      	bne.n	800899e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8008986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	60fb      	str	r3, [r7, #12]
}
 8008998:	bf00      	nop
 800899a:	bf00      	nop
 800899c:	e7fd      	b.n	800899a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	689c      	ldr	r4, [r3, #8]
 80089a2:	f001 fd03 	bl	800a3ac <xTaskGetCurrentTaskHandle>
 80089a6:	4603      	mov	r3, r0
 80089a8:	429c      	cmp	r4, r3
 80089aa:	d107      	bne.n	80089bc <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	1c5a      	adds	r2, r3, #1
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80089b6:	2301      	movs	r3, #1
 80089b8:	617b      	str	r3, [r7, #20]
 80089ba:	e00c      	b.n	80089d6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6938      	ldr	r0, [r7, #16]
 80089c0:	f000 fa90 	bl	8008ee4 <xQueueSemaphoreTake>
 80089c4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d004      	beq.n	80089d6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	1c5a      	adds	r2, r3, #1
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80089d6:	697b      	ldr	r3, [r7, #20]
	}
 80089d8:	4618      	mov	r0, r3
 80089da:	371c      	adds	r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd90      	pop	{r4, r7, pc}

080089e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b08e      	sub	sp, #56	@ 0x38
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
 80089ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80089ee:	2300      	movs	r3, #0
 80089f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80089f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d10b      	bne.n	8008a14 <xQueueGenericSend+0x34>
	__asm volatile
 80089fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008a0e:	bf00      	nop
 8008a10:	bf00      	nop
 8008a12:	e7fd      	b.n	8008a10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d103      	bne.n	8008a22 <xQueueGenericSend+0x42>
 8008a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d101      	bne.n	8008a26 <xQueueGenericSend+0x46>
 8008a22:	2301      	movs	r3, #1
 8008a24:	e000      	b.n	8008a28 <xQueueGenericSend+0x48>
 8008a26:	2300      	movs	r3, #0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10b      	bne.n	8008a44 <xQueueGenericSend+0x64>
	__asm volatile
 8008a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a30:	f383 8811 	msr	BASEPRI, r3
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008a3e:	bf00      	nop
 8008a40:	bf00      	nop
 8008a42:	e7fd      	b.n	8008a40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d103      	bne.n	8008a52 <xQueueGenericSend+0x72>
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d101      	bne.n	8008a56 <xQueueGenericSend+0x76>
 8008a52:	2301      	movs	r3, #1
 8008a54:	e000      	b.n	8008a58 <xQueueGenericSend+0x78>
 8008a56:	2300      	movs	r3, #0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10b      	bne.n	8008a74 <xQueueGenericSend+0x94>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	623b      	str	r3, [r7, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a74:	f001 fcaa 	bl	800a3cc <xTaskGetSchedulerState>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d102      	bne.n	8008a84 <xQueueGenericSend+0xa4>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d101      	bne.n	8008a88 <xQueueGenericSend+0xa8>
 8008a84:	2301      	movs	r3, #1
 8008a86:	e000      	b.n	8008a8a <xQueueGenericSend+0xaa>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10b      	bne.n	8008aa6 <xQueueGenericSend+0xc6>
	__asm volatile
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	61fb      	str	r3, [r7, #28]
}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	e7fd      	b.n	8008aa2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008aa6:	f002 fb37 	bl	800b118 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d302      	bcc.n	8008abc <xQueueGenericSend+0xdc>
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d129      	bne.n	8008b10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008abc:	683a      	ldr	r2, [r7, #0]
 8008abe:	68b9      	ldr	r1, [r7, #8]
 8008ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ac2:	f000 fb37 	bl	8009134 <prvCopyDataToQueue>
 8008ac6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d010      	beq.n	8008af2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad2:	3324      	adds	r3, #36	@ 0x24
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f001 fa43 	bl	8009f60 <xTaskRemoveFromEventList>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d013      	beq.n	8008b08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008ae0:	4b3f      	ldr	r3, [pc, #252]	@ (8008be0 <xQueueGenericSend+0x200>)
 8008ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ae6:	601a      	str	r2, [r3, #0]
 8008ae8:	f3bf 8f4f 	dsb	sy
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	e00a      	b.n	8008b08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d007      	beq.n	8008b08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008af8:	4b39      	ldr	r3, [pc, #228]	@ (8008be0 <xQueueGenericSend+0x200>)
 8008afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008afe:	601a      	str	r2, [r3, #0]
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008b08:	f002 fb38 	bl	800b17c <vPortExitCritical>
				return pdPASS;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e063      	b.n	8008bd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d103      	bne.n	8008b1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008b16:	f002 fb31 	bl	800b17c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e05c      	b.n	8008bd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d106      	bne.n	8008b32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b24:	f107 0314 	add.w	r3, r7, #20
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f001 fae1 	bl	800a0f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b32:	f002 fb23 	bl	800b17c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b36:	f000 ff93 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b3a:	f002 faed 	bl	800b118 <vPortEnterCritical>
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b44:	b25b      	sxtb	r3, r3
 8008b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b4a:	d103      	bne.n	8008b54 <xQueueGenericSend+0x174>
 8008b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b5a:	b25b      	sxtb	r3, r3
 8008b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b60:	d103      	bne.n	8008b6a <xQueueGenericSend+0x18a>
 8008b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b6a:	f002 fb07 	bl	800b17c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b6e:	1d3a      	adds	r2, r7, #4
 8008b70:	f107 0314 	add.w	r3, r7, #20
 8008b74:	4611      	mov	r1, r2
 8008b76:	4618      	mov	r0, r3
 8008b78:	f001 fad0 	bl	800a11c <xTaskCheckForTimeOut>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d124      	bne.n	8008bcc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008b82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b84:	f000 fbce 	bl	8009324 <prvIsQueueFull>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d018      	beq.n	8008bc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b90:	3310      	adds	r3, #16
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	4611      	mov	r1, r2
 8008b96:	4618      	mov	r0, r3
 8008b98:	f001 f952 	bl	8009e40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008b9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b9e:	f000 fb59 	bl	8009254 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008ba2:	f000 ff6b 	bl	8009a7c <xTaskResumeAll>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f47f af7c 	bne.w	8008aa6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008bae:	4b0c      	ldr	r3, [pc, #48]	@ (8008be0 <xQueueGenericSend+0x200>)
 8008bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	e772      	b.n	8008aa6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bc2:	f000 fb47 	bl	8009254 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008bc6:	f000 ff59 	bl	8009a7c <xTaskResumeAll>
 8008bca:	e76c      	b.n	8008aa6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bce:	f000 fb41 	bl	8009254 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008bd2:	f000 ff53 	bl	8009a7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008bd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3738      	adds	r7, #56	@ 0x38
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}
 8008be0:	e000ed04 	.word	0xe000ed04

08008be4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b090      	sub	sp, #64	@ 0x40
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d10b      	bne.n	8008c14 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c00:	f383 8811 	msr	BASEPRI, r3
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	f3bf 8f4f 	dsb	sy
 8008c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008c0e:	bf00      	nop
 8008c10:	bf00      	nop
 8008c12:	e7fd      	b.n	8008c10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d103      	bne.n	8008c22 <xQueueGenericSendFromISR+0x3e>
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <xQueueGenericSendFromISR+0x42>
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <xQueueGenericSendFromISR+0x44>
 8008c26:	2300      	movs	r3, #0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10b      	bne.n	8008c44 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008c3e:	bf00      	nop
 8008c40:	bf00      	nop
 8008c42:	e7fd      	b.n	8008c40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d103      	bne.n	8008c52 <xQueueGenericSendFromISR+0x6e>
 8008c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d101      	bne.n	8008c56 <xQueueGenericSendFromISR+0x72>
 8008c52:	2301      	movs	r3, #1
 8008c54:	e000      	b.n	8008c58 <xQueueGenericSendFromISR+0x74>
 8008c56:	2300      	movs	r3, #0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10b      	bne.n	8008c74 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c60:	f383 8811 	msr	BASEPRI, r3
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	623b      	str	r3, [r7, #32]
}
 8008c6e:	bf00      	nop
 8008c70:	bf00      	nop
 8008c72:	e7fd      	b.n	8008c70 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c74:	f002 fb30 	bl	800b2d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008c78:	f3ef 8211 	mrs	r2, BASEPRI
 8008c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c80:	f383 8811 	msr	BASEPRI, r3
 8008c84:	f3bf 8f6f 	isb	sy
 8008c88:	f3bf 8f4f 	dsb	sy
 8008c8c:	61fa      	str	r2, [r7, #28]
 8008c8e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008c90:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c92:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d302      	bcc.n	8008ca6 <xQueueGenericSendFromISR+0xc2>
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	d12f      	bne.n	8008d06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	68b9      	ldr	r1, [r7, #8]
 8008cba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008cbc:	f000 fa3a 	bl	8009134 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008cc0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc8:	d112      	bne.n	8008cf0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d016      	beq.n	8008d00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd4:	3324      	adds	r3, #36	@ 0x24
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f001 f942 	bl	8009f60 <xTaskRemoveFromEventList>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00e      	beq.n	8008d00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00b      	beq.n	8008d00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	601a      	str	r2, [r3, #0]
 8008cee:	e007      	b.n	8008d00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008cf0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	b25a      	sxtb	r2, r3
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008d00:	2301      	movs	r3, #1
 8008d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008d04:	e001      	b.n	8008d0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008d06:	2300      	movs	r3, #0
 8008d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d0c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008d14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3740      	adds	r7, #64	@ 0x40
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b08c      	sub	sp, #48	@ 0x30
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d10b      	bne.n	8008d52 <xQueueReceive+0x32>
	__asm volatile
 8008d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3e:	f383 8811 	msr	BASEPRI, r3
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	f3bf 8f4f 	dsb	sy
 8008d4a:	623b      	str	r3, [r7, #32]
}
 8008d4c:	bf00      	nop
 8008d4e:	bf00      	nop
 8008d50:	e7fd      	b.n	8008d4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d103      	bne.n	8008d60 <xQueueReceive+0x40>
 8008d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d101      	bne.n	8008d64 <xQueueReceive+0x44>
 8008d60:	2301      	movs	r3, #1
 8008d62:	e000      	b.n	8008d66 <xQueueReceive+0x46>
 8008d64:	2300      	movs	r3, #0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10b      	bne.n	8008d82 <xQueueReceive+0x62>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	61fb      	str	r3, [r7, #28]
}
 8008d7c:	bf00      	nop
 8008d7e:	bf00      	nop
 8008d80:	e7fd      	b.n	8008d7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d82:	f001 fb23 	bl	800a3cc <xTaskGetSchedulerState>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d102      	bne.n	8008d92 <xQueueReceive+0x72>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d101      	bne.n	8008d96 <xQueueReceive+0x76>
 8008d92:	2301      	movs	r3, #1
 8008d94:	e000      	b.n	8008d98 <xQueueReceive+0x78>
 8008d96:	2300      	movs	r3, #0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10b      	bne.n	8008db4 <xQueueReceive+0x94>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	61bb      	str	r3, [r7, #24]
}
 8008dae:	bf00      	nop
 8008db0:	bf00      	nop
 8008db2:	e7fd      	b.n	8008db0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008db4:	f002 f9b0 	bl	800b118 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dbc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d01f      	beq.n	8008e04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008dc4:	68b9      	ldr	r1, [r7, #8]
 8008dc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dc8:	f000 fa1e 	bl	8009208 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dce:	1e5a      	subs	r2, r3, #1
 8008dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dd2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d00f      	beq.n	8008dfc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	3310      	adds	r3, #16
 8008de0:	4618      	mov	r0, r3
 8008de2:	f001 f8bd 	bl	8009f60 <xTaskRemoveFromEventList>
 8008de6:	4603      	mov	r3, r0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d007      	beq.n	8008dfc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008dec:	4b3c      	ldr	r3, [pc, #240]	@ (8008ee0 <xQueueReceive+0x1c0>)
 8008dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008df2:	601a      	str	r2, [r3, #0]
 8008df4:	f3bf 8f4f 	dsb	sy
 8008df8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008dfc:	f002 f9be 	bl	800b17c <vPortExitCritical>
				return pdPASS;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e069      	b.n	8008ed8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d103      	bne.n	8008e12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008e0a:	f002 f9b7 	bl	800b17c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	e062      	b.n	8008ed8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d106      	bne.n	8008e26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e18:	f107 0310 	add.w	r3, r7, #16
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f001 f967 	bl	800a0f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e22:	2301      	movs	r3, #1
 8008e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e26:	f002 f9a9 	bl	800b17c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e2a:	f000 fe19 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e2e:	f002 f973 	bl	800b118 <vPortEnterCritical>
 8008e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e38:	b25b      	sxtb	r3, r3
 8008e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e3e:	d103      	bne.n	8008e48 <xQueueReceive+0x128>
 8008e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e4e:	b25b      	sxtb	r3, r3
 8008e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e54:	d103      	bne.n	8008e5e <xQueueReceive+0x13e>
 8008e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e5e:	f002 f98d 	bl	800b17c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e62:	1d3a      	adds	r2, r7, #4
 8008e64:	f107 0310 	add.w	r3, r7, #16
 8008e68:	4611      	mov	r1, r2
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f001 f956 	bl	800a11c <xTaskCheckForTimeOut>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d123      	bne.n	8008ebe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e78:	f000 fa3e 	bl	80092f8 <prvIsQueueEmpty>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d017      	beq.n	8008eb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e84:	3324      	adds	r3, #36	@ 0x24
 8008e86:	687a      	ldr	r2, [r7, #4]
 8008e88:	4611      	mov	r1, r2
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f000 ffd8 	bl	8009e40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e92:	f000 f9df 	bl	8009254 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e96:	f000 fdf1 	bl	8009a7c <xTaskResumeAll>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d189      	bne.n	8008db4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8008ee0 <xQueueReceive+0x1c0>)
 8008ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ea6:	601a      	str	r2, [r3, #0]
 8008ea8:	f3bf 8f4f 	dsb	sy
 8008eac:	f3bf 8f6f 	isb	sy
 8008eb0:	e780      	b.n	8008db4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eb4:	f000 f9ce 	bl	8009254 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008eb8:	f000 fde0 	bl	8009a7c <xTaskResumeAll>
 8008ebc:	e77a      	b.n	8008db4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ec0:	f000 f9c8 	bl	8009254 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ec4:	f000 fdda 	bl	8009a7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eca:	f000 fa15 	bl	80092f8 <prvIsQueueEmpty>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f43f af6f 	beq.w	8008db4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ed6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3730      	adds	r7, #48	@ 0x30
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	e000ed04 	.word	0xe000ed04

08008ee4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08e      	sub	sp, #56	@ 0x38
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d10b      	bne.n	8008f18 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f04:	f383 8811 	msr	BASEPRI, r3
 8008f08:	f3bf 8f6f 	isb	sy
 8008f0c:	f3bf 8f4f 	dsb	sy
 8008f10:	623b      	str	r3, [r7, #32]
}
 8008f12:	bf00      	nop
 8008f14:	bf00      	nop
 8008f16:	e7fd      	b.n	8008f14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00b      	beq.n	8008f38 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f24:	f383 8811 	msr	BASEPRI, r3
 8008f28:	f3bf 8f6f 	isb	sy
 8008f2c:	f3bf 8f4f 	dsb	sy
 8008f30:	61fb      	str	r3, [r7, #28]
}
 8008f32:	bf00      	nop
 8008f34:	bf00      	nop
 8008f36:	e7fd      	b.n	8008f34 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f38:	f001 fa48 	bl	800a3cc <xTaskGetSchedulerState>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d102      	bne.n	8008f48 <xQueueSemaphoreTake+0x64>
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <xQueueSemaphoreTake+0x68>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e000      	b.n	8008f4e <xQueueSemaphoreTake+0x6a>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10b      	bne.n	8008f6a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	61bb      	str	r3, [r7, #24]
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	e7fd      	b.n	8008f66 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f6a:	f002 f8d5 	bl	800b118 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f72:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d024      	beq.n	8008fc4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7c:	1e5a      	subs	r2, r3, #1
 8008f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f80:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d104      	bne.n	8008f94 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008f8a:	f001 fbb1 	bl	800a6f0 <pvTaskIncrementMutexHeldCount>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f92:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00f      	beq.n	8008fbc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9e:	3310      	adds	r3, #16
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f000 ffdd 	bl	8009f60 <xTaskRemoveFromEventList>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d007      	beq.n	8008fbc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008fac:	4b54      	ldr	r3, [pc, #336]	@ (8009100 <xQueueSemaphoreTake+0x21c>)
 8008fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fb2:	601a      	str	r2, [r3, #0]
 8008fb4:	f3bf 8f4f 	dsb	sy
 8008fb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008fbc:	f002 f8de 	bl	800b17c <vPortExitCritical>
				return pdPASS;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e098      	b.n	80090f6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d112      	bne.n	8008ff0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00b      	beq.n	8008fe8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	617b      	str	r3, [r7, #20]
}
 8008fe2:	bf00      	nop
 8008fe4:	bf00      	nop
 8008fe6:	e7fd      	b.n	8008fe4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008fe8:	f002 f8c8 	bl	800b17c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008fec:	2300      	movs	r3, #0
 8008fee:	e082      	b.n	80090f6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d106      	bne.n	8009004 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ff6:	f107 030c 	add.w	r3, r7, #12
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f001 f878 	bl	800a0f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009000:	2301      	movs	r3, #1
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009004:	f002 f8ba 	bl	800b17c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009008:	f000 fd2a 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800900c:	f002 f884 	bl	800b118 <vPortEnterCritical>
 8009010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009012:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009016:	b25b      	sxtb	r3, r3
 8009018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800901c:	d103      	bne.n	8009026 <xQueueSemaphoreTake+0x142>
 800901e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009020:	2200      	movs	r2, #0
 8009022:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009028:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800902c:	b25b      	sxtb	r3, r3
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009032:	d103      	bne.n	800903c <xQueueSemaphoreTake+0x158>
 8009034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009036:	2200      	movs	r2, #0
 8009038:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800903c:	f002 f89e 	bl	800b17c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009040:	463a      	mov	r2, r7
 8009042:	f107 030c 	add.w	r3, r7, #12
 8009046:	4611      	mov	r1, r2
 8009048:	4618      	mov	r0, r3
 800904a:	f001 f867 	bl	800a11c <xTaskCheckForTimeOut>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d132      	bne.n	80090ba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009054:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009056:	f000 f94f 	bl	80092f8 <prvIsQueueEmpty>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d026      	beq.n	80090ae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d109      	bne.n	800907c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009068:	f002 f856 	bl	800b118 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800906c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	4618      	mov	r0, r3
 8009072:	f001 f9c9 	bl	800a408 <xTaskPriorityInherit>
 8009076:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009078:	f002 f880 	bl	800b17c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800907c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800907e:	3324      	adds	r3, #36	@ 0x24
 8009080:	683a      	ldr	r2, [r7, #0]
 8009082:	4611      	mov	r1, r2
 8009084:	4618      	mov	r0, r3
 8009086:	f000 fedb 	bl	8009e40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800908a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800908c:	f000 f8e2 	bl	8009254 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009090:	f000 fcf4 	bl	8009a7c <xTaskResumeAll>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	f47f af67 	bne.w	8008f6a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800909c:	4b18      	ldr	r3, [pc, #96]	@ (8009100 <xQueueSemaphoreTake+0x21c>)
 800909e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090a2:	601a      	str	r2, [r3, #0]
 80090a4:	f3bf 8f4f 	dsb	sy
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	e75d      	b.n	8008f6a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80090ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090b0:	f000 f8d0 	bl	8009254 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090b4:	f000 fce2 	bl	8009a7c <xTaskResumeAll>
 80090b8:	e757      	b.n	8008f6a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80090ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090bc:	f000 f8ca 	bl	8009254 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090c0:	f000 fcdc 	bl	8009a7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090c6:	f000 f917 	bl	80092f8 <prvIsQueueEmpty>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f43f af4c 	beq.w	8008f6a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80090d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00d      	beq.n	80090f4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80090d8:	f002 f81e 	bl	800b118 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80090dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090de:	f000 f811 	bl	8009104 <prvGetDisinheritPriorityAfterTimeout>
 80090e2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80090e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80090ea:	4618      	mov	r0, r3
 80090ec:	f001 fa64 	bl	800a5b8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80090f0:	f002 f844 	bl	800b17c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3738      	adds	r7, #56	@ 0x38
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	e000ed04 	.word	0xe000ed04

08009104 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009110:	2b00      	cmp	r3, #0
 8009112:	d006      	beq.n	8009122 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800911e:	60fb      	str	r3, [r7, #12]
 8009120:	e001      	b.n	8009126 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009122:	2300      	movs	r3, #0
 8009124:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009126:	68fb      	ldr	r3, [r7, #12]
	}
 8009128:	4618      	mov	r0, r3
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009140:	2300      	movs	r3, #0
 8009142:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009148:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800914e:	2b00      	cmp	r3, #0
 8009150:	d10d      	bne.n	800916e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d14d      	bne.n	80091f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	4618      	mov	r0, r3
 8009160:	f001 f9ba 	bl	800a4d8 <xTaskPriorityDisinherit>
 8009164:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2200      	movs	r2, #0
 800916a:	609a      	str	r2, [r3, #8]
 800916c:	e043      	b.n	80091f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d119      	bne.n	80091a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6858      	ldr	r0, [r3, #4]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917c:	461a      	mov	r2, r3
 800917e:	68b9      	ldr	r1, [r7, #8]
 8009180:	f002 fb94 	bl	800b8ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	685a      	ldr	r2, [r3, #4]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800918c:	441a      	add	r2, r3
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	429a      	cmp	r2, r3
 800919c:	d32b      	bcc.n	80091f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	605a      	str	r2, [r3, #4]
 80091a6:	e026      	b.n	80091f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	68d8      	ldr	r0, [r3, #12]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b0:	461a      	mov	r2, r3
 80091b2:	68b9      	ldr	r1, [r7, #8]
 80091b4:	f002 fb7a 	bl	800b8ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	68da      	ldr	r2, [r3, #12]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c0:	425b      	negs	r3, r3
 80091c2:	441a      	add	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	68da      	ldr	r2, [r3, #12]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d207      	bcs.n	80091e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	689a      	ldr	r2, [r3, #8]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091dc:	425b      	negs	r3, r3
 80091de:	441a      	add	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d105      	bne.n	80091f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	3b01      	subs	r3, #1
 80091f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	1c5a      	adds	r2, r3, #1
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091fe:	697b      	ldr	r3, [r7, #20]
}
 8009200:	4618      	mov	r0, r3
 8009202:	3718      	adds	r7, #24
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009216:	2b00      	cmp	r3, #0
 8009218:	d018      	beq.n	800924c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68da      	ldr	r2, [r3, #12]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009222:	441a      	add	r2, r3
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	68da      	ldr	r2, [r3, #12]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	429a      	cmp	r2, r3
 8009232:	d303      	bcc.n	800923c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681a      	ldr	r2, [r3, #0]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	68d9      	ldr	r1, [r3, #12]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009244:	461a      	mov	r2, r3
 8009246:	6838      	ldr	r0, [r7, #0]
 8009248:	f002 fb30 	bl	800b8ac <memcpy>
	}
}
 800924c:	bf00      	nop
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800925c:	f001 ff5c 	bl	800b118 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009266:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009268:	e011      	b.n	800928e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800926e:	2b00      	cmp	r3, #0
 8009270:	d012      	beq.n	8009298 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	3324      	adds	r3, #36	@ 0x24
 8009276:	4618      	mov	r0, r3
 8009278:	f000 fe72 	bl	8009f60 <xTaskRemoveFromEventList>
 800927c:	4603      	mov	r3, r0
 800927e:	2b00      	cmp	r3, #0
 8009280:	d001      	beq.n	8009286 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009282:	f000 ffaf 	bl	800a1e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	3b01      	subs	r3, #1
 800928a:	b2db      	uxtb	r3, r3
 800928c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800928e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009292:	2b00      	cmp	r3, #0
 8009294:	dce9      	bgt.n	800926a <prvUnlockQueue+0x16>
 8009296:	e000      	b.n	800929a <prvUnlockQueue+0x46>
					break;
 8009298:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	22ff      	movs	r2, #255	@ 0xff
 800929e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80092a2:	f001 ff6b 	bl	800b17c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80092a6:	f001 ff37 	bl	800b118 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092b2:	e011      	b.n	80092d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d012      	beq.n	80092e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	3310      	adds	r3, #16
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fe4d 	bl	8009f60 <xTaskRemoveFromEventList>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d001      	beq.n	80092d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80092cc:	f000 ff8a 	bl	800a1e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80092d0:	7bbb      	ldrb	r3, [r7, #14]
 80092d2:	3b01      	subs	r3, #1
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	dce9      	bgt.n	80092b4 <prvUnlockQueue+0x60>
 80092e0:	e000      	b.n	80092e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80092e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	22ff      	movs	r2, #255	@ 0xff
 80092e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80092ec:	f001 ff46 	bl	800b17c <vPortExitCritical>
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009300:	f001 ff0a 	bl	800b118 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009308:	2b00      	cmp	r3, #0
 800930a:	d102      	bne.n	8009312 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800930c:	2301      	movs	r3, #1
 800930e:	60fb      	str	r3, [r7, #12]
 8009310:	e001      	b.n	8009316 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009312:	2300      	movs	r3, #0
 8009314:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009316:	f001 ff31 	bl	800b17c <vPortExitCritical>

	return xReturn;
 800931a:	68fb      	ldr	r3, [r7, #12]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800932c:	f001 fef4 	bl	800b118 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009338:	429a      	cmp	r2, r3
 800933a:	d102      	bne.n	8009342 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800933c:	2301      	movs	r3, #1
 800933e:	60fb      	str	r3, [r7, #12]
 8009340:	e001      	b.n	8009346 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009342:	2300      	movs	r3, #0
 8009344:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009346:	f001 ff19 	bl	800b17c <vPortExitCritical>

	return xReturn;
 800934a:	68fb      	ldr	r3, [r7, #12]
}
 800934c:	4618      	mov	r0, r3
 800934e:	3710      	adds	r7, #16
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009354:	b480      	push	{r7}
 8009356:	b085      	sub	sp, #20
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800935e:	2300      	movs	r3, #0
 8009360:	60fb      	str	r3, [r7, #12]
 8009362:	e014      	b.n	800938e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009364:	4a0f      	ldr	r2, [pc, #60]	@ (80093a4 <vQueueAddToRegistry+0x50>)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10b      	bne.n	8009388 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009370:	490c      	ldr	r1, [pc, #48]	@ (80093a4 <vQueueAddToRegistry+0x50>)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	683a      	ldr	r2, [r7, #0]
 8009376:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800937a:	4a0a      	ldr	r2, [pc, #40]	@ (80093a4 <vQueueAddToRegistry+0x50>)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	00db      	lsls	r3, r3, #3
 8009380:	4413      	add	r3, r2
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009386:	e006      	b.n	8009396 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3301      	adds	r3, #1
 800938c:	60fb      	str	r3, [r7, #12]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2b07      	cmp	r3, #7
 8009392:	d9e7      	bls.n	8009364 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009394:	bf00      	nop
 8009396:	bf00      	nop
 8009398:	3714      	adds	r7, #20
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop
 80093a4:	20001ab8 	.word	0x20001ab8

080093a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80093b8:	f001 feae 	bl	800b118 <vPortEnterCritical>
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093c2:	b25b      	sxtb	r3, r3
 80093c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093c8:	d103      	bne.n	80093d2 <vQueueWaitForMessageRestricted+0x2a>
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	2200      	movs	r2, #0
 80093ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093d8:	b25b      	sxtb	r3, r3
 80093da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093de:	d103      	bne.n	80093e8 <vQueueWaitForMessageRestricted+0x40>
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093e8:	f001 fec8 	bl	800b17c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d106      	bne.n	8009402 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	3324      	adds	r3, #36	@ 0x24
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	68b9      	ldr	r1, [r7, #8]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 fd83 	bl	8009f08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009402:	6978      	ldr	r0, [r7, #20]
 8009404:	f7ff ff26 	bl	8009254 <prvUnlockQueue>
	}
 8009408:	bf00      	nop
 800940a:	3718      	adds	r7, #24
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009410:	b580      	push	{r7, lr}
 8009412:	b08e      	sub	sp, #56	@ 0x38
 8009414:	af04      	add	r7, sp, #16
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
 800941c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800941e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009420:	2b00      	cmp	r3, #0
 8009422:	d10b      	bne.n	800943c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009428:	f383 8811 	msr	BASEPRI, r3
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	623b      	str	r3, [r7, #32]
}
 8009436:	bf00      	nop
 8009438:	bf00      	nop
 800943a:	e7fd      	b.n	8009438 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800943c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943e:	2b00      	cmp	r3, #0
 8009440:	d10b      	bne.n	800945a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009446:	f383 8811 	msr	BASEPRI, r3
 800944a:	f3bf 8f6f 	isb	sy
 800944e:	f3bf 8f4f 	dsb	sy
 8009452:	61fb      	str	r3, [r7, #28]
}
 8009454:	bf00      	nop
 8009456:	bf00      	nop
 8009458:	e7fd      	b.n	8009456 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800945a:	2364      	movs	r3, #100	@ 0x64
 800945c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	2b64      	cmp	r3, #100	@ 0x64
 8009462:	d00b      	beq.n	800947c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009468:	f383 8811 	msr	BASEPRI, r3
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	61bb      	str	r3, [r7, #24]
}
 8009476:	bf00      	nop
 8009478:	bf00      	nop
 800947a:	e7fd      	b.n	8009478 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800947c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800947e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009480:	2b00      	cmp	r3, #0
 8009482:	d01e      	beq.n	80094c2 <xTaskCreateStatic+0xb2>
 8009484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009486:	2b00      	cmp	r3, #0
 8009488:	d01b      	beq.n	80094c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800948a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800948e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009490:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009492:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009496:	2202      	movs	r2, #2
 8009498:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800949c:	2300      	movs	r3, #0
 800949e:	9303      	str	r3, [sp, #12]
 80094a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a2:	9302      	str	r3, [sp, #8]
 80094a4:	f107 0314 	add.w	r3, r7, #20
 80094a8:	9301      	str	r3, [sp, #4]
 80094aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ac:	9300      	str	r3, [sp, #0]
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	68b9      	ldr	r1, [r7, #8]
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 f850 	bl	800955a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094bc:	f000 f8e4 	bl	8009688 <prvAddNewTaskToReadyList>
 80094c0:	e001      	b.n	80094c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80094c2:	2300      	movs	r3, #0
 80094c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80094c6:	697b      	ldr	r3, [r7, #20]
	}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3728      	adds	r7, #40	@ 0x28
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b08c      	sub	sp, #48	@ 0x30
 80094d4:	af04      	add	r7, sp, #16
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	603b      	str	r3, [r7, #0]
 80094dc:	4613      	mov	r3, r2
 80094de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80094e0:	88fb      	ldrh	r3, [r7, #6]
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	4618      	mov	r0, r3
 80094e6:	f001 ff39 	bl	800b35c <pvPortMalloc>
 80094ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d00e      	beq.n	8009510 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80094f2:	2064      	movs	r0, #100	@ 0x64
 80094f4:	f001 ff32 	bl	800b35c <pvPortMalloc>
 80094f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	697a      	ldr	r2, [r7, #20]
 8009504:	631a      	str	r2, [r3, #48]	@ 0x30
 8009506:	e005      	b.n	8009514 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009508:	6978      	ldr	r0, [r7, #20]
 800950a:	f001 fff5 	bl	800b4f8 <vPortFree>
 800950e:	e001      	b.n	8009514 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009510:	2300      	movs	r3, #0
 8009512:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d017      	beq.n	800954a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	2200      	movs	r2, #0
 800951e:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009522:	88fa      	ldrh	r2, [r7, #6]
 8009524:	2300      	movs	r3, #0
 8009526:	9303      	str	r3, [sp, #12]
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	9302      	str	r3, [sp, #8]
 800952c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009532:	9300      	str	r3, [sp, #0]
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	68b9      	ldr	r1, [r7, #8]
 8009538:	68f8      	ldr	r0, [r7, #12]
 800953a:	f000 f80e 	bl	800955a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800953e:	69f8      	ldr	r0, [r7, #28]
 8009540:	f000 f8a2 	bl	8009688 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009544:	2301      	movs	r3, #1
 8009546:	61bb      	str	r3, [r7, #24]
 8009548:	e002      	b.n	8009550 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800954a:	f04f 33ff 	mov.w	r3, #4294967295
 800954e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009550:	69bb      	ldr	r3, [r7, #24]
	}
 8009552:	4618      	mov	r0, r3
 8009554:	3720      	adds	r7, #32
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b088      	sub	sp, #32
 800955e:	af00      	add	r7, sp, #0
 8009560:	60f8      	str	r0, [r7, #12]
 8009562:	60b9      	str	r1, [r7, #8]
 8009564:	607a      	str	r2, [r7, #4]
 8009566:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	461a      	mov	r2, r3
 8009572:	21a5      	movs	r1, #165	@ 0xa5
 8009574:	f002 f968 	bl	800b848 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800957a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009582:	3b01      	subs	r3, #1
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	4413      	add	r3, r2
 8009588:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	f023 0307 	bic.w	r3, r3, #7
 8009590:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	f003 0307 	and.w	r3, r3, #7
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00b      	beq.n	80095b4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800959c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a0:	f383 8811 	msr	BASEPRI, r3
 80095a4:	f3bf 8f6f 	isb	sy
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	617b      	str	r3, [r7, #20]
}
 80095ae:	bf00      	nop
 80095b0:	bf00      	nop
 80095b2:	e7fd      	b.n	80095b0 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80095b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d01f      	beq.n	8009600 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095c0:	2300      	movs	r3, #0
 80095c2:	61fb      	str	r3, [r7, #28]
 80095c4:	e012      	b.n	80095ec <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80095c6:	68ba      	ldr	r2, [r7, #8]
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	4413      	add	r3, r2
 80095cc:	7819      	ldrb	r1, [r3, #0]
 80095ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	4413      	add	r3, r2
 80095d4:	3334      	adds	r3, #52	@ 0x34
 80095d6:	460a      	mov	r2, r1
 80095d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80095da:	68ba      	ldr	r2, [r7, #8]
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	4413      	add	r3, r2
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d006      	beq.n	80095f4 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	3301      	adds	r3, #1
 80095ea:	61fb      	str	r3, [r7, #28]
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	2b0f      	cmp	r3, #15
 80095f0:	d9e9      	bls.n	80095c6 <prvInitialiseNewTask+0x6c>
 80095f2:	e000      	b.n	80095f6 <prvInitialiseNewTask+0x9c>
			{
				break;
 80095f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095fe:	e003      	b.n	8009608 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009602:	2200      	movs	r2, #0
 8009604:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960a:	2b37      	cmp	r3, #55	@ 0x37
 800960c:	d901      	bls.n	8009612 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800960e:	2337      	movs	r3, #55	@ 0x37
 8009610:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009616:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800961c:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	2200      	movs	r2, #0
 8009622:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009626:	3304      	adds	r3, #4
 8009628:	4618      	mov	r0, r3
 800962a:	f7fe ff47 	bl	80084bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	3318      	adds	r3, #24
 8009632:	4618      	mov	r0, r3
 8009634:	f7fe ff42 	bl	80084bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800963c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800963e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009640:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009646:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800964c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800964e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009650:	2200      	movs	r2, #0
 8009652:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	2200      	movs	r2, #0
 8009658:	65da      	str	r2, [r3, #92]	@ 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009662:	683a      	ldr	r2, [r7, #0]
 8009664:	68f9      	ldr	r1, [r7, #12]
 8009666:	69b8      	ldr	r0, [r7, #24]
 8009668:	f001 fc24 	bl	800aeb4 <pxPortInitialiseStack>
 800966c:	4602      	mov	r2, r0
 800966e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009670:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009674:	2b00      	cmp	r3, #0
 8009676:	d002      	beq.n	800967e <prvInitialiseNewTask+0x124>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800967c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800967e:	bf00      	nop
 8009680:	3720      	adds	r7, #32
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
	...

08009688 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009690:	f001 fd42 	bl	800b118 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009694:	4b2d      	ldr	r3, [pc, #180]	@ (800974c <prvAddNewTaskToReadyList+0xc4>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3301      	adds	r3, #1
 800969a:	4a2c      	ldr	r2, [pc, #176]	@ (800974c <prvAddNewTaskToReadyList+0xc4>)
 800969c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800969e:	4b2c      	ldr	r3, [pc, #176]	@ (8009750 <prvAddNewTaskToReadyList+0xc8>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d109      	bne.n	80096ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80096a6:	4a2a      	ldr	r2, [pc, #168]	@ (8009750 <prvAddNewTaskToReadyList+0xc8>)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80096ac:	4b27      	ldr	r3, [pc, #156]	@ (800974c <prvAddNewTaskToReadyList+0xc4>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d110      	bne.n	80096d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80096b4:	f000 fdbc 	bl	800a230 <prvInitialiseTaskLists>
 80096b8:	e00d      	b.n	80096d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80096ba:	4b26      	ldr	r3, [pc, #152]	@ (8009754 <prvAddNewTaskToReadyList+0xcc>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d109      	bne.n	80096d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80096c2:	4b23      	ldr	r3, [pc, #140]	@ (8009750 <prvAddNewTaskToReadyList+0xc8>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d802      	bhi.n	80096d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80096d0:	4a1f      	ldr	r2, [pc, #124]	@ (8009750 <prvAddNewTaskToReadyList+0xc8>)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80096d6:	4b20      	ldr	r3, [pc, #128]	@ (8009758 <prvAddNewTaskToReadyList+0xd0>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	3301      	adds	r3, #1
 80096dc:	4a1e      	ldr	r2, [pc, #120]	@ (8009758 <prvAddNewTaskToReadyList+0xd0>)
 80096de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009758 <prvAddNewTaskToReadyList+0xd0>)
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ec:	4b1b      	ldr	r3, [pc, #108]	@ (800975c <prvAddNewTaskToReadyList+0xd4>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d903      	bls.n	80096fc <prvAddNewTaskToReadyList+0x74>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f8:	4a18      	ldr	r2, [pc, #96]	@ (800975c <prvAddNewTaskToReadyList+0xd4>)
 80096fa:	6013      	str	r3, [r2, #0]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009700:	4613      	mov	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4413      	add	r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4a15      	ldr	r2, [pc, #84]	@ (8009760 <prvAddNewTaskToReadyList+0xd8>)
 800970a:	441a      	add	r2, r3
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	3304      	adds	r3, #4
 8009710:	4619      	mov	r1, r3
 8009712:	4610      	mov	r0, r2
 8009714:	f7fe fedf 	bl	80084d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009718:	f001 fd30 	bl	800b17c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800971c:	4b0d      	ldr	r3, [pc, #52]	@ (8009754 <prvAddNewTaskToReadyList+0xcc>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00e      	beq.n	8009742 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009724:	4b0a      	ldr	r3, [pc, #40]	@ (8009750 <prvAddNewTaskToReadyList+0xc8>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800972e:	429a      	cmp	r2, r3
 8009730:	d207      	bcs.n	8009742 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009732:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <prvAddNewTaskToReadyList+0xdc>)
 8009734:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009738:	601a      	str	r2, [r3, #0]
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009742:	bf00      	nop
 8009744:	3708      	adds	r7, #8
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	20001fcc 	.word	0x20001fcc
 8009750:	20001af8 	.word	0x20001af8
 8009754:	20001fd8 	.word	0x20001fd8
 8009758:	20001fe8 	.word	0x20001fe8
 800975c:	20001fd4 	.word	0x20001fd4
 8009760:	20001afc 	.word	0x20001afc
 8009764:	e000ed04 	.word	0xe000ed04

08009768 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009770:	f001 fcd2 	bl	800b118 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d102      	bne.n	8009780 <vTaskDelete+0x18>
 800977a:	4b2d      	ldr	r3, [pc, #180]	@ (8009830 <vTaskDelete+0xc8>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	e000      	b.n	8009782 <vTaskDelete+0x1a>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	3304      	adds	r3, #4
 8009788:	4618      	mov	r0, r3
 800978a:	f7fe ff01 	bl	8008590 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009792:	2b00      	cmp	r3, #0
 8009794:	d004      	beq.n	80097a0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	3318      	adds	r3, #24
 800979a:	4618      	mov	r0, r3
 800979c:	f7fe fef8 	bl	8008590 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80097a0:	4b24      	ldr	r3, [pc, #144]	@ (8009834 <vTaskDelete+0xcc>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3301      	adds	r3, #1
 80097a6:	4a23      	ldr	r2, [pc, #140]	@ (8009834 <vTaskDelete+0xcc>)
 80097a8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80097aa:	4b21      	ldr	r3, [pc, #132]	@ (8009830 <vTaskDelete+0xc8>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d10b      	bne.n	80097cc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	3304      	adds	r3, #4
 80097b8:	4619      	mov	r1, r3
 80097ba:	481f      	ldr	r0, [pc, #124]	@ (8009838 <vTaskDelete+0xd0>)
 80097bc:	f7fe fe8b 	bl	80084d6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80097c0:	4b1e      	ldr	r3, [pc, #120]	@ (800983c <vTaskDelete+0xd4>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	3301      	adds	r3, #1
 80097c6:	4a1d      	ldr	r2, [pc, #116]	@ (800983c <vTaskDelete+0xd4>)
 80097c8:	6013      	str	r3, [r2, #0]
 80097ca:	e009      	b.n	80097e0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80097cc:	4b1c      	ldr	r3, [pc, #112]	@ (8009840 <vTaskDelete+0xd8>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	3b01      	subs	r3, #1
 80097d2:	4a1b      	ldr	r2, [pc, #108]	@ (8009840 <vTaskDelete+0xd8>)
 80097d4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f000 fd98 	bl	800a30c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80097dc:	f000 fdc6 	bl	800a36c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80097e0:	f001 fccc 	bl	800b17c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80097e4:	4b17      	ldr	r3, [pc, #92]	@ (8009844 <vTaskDelete+0xdc>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d01c      	beq.n	8009826 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80097ec:	4b10      	ldr	r3, [pc, #64]	@ (8009830 <vTaskDelete+0xc8>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	68fa      	ldr	r2, [r7, #12]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d117      	bne.n	8009826 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80097f6:	4b14      	ldr	r3, [pc, #80]	@ (8009848 <vTaskDelete+0xe0>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00b      	beq.n	8009816 <vTaskDelete+0xae>
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	60bb      	str	r3, [r7, #8]
}
 8009810:	bf00      	nop
 8009812:	bf00      	nop
 8009814:	e7fd      	b.n	8009812 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8009816:	4b0d      	ldr	r3, [pc, #52]	@ (800984c <vTaskDelete+0xe4>)
 8009818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800981c:	601a      	str	r2, [r3, #0]
 800981e:	f3bf 8f4f 	dsb	sy
 8009822:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009826:	bf00      	nop
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
 800982e:	bf00      	nop
 8009830:	20001af8 	.word	0x20001af8
 8009834:	20001fe8 	.word	0x20001fe8
 8009838:	20001fa0 	.word	0x20001fa0
 800983c:	20001fb4 	.word	0x20001fb4
 8009840:	20001fcc 	.word	0x20001fcc
 8009844:	20001fd8 	.word	0x20001fd8
 8009848:	20001ff4 	.word	0x20001ff4
 800984c:	e000ed04 	.word	0xe000ed04

08009850 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009858:	2300      	movs	r3, #0
 800985a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d018      	beq.n	8009894 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009862:	4b14      	ldr	r3, [pc, #80]	@ (80098b4 <vTaskDelay+0x64>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00b      	beq.n	8009882 <vTaskDelay+0x32>
	__asm volatile
 800986a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800986e:	f383 8811 	msr	BASEPRI, r3
 8009872:	f3bf 8f6f 	isb	sy
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	60bb      	str	r3, [r7, #8]
}
 800987c:	bf00      	nop
 800987e:	bf00      	nop
 8009880:	e7fd      	b.n	800987e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009882:	f000 f8ed 	bl	8009a60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009886:	2100      	movs	r1, #0
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 ff45 	bl	800a718 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800988e:	f000 f8f5 	bl	8009a7c <xTaskResumeAll>
 8009892:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d107      	bne.n	80098aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800989a:	4b07      	ldr	r3, [pc, #28]	@ (80098b8 <vTaskDelay+0x68>)
 800989c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80098aa:	bf00      	nop
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20001ff4 	.word	0x20001ff4
 80098b8:	e000ed04 	.word	0xe000ed04

080098bc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d10b      	bne.n	80098e6 <eTaskGetState+0x2a>
	__asm volatile
 80098ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d2:	f383 8811 	msr	BASEPRI, r3
 80098d6:	f3bf 8f6f 	isb	sy
 80098da:	f3bf 8f4f 	dsb	sy
 80098de:	60bb      	str	r3, [r7, #8]
}
 80098e0:	bf00      	nop
 80098e2:	bf00      	nop
 80098e4:	e7fd      	b.n	80098e2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80098e6:	4b24      	ldr	r3, [pc, #144]	@ (8009978 <eTaskGetState+0xbc>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	69ba      	ldr	r2, [r7, #24]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d102      	bne.n	80098f6 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80098f0:	2300      	movs	r3, #0
 80098f2:	77fb      	strb	r3, [r7, #31]
 80098f4:	e03a      	b.n	800996c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 80098f6:	f001 fc0f 	bl	800b118 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	695b      	ldr	r3, [r3, #20]
 80098fe:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8009900:	4b1e      	ldr	r3, [pc, #120]	@ (800997c <eTaskGetState+0xc0>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8009906:	4b1e      	ldr	r3, [pc, #120]	@ (8009980 <eTaskGetState+0xc4>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800990c:	f001 fc36 	bl	800b17c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8009910:	697a      	ldr	r2, [r7, #20]
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	429a      	cmp	r2, r3
 8009916:	d003      	beq.n	8009920 <eTaskGetState+0x64>
 8009918:	697a      	ldr	r2, [r7, #20]
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	429a      	cmp	r2, r3
 800991e:	d102      	bne.n	8009926 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8009920:	2302      	movs	r3, #2
 8009922:	77fb      	strb	r3, [r7, #31]
 8009924:	e022      	b.n	800996c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	4a16      	ldr	r2, [pc, #88]	@ (8009984 <eTaskGetState+0xc8>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d112      	bne.n	8009954 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009932:	2b00      	cmp	r3, #0
 8009934:	d10b      	bne.n	800994e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b01      	cmp	r3, #1
 8009940:	d102      	bne.n	8009948 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8009942:	2302      	movs	r3, #2
 8009944:	77fb      	strb	r3, [r7, #31]
 8009946:	e011      	b.n	800996c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8009948:	2303      	movs	r3, #3
 800994a:	77fb      	strb	r3, [r7, #31]
 800994c:	e00e      	b.n	800996c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800994e:	2302      	movs	r3, #2
 8009950:	77fb      	strb	r3, [r7, #31]
 8009952:	e00b      	b.n	800996c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	4a0c      	ldr	r2, [pc, #48]	@ (8009988 <eTaskGetState+0xcc>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d002      	beq.n	8009962 <eTaskGetState+0xa6>
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d102      	bne.n	8009968 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8009962:	2304      	movs	r3, #4
 8009964:	77fb      	strb	r3, [r7, #31]
 8009966:	e001      	b.n	800996c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8009968:	2301      	movs	r3, #1
 800996a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800996c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800996e:	4618      	mov	r0, r3
 8009970:	3720      	adds	r7, #32
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	20001af8 	.word	0x20001af8
 800997c:	20001f84 	.word	0x20001f84
 8009980:	20001f88 	.word	0x20001f88
 8009984:	20001fb8 	.word	0x20001fb8
 8009988:	20001fa0 	.word	0x20001fa0

0800998c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b08a      	sub	sp, #40	@ 0x28
 8009990:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009992:	2300      	movs	r3, #0
 8009994:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009996:	2300      	movs	r3, #0
 8009998:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800999a:	463a      	mov	r2, r7
 800999c:	1d39      	adds	r1, r7, #4
 800999e:	f107 0308 	add.w	r3, r7, #8
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7fe fb40 	bl	8008028 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099a8:	6839      	ldr	r1, [r7, #0]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	68ba      	ldr	r2, [r7, #8]
 80099ae:	9202      	str	r2, [sp, #8]
 80099b0:	9301      	str	r3, [sp, #4]
 80099b2:	2300      	movs	r3, #0
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	2300      	movs	r3, #0
 80099b8:	460a      	mov	r2, r1
 80099ba:	4923      	ldr	r1, [pc, #140]	@ (8009a48 <vTaskStartScheduler+0xbc>)
 80099bc:	4823      	ldr	r0, [pc, #140]	@ (8009a4c <vTaskStartScheduler+0xc0>)
 80099be:	f7ff fd27 	bl	8009410 <xTaskCreateStatic>
 80099c2:	4603      	mov	r3, r0
 80099c4:	4a22      	ldr	r2, [pc, #136]	@ (8009a50 <vTaskStartScheduler+0xc4>)
 80099c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099c8:	4b21      	ldr	r3, [pc, #132]	@ (8009a50 <vTaskStartScheduler+0xc4>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80099d0:	2301      	movs	r3, #1
 80099d2:	617b      	str	r3, [r7, #20]
 80099d4:	e001      	b.n	80099da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80099d6:	2300      	movs	r3, #0
 80099d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d102      	bne.n	80099e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80099e0:	f000 feee 	bl	800a7c0 <xTimerCreateTimerTask>
 80099e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d118      	bne.n	8009a1e <vTaskStartScheduler+0x92>
	__asm volatile
 80099ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	613b      	str	r3, [r7, #16]
}
 80099fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009a00:	4b14      	ldr	r3, [pc, #80]	@ (8009a54 <vTaskStartScheduler+0xc8>)
 8009a02:	f04f 32ff 	mov.w	r2, #4294967295
 8009a06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009a08:	4b13      	ldr	r3, [pc, #76]	@ (8009a58 <vTaskStartScheduler+0xcc>)
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a0e:	4b13      	ldr	r3, [pc, #76]	@ (8009a5c <vTaskStartScheduler+0xd0>)
 8009a10:	2200      	movs	r2, #0
 8009a12:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009a14:	f7f6 fd5c 	bl	80004d0 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009a18:	f001 fada 	bl	800afd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009a1c:	e00f      	b.n	8009a3e <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a24:	d10b      	bne.n	8009a3e <vTaskStartScheduler+0xb2>
	__asm volatile
 8009a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2a:	f383 8811 	msr	BASEPRI, r3
 8009a2e:	f3bf 8f6f 	isb	sy
 8009a32:	f3bf 8f4f 	dsb	sy
 8009a36:	60fb      	str	r3, [r7, #12]
}
 8009a38:	bf00      	nop
 8009a3a:	bf00      	nop
 8009a3c:	e7fd      	b.n	8009a3a <vTaskStartScheduler+0xae>
}
 8009a3e:	bf00      	nop
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
 8009a46:	bf00      	nop
 8009a48:	0800ba0c 	.word	0x0800ba0c
 8009a4c:	0800a1fd 	.word	0x0800a1fd
 8009a50:	20001ff0 	.word	0x20001ff0
 8009a54:	20001fec 	.word	0x20001fec
 8009a58:	20001fd8 	.word	0x20001fd8
 8009a5c:	20001fd0 	.word	0x20001fd0

08009a60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a64:	4b04      	ldr	r3, [pc, #16]	@ (8009a78 <vTaskSuspendAll+0x18>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	4a03      	ldr	r2, [pc, #12]	@ (8009a78 <vTaskSuspendAll+0x18>)
 8009a6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a6e:	bf00      	nop
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	20001ff4 	.word	0x20001ff4

08009a7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a86:	2300      	movs	r3, #0
 8009a88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a8a:	4b42      	ldr	r3, [pc, #264]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <xTaskResumeAll+0x2e>
	__asm volatile
 8009a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	603b      	str	r3, [r7, #0]
}
 8009aa4:	bf00      	nop
 8009aa6:	bf00      	nop
 8009aa8:	e7fd      	b.n	8009aa6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009aaa:	f001 fb35 	bl	800b118 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009aae:	4b39      	ldr	r3, [pc, #228]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3b01      	subs	r3, #1
 8009ab4:	4a37      	ldr	r2, [pc, #220]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009ab6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ab8:	4b36      	ldr	r3, [pc, #216]	@ (8009b94 <xTaskResumeAll+0x118>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d162      	bne.n	8009b86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ac0:	4b35      	ldr	r3, [pc, #212]	@ (8009b98 <xTaskResumeAll+0x11c>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d05e      	beq.n	8009b86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ac8:	e02f      	b.n	8009b2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aca:	4b34      	ldr	r3, [pc, #208]	@ (8009b9c <xTaskResumeAll+0x120>)
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3318      	adds	r3, #24
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fe fd5a 	bl	8008590 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	3304      	adds	r3, #4
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7fe fd55 	bl	8008590 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aea:	4b2d      	ldr	r3, [pc, #180]	@ (8009ba0 <xTaskResumeAll+0x124>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d903      	bls.n	8009afa <xTaskResumeAll+0x7e>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af6:	4a2a      	ldr	r2, [pc, #168]	@ (8009ba0 <xTaskResumeAll+0x124>)
 8009af8:	6013      	str	r3, [r2, #0]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afe:	4613      	mov	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4a27      	ldr	r2, [pc, #156]	@ (8009ba4 <xTaskResumeAll+0x128>)
 8009b08:	441a      	add	r2, r3
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	3304      	adds	r3, #4
 8009b0e:	4619      	mov	r1, r3
 8009b10:	4610      	mov	r0, r2
 8009b12:	f7fe fce0 	bl	80084d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b1a:	4b23      	ldr	r3, [pc, #140]	@ (8009ba8 <xTaskResumeAll+0x12c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d302      	bcc.n	8009b2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009b24:	4b21      	ldr	r3, [pc, #132]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b26:	2201      	movs	r2, #1
 8009b28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8009b9c <xTaskResumeAll+0x120>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1cb      	bne.n	8009aca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d001      	beq.n	8009b3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b38:	f000 fc18 	bl	800a36c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8009bb0 <xTaskResumeAll+0x134>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d010      	beq.n	8009b6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b48:	f000 f846 	bl	8009bd8 <xTaskIncrementTick>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009b52:	4b16      	ldr	r3, [pc, #88]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b54:	2201      	movs	r2, #1
 8009b56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	3b01      	subs	r3, #1
 8009b5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1f1      	bne.n	8009b48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009b64:	4b12      	ldr	r3, [pc, #72]	@ (8009bb0 <xTaskResumeAll+0x134>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b6a:	4b10      	ldr	r3, [pc, #64]	@ (8009bac <xTaskResumeAll+0x130>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d009      	beq.n	8009b86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b72:	2301      	movs	r3, #1
 8009b74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b76:	4b0f      	ldr	r3, [pc, #60]	@ (8009bb4 <xTaskResumeAll+0x138>)
 8009b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b86:	f001 faf9 	bl	800b17c <vPortExitCritical>

	return xAlreadyYielded;
 8009b8a:	68bb      	ldr	r3, [r7, #8]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}
 8009b94:	20001ff4 	.word	0x20001ff4
 8009b98:	20001fcc 	.word	0x20001fcc
 8009b9c:	20001f8c 	.word	0x20001f8c
 8009ba0:	20001fd4 	.word	0x20001fd4
 8009ba4:	20001afc 	.word	0x20001afc
 8009ba8:	20001af8 	.word	0x20001af8
 8009bac:	20001fe0 	.word	0x20001fe0
 8009bb0:	20001fdc 	.word	0x20001fdc
 8009bb4:	e000ed04 	.word	0xe000ed04

08009bb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009bbe:	4b05      	ldr	r3, [pc, #20]	@ (8009bd4 <xTaskGetTickCount+0x1c>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009bc4:	687b      	ldr	r3, [r7, #4]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	370c      	adds	r7, #12
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	20001fd0 	.word	0x20001fd0

08009bd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009bde:	2300      	movs	r3, #0
 8009be0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009be2:	4b4f      	ldr	r3, [pc, #316]	@ (8009d20 <xTaskIncrementTick+0x148>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	f040 8090 	bne.w	8009d0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009bec:	4b4d      	ldr	r3, [pc, #308]	@ (8009d24 <xTaskIncrementTick+0x14c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bf4:	4a4b      	ldr	r2, [pc, #300]	@ (8009d24 <xTaskIncrementTick+0x14c>)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d121      	bne.n	8009c44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009c00:	4b49      	ldr	r3, [pc, #292]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00b      	beq.n	8009c22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c0e:	f383 8811 	msr	BASEPRI, r3
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	603b      	str	r3, [r7, #0]
}
 8009c1c:	bf00      	nop
 8009c1e:	bf00      	nop
 8009c20:	e7fd      	b.n	8009c1e <xTaskIncrementTick+0x46>
 8009c22:	4b41      	ldr	r3, [pc, #260]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	4b40      	ldr	r3, [pc, #256]	@ (8009d2c <xTaskIncrementTick+0x154>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c2e:	6013      	str	r3, [r2, #0]
 8009c30:	4a3e      	ldr	r2, [pc, #248]	@ (8009d2c <xTaskIncrementTick+0x154>)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6013      	str	r3, [r2, #0]
 8009c36:	4b3e      	ldr	r3, [pc, #248]	@ (8009d30 <xTaskIncrementTick+0x158>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	4a3c      	ldr	r2, [pc, #240]	@ (8009d30 <xTaskIncrementTick+0x158>)
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	f000 fb94 	bl	800a36c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009c44:	4b3b      	ldr	r3, [pc, #236]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d349      	bcc.n	8009ce2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c4e:	4b36      	ldr	r3, [pc, #216]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d104      	bne.n	8009c62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c58:	4b36      	ldr	r3, [pc, #216]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c5e:	601a      	str	r2, [r3, #0]
					break;
 8009c60:	e03f      	b.n	8009ce2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c62:	4b31      	ldr	r3, [pc, #196]	@ (8009d28 <xTaskIncrementTick+0x150>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d203      	bcs.n	8009c82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8009d34 <xTaskIncrementTick+0x15c>)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c80:	e02f      	b.n	8009ce2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fe fc82 	bl	8008590 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d004      	beq.n	8009c9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	3318      	adds	r3, #24
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fe fc79 	bl	8008590 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ca2:	4b25      	ldr	r3, [pc, #148]	@ (8009d38 <xTaskIncrementTick+0x160>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d903      	bls.n	8009cb2 <xTaskIncrementTick+0xda>
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cae:	4a22      	ldr	r2, [pc, #136]	@ (8009d38 <xTaskIncrementTick+0x160>)
 8009cb0:	6013      	str	r3, [r2, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	4413      	add	r3, r2
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8009d3c <xTaskIncrementTick+0x164>)
 8009cc0:	441a      	add	r2, r3
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	3304      	adds	r3, #4
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	4610      	mov	r0, r2
 8009cca:	f7fe fc04 	bl	80084d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d40 <xTaskIncrementTick+0x168>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d3b8      	bcc.n	8009c4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ce0:	e7b5      	b.n	8009c4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ce2:	4b17      	ldr	r3, [pc, #92]	@ (8009d40 <xTaskIncrementTick+0x168>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce8:	4914      	ldr	r1, [pc, #80]	@ (8009d3c <xTaskIncrementTick+0x164>)
 8009cea:	4613      	mov	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	440b      	add	r3, r1
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d901      	bls.n	8009cfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009cfe:	4b11      	ldr	r3, [pc, #68]	@ (8009d44 <xTaskIncrementTick+0x16c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d007      	beq.n	8009d16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009d06:	2301      	movs	r3, #1
 8009d08:	617b      	str	r3, [r7, #20]
 8009d0a:	e004      	b.n	8009d16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d48 <xTaskIncrementTick+0x170>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3301      	adds	r3, #1
 8009d12:	4a0d      	ldr	r2, [pc, #52]	@ (8009d48 <xTaskIncrementTick+0x170>)
 8009d14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009d16:	697b      	ldr	r3, [r7, #20]
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3718      	adds	r7, #24
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	20001ff4 	.word	0x20001ff4
 8009d24:	20001fd0 	.word	0x20001fd0
 8009d28:	20001f84 	.word	0x20001f84
 8009d2c:	20001f88 	.word	0x20001f88
 8009d30:	20001fe4 	.word	0x20001fe4
 8009d34:	20001fec 	.word	0x20001fec
 8009d38:	20001fd4 	.word	0x20001fd4
 8009d3c:	20001afc 	.word	0x20001afc
 8009d40:	20001af8 	.word	0x20001af8
 8009d44:	20001fe0 	.word	0x20001fe0
 8009d48:	20001fdc 	.word	0x20001fdc

08009d4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d52:	4b34      	ldr	r3, [pc, #208]	@ (8009e24 <vTaskSwitchContext+0xd8>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d5a:	4b33      	ldr	r3, [pc, #204]	@ (8009e28 <vTaskSwitchContext+0xdc>)
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d60:	e05b      	b.n	8009e1a <vTaskSwitchContext+0xce>
		xYieldPending = pdFALSE;
 8009d62:	4b31      	ldr	r3, [pc, #196]	@ (8009e28 <vTaskSwitchContext+0xdc>)
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009d68:	f7f6 fbb9 	bl	80004de <getRunTimeCounterValue>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8009e2c <vTaskSwitchContext+0xe0>)
 8009d70:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009d72:	4b2e      	ldr	r3, [pc, #184]	@ (8009e2c <vTaskSwitchContext+0xe0>)
 8009d74:	681a      	ldr	r2, [r3, #0]
 8009d76:	4b2e      	ldr	r3, [pc, #184]	@ (8009e30 <vTaskSwitchContext+0xe4>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d909      	bls.n	8009d92 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8009e34 <vTaskSwitchContext+0xe8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8009d84:	4a29      	ldr	r2, [pc, #164]	@ (8009e2c <vTaskSwitchContext+0xe0>)
 8009d86:	6810      	ldr	r0, [r2, #0]
 8009d88:	4a29      	ldr	r2, [pc, #164]	@ (8009e30 <vTaskSwitchContext+0xe4>)
 8009d8a:	6812      	ldr	r2, [r2, #0]
 8009d8c:	1a82      	subs	r2, r0, r2
 8009d8e:	440a      	add	r2, r1
 8009d90:	659a      	str	r2, [r3, #88]	@ 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009d92:	4b26      	ldr	r3, [pc, #152]	@ (8009e2c <vTaskSwitchContext+0xe0>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a26      	ldr	r2, [pc, #152]	@ (8009e30 <vTaskSwitchContext+0xe4>)
 8009d98:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d9a:	4b27      	ldr	r3, [pc, #156]	@ (8009e38 <vTaskSwitchContext+0xec>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	60fb      	str	r3, [r7, #12]
 8009da0:	e011      	b.n	8009dc6 <vTaskSwitchContext+0x7a>
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d10b      	bne.n	8009dc0 <vTaskSwitchContext+0x74>
	__asm volatile
 8009da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dac:	f383 8811 	msr	BASEPRI, r3
 8009db0:	f3bf 8f6f 	isb	sy
 8009db4:	f3bf 8f4f 	dsb	sy
 8009db8:	607b      	str	r3, [r7, #4]
}
 8009dba:	bf00      	nop
 8009dbc:	bf00      	nop
 8009dbe:	e7fd      	b.n	8009dbc <vTaskSwitchContext+0x70>
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	3b01      	subs	r3, #1
 8009dc4:	60fb      	str	r3, [r7, #12]
 8009dc6:	491d      	ldr	r1, [pc, #116]	@ (8009e3c <vTaskSwitchContext+0xf0>)
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	4413      	add	r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	440b      	add	r3, r1
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d0e3      	beq.n	8009da2 <vTaskSwitchContext+0x56>
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	4613      	mov	r3, r2
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	4413      	add	r3, r2
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	4a15      	ldr	r2, [pc, #84]	@ (8009e3c <vTaskSwitchContext+0xf0>)
 8009de6:	4413      	add	r3, r2
 8009de8:	60bb      	str	r3, [r7, #8]
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	685a      	ldr	r2, [r3, #4]
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	605a      	str	r2, [r3, #4]
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	685a      	ldr	r2, [r3, #4]
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	3308      	adds	r3, #8
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d104      	bne.n	8009e0a <vTaskSwitchContext+0xbe>
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	605a      	str	r2, [r3, #4]
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	4a08      	ldr	r2, [pc, #32]	@ (8009e34 <vTaskSwitchContext+0xe8>)
 8009e12:	6013      	str	r3, [r2, #0]
 8009e14:	4a08      	ldr	r2, [pc, #32]	@ (8009e38 <vTaskSwitchContext+0xec>)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	6013      	str	r3, [r2, #0]
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	20001ff4 	.word	0x20001ff4
 8009e28:	20001fe0 	.word	0x20001fe0
 8009e2c:	20001ffc 	.word	0x20001ffc
 8009e30:	20001ff8 	.word	0x20001ff8
 8009e34:	20001af8 	.word	0x20001af8
 8009e38:	20001fd4 	.word	0x20001fd4
 8009e3c:	20001afc 	.word	0x20001afc

08009e40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10b      	bne.n	8009e68 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	60fb      	str	r3, [r7, #12]
}
 8009e62:	bf00      	nop
 8009e64:	bf00      	nop
 8009e66:	e7fd      	b.n	8009e64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e68:	4b07      	ldr	r3, [pc, #28]	@ (8009e88 <vTaskPlaceOnEventList+0x48>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	3318      	adds	r3, #24
 8009e6e:	4619      	mov	r1, r3
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7fe fb54 	bl	800851e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e76:	2101      	movs	r1, #1
 8009e78:	6838      	ldr	r0, [r7, #0]
 8009e7a:	f000 fc4d 	bl	800a718 <prvAddCurrentTaskToDelayedList>
}
 8009e7e:	bf00      	nop
 8009e80:	3710      	adds	r7, #16
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	20001af8 	.word	0x20001af8

08009e8c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b086      	sub	sp, #24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d10b      	bne.n	8009eb6 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8009e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	617b      	str	r3, [r7, #20]
}
 8009eb0:	bf00      	nop
 8009eb2:	bf00      	nop
 8009eb4:	e7fd      	b.n	8009eb2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009eb6:	4b12      	ldr	r3, [pc, #72]	@ (8009f00 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10b      	bne.n	8009ed6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	613b      	str	r3, [r7, #16]
}
 8009ed0:	bf00      	nop
 8009ed2:	bf00      	nop
 8009ed4:	e7fd      	b.n	8009ed2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8009f04 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68ba      	ldr	r2, [r7, #8]
 8009edc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009ee0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ee2:	4b08      	ldr	r3, [pc, #32]	@ (8009f04 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3318      	adds	r3, #24
 8009ee8:	4619      	mov	r1, r3
 8009eea:	68f8      	ldr	r0, [r7, #12]
 8009eec:	f7fe faf3 	bl	80084d6 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ef0:	2101      	movs	r1, #1
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fc10 	bl	800a718 <prvAddCurrentTaskToDelayedList>
}
 8009ef8:	bf00      	nop
 8009efa:	3718      	adds	r7, #24
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	20001ff4 	.word	0x20001ff4
 8009f04:	20001af8 	.word	0x20001af8

08009f08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d10b      	bne.n	8009f32 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1e:	f383 8811 	msr	BASEPRI, r3
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	f3bf 8f4f 	dsb	sy
 8009f2a:	617b      	str	r3, [r7, #20]
}
 8009f2c:	bf00      	nop
 8009f2e:	bf00      	nop
 8009f30:	e7fd      	b.n	8009f2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009f32:	4b0a      	ldr	r3, [pc, #40]	@ (8009f5c <vTaskPlaceOnEventListRestricted+0x54>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	3318      	adds	r3, #24
 8009f38:	4619      	mov	r1, r3
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f7fe facb 	bl	80084d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d002      	beq.n	8009f4c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009f46:	f04f 33ff 	mov.w	r3, #4294967295
 8009f4a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009f4c:	6879      	ldr	r1, [r7, #4]
 8009f4e:	68b8      	ldr	r0, [r7, #8]
 8009f50:	f000 fbe2 	bl	800a718 <prvAddCurrentTaskToDelayedList>
	}
 8009f54:	bf00      	nop
 8009f56:	3718      	adds	r7, #24
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20001af8 	.word	0x20001af8

08009f60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d10b      	bne.n	8009f8e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f7a:	f383 8811 	msr	BASEPRI, r3
 8009f7e:	f3bf 8f6f 	isb	sy
 8009f82:	f3bf 8f4f 	dsb	sy
 8009f86:	60fb      	str	r3, [r7, #12]
}
 8009f88:	bf00      	nop
 8009f8a:	bf00      	nop
 8009f8c:	e7fd      	b.n	8009f8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	3318      	adds	r3, #24
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7fe fafc 	bl	8008590 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f98:	4b1d      	ldr	r3, [pc, #116]	@ (800a010 <xTaskRemoveFromEventList+0xb0>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d11d      	bne.n	8009fdc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	3304      	adds	r3, #4
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7fe faf3 	bl	8008590 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fae:	4b19      	ldr	r3, [pc, #100]	@ (800a014 <xTaskRemoveFromEventList+0xb4>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d903      	bls.n	8009fbe <xTaskRemoveFromEventList+0x5e>
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fba:	4a16      	ldr	r2, [pc, #88]	@ (800a014 <xTaskRemoveFromEventList+0xb4>)
 8009fbc:	6013      	str	r3, [r2, #0]
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc2:	4613      	mov	r3, r2
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	4413      	add	r3, r2
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	4a13      	ldr	r2, [pc, #76]	@ (800a018 <xTaskRemoveFromEventList+0xb8>)
 8009fcc:	441a      	add	r2, r3
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	3304      	adds	r3, #4
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	f7fe fa7e 	bl	80084d6 <vListInsertEnd>
 8009fda:	e005      	b.n	8009fe8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	3318      	adds	r3, #24
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	480e      	ldr	r0, [pc, #56]	@ (800a01c <xTaskRemoveFromEventList+0xbc>)
 8009fe4:	f7fe fa77 	bl	80084d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009fe8:	693b      	ldr	r3, [r7, #16]
 8009fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fec:	4b0c      	ldr	r3, [pc, #48]	@ (800a020 <xTaskRemoveFromEventList+0xc0>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d905      	bls.n	800a002 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ffa:	4b0a      	ldr	r3, [pc, #40]	@ (800a024 <xTaskRemoveFromEventList+0xc4>)
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	601a      	str	r2, [r3, #0]
 800a000:	e001      	b.n	800a006 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a002:	2300      	movs	r3, #0
 800a004:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a006:	697b      	ldr	r3, [r7, #20]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3718      	adds	r7, #24
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	20001ff4 	.word	0x20001ff4
 800a014:	20001fd4 	.word	0x20001fd4
 800a018:	20001afc 	.word	0x20001afc
 800a01c:	20001f8c 	.word	0x20001f8c
 800a020:	20001af8 	.word	0x20001af8
 800a024:	20001fe0 	.word	0x20001fe0

0800a028 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b086      	sub	sp, #24
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800a032:	4b2a      	ldr	r3, [pc, #168]	@ (800a0dc <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d10b      	bne.n	800a052 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800a03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03e:	f383 8811 	msr	BASEPRI, r3
 800a042:	f3bf 8f6f 	isb	sy
 800a046:	f3bf 8f4f 	dsb	sy
 800a04a:	613b      	str	r3, [r7, #16]
}
 800a04c:	bf00      	nop
 800a04e:	bf00      	nop
 800a050:	e7fd      	b.n	800a04e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d10b      	bne.n	800a080 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800a068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06c:	f383 8811 	msr	BASEPRI, r3
 800a070:	f3bf 8f6f 	isb	sy
 800a074:	f3bf 8f4f 	dsb	sy
 800a078:	60fb      	str	r3, [r7, #12]
}
 800a07a:	bf00      	nop
 800a07c:	bf00      	nop
 800a07e:	e7fd      	b.n	800a07c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f7fe fa85 	bl	8008590 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	3304      	adds	r3, #4
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7fe fa80 	bl	8008590 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a094:	4b12      	ldr	r3, [pc, #72]	@ (800a0e0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d903      	bls.n	800a0a4 <vTaskRemoveFromUnorderedEventList+0x7c>
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a0:	4a0f      	ldr	r2, [pc, #60]	@ (800a0e0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800a0a2:	6013      	str	r3, [r2, #0]
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0a8:	4613      	mov	r3, r2
 800a0aa:	009b      	lsls	r3, r3, #2
 800a0ac:	4413      	add	r3, r2
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	4a0c      	ldr	r2, [pc, #48]	@ (800a0e4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800a0b2:	441a      	add	r2, r3
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	3304      	adds	r3, #4
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	4610      	mov	r0, r2
 800a0bc:	f7fe fa0b 	bl	80084d6 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c4:	4b08      	ldr	r3, [pc, #32]	@ (800a0e8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d902      	bls.n	800a0d4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800a0ce:	4b07      	ldr	r3, [pc, #28]	@ (800a0ec <vTaskRemoveFromUnorderedEventList+0xc4>)
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	601a      	str	r2, [r3, #0]
	}
}
 800a0d4:	bf00      	nop
 800a0d6:	3718      	adds	r7, #24
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20001ff4 	.word	0x20001ff4
 800a0e0:	20001fd4 	.word	0x20001fd4
 800a0e4:	20001afc 	.word	0x20001afc
 800a0e8:	20001af8 	.word	0x20001af8
 800a0ec:	20001fe0 	.word	0x20001fe0

0800a0f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a0f8:	4b06      	ldr	r3, [pc, #24]	@ (800a114 <vTaskInternalSetTimeOutState+0x24>)
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a100:	4b05      	ldr	r3, [pc, #20]	@ (800a118 <vTaskInternalSetTimeOutState+0x28>)
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	605a      	str	r2, [r3, #4]
}
 800a108:	bf00      	nop
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr
 800a114:	20001fe4 	.word	0x20001fe4
 800a118:	20001fd0 	.word	0x20001fd0

0800a11c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b088      	sub	sp, #32
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d10b      	bne.n	800a144 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a130:	f383 8811 	msr	BASEPRI, r3
 800a134:	f3bf 8f6f 	isb	sy
 800a138:	f3bf 8f4f 	dsb	sy
 800a13c:	613b      	str	r3, [r7, #16]
}
 800a13e:	bf00      	nop
 800a140:	bf00      	nop
 800a142:	e7fd      	b.n	800a140 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d10b      	bne.n	800a162 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a14a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a14e:	f383 8811 	msr	BASEPRI, r3
 800a152:	f3bf 8f6f 	isb	sy
 800a156:	f3bf 8f4f 	dsb	sy
 800a15a:	60fb      	str	r3, [r7, #12]
}
 800a15c:	bf00      	nop
 800a15e:	bf00      	nop
 800a160:	e7fd      	b.n	800a15e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a162:	f000 ffd9 	bl	800b118 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a166:	4b1d      	ldr	r3, [pc, #116]	@ (800a1dc <xTaskCheckForTimeOut+0xc0>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	69ba      	ldr	r2, [r7, #24]
 800a172:	1ad3      	subs	r3, r2, r3
 800a174:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a17e:	d102      	bne.n	800a186 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a180:	2300      	movs	r3, #0
 800a182:	61fb      	str	r3, [r7, #28]
 800a184:	e023      	b.n	800a1ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	4b15      	ldr	r3, [pc, #84]	@ (800a1e0 <xTaskCheckForTimeOut+0xc4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d007      	beq.n	800a1a2 <xTaskCheckForTimeOut+0x86>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	69ba      	ldr	r2, [r7, #24]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d302      	bcc.n	800a1a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a19c:	2301      	movs	r3, #1
 800a19e:	61fb      	str	r3, [r7, #28]
 800a1a0:	e015      	b.n	800a1ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	697a      	ldr	r2, [r7, #20]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d20b      	bcs.n	800a1c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	681a      	ldr	r2, [r3, #0]
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	1ad2      	subs	r2, r2, r3
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f7ff ff99 	bl	800a0f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	61fb      	str	r3, [r7, #28]
 800a1c2:	e004      	b.n	800a1ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a1ce:	f000 ffd5 	bl	800b17c <vPortExitCritical>

	return xReturn;
 800a1d2:	69fb      	ldr	r3, [r7, #28]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3720      	adds	r7, #32
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	20001fd0 	.word	0x20001fd0
 800a1e0:	20001fe4 	.word	0x20001fe4

0800a1e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a1e8:	4b03      	ldr	r3, [pc, #12]	@ (800a1f8 <vTaskMissedYield+0x14>)
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	601a      	str	r2, [r3, #0]
}
 800a1ee:	bf00      	nop
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr
 800a1f8:	20001fe0 	.word	0x20001fe0

0800a1fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a204:	f000 f854 	bl	800a2b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a208:	4b07      	ldr	r3, [pc, #28]	@ (800a228 <prvIdleTask+0x2c>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d907      	bls.n	800a220 <prvIdleTask+0x24>
			{
				taskYIELD();
 800a210:	4b06      	ldr	r3, [pc, #24]	@ (800a22c <prvIdleTask+0x30>)
 800a212:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a216:	601a      	str	r2, [r3, #0]
 800a218:	f3bf 8f4f 	dsb	sy
 800a21c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800a220:	f7f6 f965 	bl	80004ee <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800a224:	e7ee      	b.n	800a204 <prvIdleTask+0x8>
 800a226:	bf00      	nop
 800a228:	20001afc 	.word	0x20001afc
 800a22c:	e000ed04 	.word	0xe000ed04

0800a230 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b082      	sub	sp, #8
 800a234:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a236:	2300      	movs	r3, #0
 800a238:	607b      	str	r3, [r7, #4]
 800a23a:	e00c      	b.n	800a256 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	4613      	mov	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	4413      	add	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4a12      	ldr	r2, [pc, #72]	@ (800a290 <prvInitialiseTaskLists+0x60>)
 800a248:	4413      	add	r3, r2
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7fe f916 	bl	800847c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	3301      	adds	r3, #1
 800a254:	607b      	str	r3, [r7, #4]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b37      	cmp	r3, #55	@ 0x37
 800a25a:	d9ef      	bls.n	800a23c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a25c:	480d      	ldr	r0, [pc, #52]	@ (800a294 <prvInitialiseTaskLists+0x64>)
 800a25e:	f7fe f90d 	bl	800847c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a262:	480d      	ldr	r0, [pc, #52]	@ (800a298 <prvInitialiseTaskLists+0x68>)
 800a264:	f7fe f90a 	bl	800847c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a268:	480c      	ldr	r0, [pc, #48]	@ (800a29c <prvInitialiseTaskLists+0x6c>)
 800a26a:	f7fe f907 	bl	800847c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a26e:	480c      	ldr	r0, [pc, #48]	@ (800a2a0 <prvInitialiseTaskLists+0x70>)
 800a270:	f7fe f904 	bl	800847c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a274:	480b      	ldr	r0, [pc, #44]	@ (800a2a4 <prvInitialiseTaskLists+0x74>)
 800a276:	f7fe f901 	bl	800847c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a27a:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a8 <prvInitialiseTaskLists+0x78>)
 800a27c:	4a05      	ldr	r2, [pc, #20]	@ (800a294 <prvInitialiseTaskLists+0x64>)
 800a27e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a280:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ac <prvInitialiseTaskLists+0x7c>)
 800a282:	4a05      	ldr	r2, [pc, #20]	@ (800a298 <prvInitialiseTaskLists+0x68>)
 800a284:	601a      	str	r2, [r3, #0]
}
 800a286:	bf00      	nop
 800a288:	3708      	adds	r7, #8
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	20001afc 	.word	0x20001afc
 800a294:	20001f5c 	.word	0x20001f5c
 800a298:	20001f70 	.word	0x20001f70
 800a29c:	20001f8c 	.word	0x20001f8c
 800a2a0:	20001fa0 	.word	0x20001fa0
 800a2a4:	20001fb8 	.word	0x20001fb8
 800a2a8:	20001f84 	.word	0x20001f84
 800a2ac:	20001f88 	.word	0x20001f88

0800a2b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2b6:	e019      	b.n	800a2ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a2b8:	f000 ff2e 	bl	800b118 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2bc:	4b10      	ldr	r3, [pc, #64]	@ (800a300 <prvCheckTasksWaitingTermination+0x50>)
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	3304      	adds	r3, #4
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7fe f961 	bl	8008590 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a2ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a304 <prvCheckTasksWaitingTermination+0x54>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	4a0b      	ldr	r2, [pc, #44]	@ (800a304 <prvCheckTasksWaitingTermination+0x54>)
 800a2d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a2d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a308 <prvCheckTasksWaitingTermination+0x58>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	4a0a      	ldr	r2, [pc, #40]	@ (800a308 <prvCheckTasksWaitingTermination+0x58>)
 800a2e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a2e2:	f000 ff4b 	bl	800b17c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 f810 	bl	800a30c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2ec:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <prvCheckTasksWaitingTermination+0x58>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1e1      	bne.n	800a2b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a2f4:	bf00      	nop
 800a2f6:	bf00      	nop
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	20001fa0 	.word	0x20001fa0
 800a304:	20001fcc 	.word	0x20001fcc
 800a308:	20001fb4 	.word	0x20001fb4

0800a30c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d108      	bne.n	800a330 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a322:	4618      	mov	r0, r3
 800a324:	f001 f8e8 	bl	800b4f8 <vPortFree>
				vPortFree( pxTCB );
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f001 f8e5 	bl	800b4f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a32e:	e019      	b.n	800a364 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800a336:	2b01      	cmp	r3, #1
 800a338:	d103      	bne.n	800a342 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f001 f8dc 	bl	800b4f8 <vPortFree>
	}
 800a340:	e010      	b.n	800a364 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800a348:	2b02      	cmp	r3, #2
 800a34a:	d00b      	beq.n	800a364 <prvDeleteTCB+0x58>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	60fb      	str	r3, [r7, #12]
}
 800a35e:	bf00      	nop
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <prvDeleteTCB+0x54>
	}
 800a364:	bf00      	nop
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a372:	4b0c      	ldr	r3, [pc, #48]	@ (800a3a4 <prvResetNextTaskUnblockTime+0x38>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d104      	bne.n	800a386 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a37c:	4b0a      	ldr	r3, [pc, #40]	@ (800a3a8 <prvResetNextTaskUnblockTime+0x3c>)
 800a37e:	f04f 32ff 	mov.w	r2, #4294967295
 800a382:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a384:	e008      	b.n	800a398 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a386:	4b07      	ldr	r3, [pc, #28]	@ (800a3a4 <prvResetNextTaskUnblockTime+0x38>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	4a04      	ldr	r2, [pc, #16]	@ (800a3a8 <prvResetNextTaskUnblockTime+0x3c>)
 800a396:	6013      	str	r3, [r2, #0]
}
 800a398:	bf00      	nop
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr
 800a3a4:	20001f84 	.word	0x20001f84
 800a3a8:	20001fec 	.word	0x20001fec

0800a3ac <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a3b2:	4b05      	ldr	r3, [pc, #20]	@ (800a3c8 <xTaskGetCurrentTaskHandle+0x1c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a3b8:	687b      	ldr	r3, [r7, #4]
	}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	370c      	adds	r7, #12
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr
 800a3c6:	bf00      	nop
 800a3c8:	20001af8 	.word	0x20001af8

0800a3cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a3d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a400 <xTaskGetSchedulerState+0x34>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d102      	bne.n	800a3e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	607b      	str	r3, [r7, #4]
 800a3de:	e008      	b.n	800a3f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3e0:	4b08      	ldr	r3, [pc, #32]	@ (800a404 <xTaskGetSchedulerState+0x38>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d102      	bne.n	800a3ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a3e8:	2302      	movs	r3, #2
 800a3ea:	607b      	str	r3, [r7, #4]
 800a3ec:	e001      	b.n	800a3f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a3f2:	687b      	ldr	r3, [r7, #4]
	}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	20001fd8 	.word	0x20001fd8
 800a404:	20001ff4 	.word	0x20001ff4

0800a408 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a414:	2300      	movs	r3, #0
 800a416:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d051      	beq.n	800a4c2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a422:	4b2a      	ldr	r3, [pc, #168]	@ (800a4cc <xTaskPriorityInherit+0xc4>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a428:	429a      	cmp	r2, r3
 800a42a:	d241      	bcs.n	800a4b0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	699b      	ldr	r3, [r3, #24]
 800a430:	2b00      	cmp	r3, #0
 800a432:	db06      	blt.n	800a442 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a434:	4b25      	ldr	r3, [pc, #148]	@ (800a4cc <xTaskPriorityInherit+0xc4>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	6959      	ldr	r1, [r3, #20]
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a44a:	4613      	mov	r3, r2
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	4a1f      	ldr	r2, [pc, #124]	@ (800a4d0 <xTaskPriorityInherit+0xc8>)
 800a454:	4413      	add	r3, r2
 800a456:	4299      	cmp	r1, r3
 800a458:	d122      	bne.n	800a4a0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	3304      	adds	r3, #4
 800a45e:	4618      	mov	r0, r3
 800a460:	f7fe f896 	bl	8008590 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a464:	4b19      	ldr	r3, [pc, #100]	@ (800a4cc <xTaskPriorityInherit+0xc4>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a472:	4b18      	ldr	r3, [pc, #96]	@ (800a4d4 <xTaskPriorityInherit+0xcc>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	429a      	cmp	r2, r3
 800a478:	d903      	bls.n	800a482 <xTaskPriorityInherit+0x7a>
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a47e:	4a15      	ldr	r2, [pc, #84]	@ (800a4d4 <xTaskPriorityInherit+0xcc>)
 800a480:	6013      	str	r3, [r2, #0]
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a486:	4613      	mov	r3, r2
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	4413      	add	r3, r2
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	4a10      	ldr	r2, [pc, #64]	@ (800a4d0 <xTaskPriorityInherit+0xc8>)
 800a490:	441a      	add	r2, r3
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	3304      	adds	r3, #4
 800a496:	4619      	mov	r1, r3
 800a498:	4610      	mov	r0, r2
 800a49a:	f7fe f81c 	bl	80084d6 <vListInsertEnd>
 800a49e:	e004      	b.n	800a4aa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a4cc <xTaskPriorityInherit+0xc4>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	60fb      	str	r3, [r7, #12]
 800a4ae:	e008      	b.n	800a4c2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4b4:	4b05      	ldr	r3, [pc, #20]	@ (800a4cc <xTaskPriorityInherit+0xc4>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d201      	bcs.n	800a4c2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
	}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3710      	adds	r7, #16
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	20001af8 	.word	0x20001af8
 800a4d0:	20001afc 	.word	0x20001afc
 800a4d4:	20001fd4 	.word	0x20001fd4

0800a4d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d058      	beq.n	800a5a0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a4ee:	4b2f      	ldr	r3, [pc, #188]	@ (800a5ac <xTaskPriorityDisinherit+0xd4>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d00b      	beq.n	800a510 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fc:	f383 8811 	msr	BASEPRI, r3
 800a500:	f3bf 8f6f 	isb	sy
 800a504:	f3bf 8f4f 	dsb	sy
 800a508:	60fb      	str	r3, [r7, #12]
}
 800a50a:	bf00      	nop
 800a50c:	bf00      	nop
 800a50e:	e7fd      	b.n	800a50c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10b      	bne.n	800a530 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51c:	f383 8811 	msr	BASEPRI, r3
 800a520:	f3bf 8f6f 	isb	sy
 800a524:	f3bf 8f4f 	dsb	sy
 800a528:	60bb      	str	r3, [r7, #8]
}
 800a52a:	bf00      	nop
 800a52c:	bf00      	nop
 800a52e:	e7fd      	b.n	800a52c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a534:	1e5a      	subs	r2, r3, #1
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a542:	429a      	cmp	r2, r3
 800a544:	d02c      	beq.n	800a5a0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d128      	bne.n	800a5a0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	3304      	adds	r3, #4
 800a552:	4618      	mov	r0, r3
 800a554:	f7fe f81c 	bl	8008590 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a564:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a570:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b0 <xTaskPriorityDisinherit+0xd8>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	429a      	cmp	r2, r3
 800a576:	d903      	bls.n	800a580 <xTaskPriorityDisinherit+0xa8>
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a57c:	4a0c      	ldr	r2, [pc, #48]	@ (800a5b0 <xTaskPriorityDisinherit+0xd8>)
 800a57e:	6013      	str	r3, [r2, #0]
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a584:	4613      	mov	r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	4413      	add	r3, r2
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4a09      	ldr	r2, [pc, #36]	@ (800a5b4 <xTaskPriorityDisinherit+0xdc>)
 800a58e:	441a      	add	r2, r3
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	3304      	adds	r3, #4
 800a594:	4619      	mov	r1, r3
 800a596:	4610      	mov	r0, r2
 800a598:	f7fd ff9d 	bl	80084d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a59c:	2301      	movs	r3, #1
 800a59e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5a0:	697b      	ldr	r3, [r7, #20]
	}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3718      	adds	r7, #24
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20001af8 	.word	0x20001af8
 800a5b0:	20001fd4 	.word	0x20001fd4
 800a5b4:	20001afc 	.word	0x20001afc

0800a5b8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b088      	sub	sp, #32
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d06c      	beq.n	800a6aa <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a5d0:	69bb      	ldr	r3, [r7, #24]
 800a5d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d10b      	bne.n	800a5f0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a5d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5dc:	f383 8811 	msr	BASEPRI, r3
 800a5e0:	f3bf 8f6f 	isb	sy
 800a5e4:	f3bf 8f4f 	dsb	sy
 800a5e8:	60fb      	str	r3, [r7, #12]
}
 800a5ea:	bf00      	nop
 800a5ec:	bf00      	nop
 800a5ee:	e7fd      	b.n	800a5ec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d902      	bls.n	800a600 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	61fb      	str	r3, [r7, #28]
 800a5fe:	e002      	b.n	800a606 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a604:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a60a:	69fa      	ldr	r2, [r7, #28]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d04c      	beq.n	800a6aa <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a614:	697a      	ldr	r2, [r7, #20]
 800a616:	429a      	cmp	r2, r3
 800a618:	d147      	bne.n	800a6aa <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a61a:	4b26      	ldr	r3, [pc, #152]	@ (800a6b4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	69ba      	ldr	r2, [r7, #24]
 800a620:	429a      	cmp	r2, r3
 800a622:	d10b      	bne.n	800a63c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a628:	f383 8811 	msr	BASEPRI, r3
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	60bb      	str	r3, [r7, #8]
}
 800a636:	bf00      	nop
 800a638:	bf00      	nop
 800a63a:	e7fd      	b.n	800a638 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a640:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a642:	69bb      	ldr	r3, [r7, #24]
 800a644:	69fa      	ldr	r2, [r7, #28]
 800a646:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	db04      	blt.n	800a65a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	6959      	ldr	r1, [r3, #20]
 800a65e:	693a      	ldr	r2, [r7, #16]
 800a660:	4613      	mov	r3, r2
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	4413      	add	r3, r2
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4a13      	ldr	r2, [pc, #76]	@ (800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a66a:	4413      	add	r3, r2
 800a66c:	4299      	cmp	r1, r3
 800a66e:	d11c      	bne.n	800a6aa <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a670:	69bb      	ldr	r3, [r7, #24]
 800a672:	3304      	adds	r3, #4
 800a674:	4618      	mov	r0, r3
 800a676:	f7fd ff8b 	bl	8008590 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a67a:	69bb      	ldr	r3, [r7, #24]
 800a67c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a67e:	4b0f      	ldr	r3, [pc, #60]	@ (800a6bc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	429a      	cmp	r2, r3
 800a684:	d903      	bls.n	800a68e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68a:	4a0c      	ldr	r2, [pc, #48]	@ (800a6bc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a68c:	6013      	str	r3, [r2, #0]
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a692:	4613      	mov	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	4a07      	ldr	r2, [pc, #28]	@ (800a6b8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a69c:	441a      	add	r2, r3
 800a69e:	69bb      	ldr	r3, [r7, #24]
 800a6a0:	3304      	adds	r3, #4
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	4610      	mov	r0, r2
 800a6a6:	f7fd ff16 	bl	80084d6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6aa:	bf00      	nop
 800a6ac:	3720      	adds	r7, #32
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20001af8 	.word	0x20001af8
 800a6b8:	20001afc 	.word	0x20001afc
 800a6bc:	20001fd4 	.word	0x20001fd4

0800a6c0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a6c6:	4b09      	ldr	r3, [pc, #36]	@ (800a6ec <uxTaskResetEventItemValue+0x2c>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	699b      	ldr	r3, [r3, #24]
 800a6cc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6ce:	4b07      	ldr	r3, [pc, #28]	@ (800a6ec <uxTaskResetEventItemValue+0x2c>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6d4:	4b05      	ldr	r3, [pc, #20]	@ (800a6ec <uxTaskResetEventItemValue+0x2c>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800a6dc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a6de:	687b      	ldr	r3, [r7, #4]
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr
 800a6ec:	20001af8 	.word	0x20001af8

0800a6f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a6f0:	b480      	push	{r7}
 800a6f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a6f4:	4b07      	ldr	r3, [pc, #28]	@ (800a714 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d004      	beq.n	800a706 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a6fc:	4b05      	ldr	r3, [pc, #20]	@ (800a714 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a702:	3201      	adds	r2, #1
 800a704:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 800a706:	4b03      	ldr	r3, [pc, #12]	@ (800a714 <pvTaskIncrementMutexHeldCount+0x24>)
 800a708:	681b      	ldr	r3, [r3, #0]
	}
 800a70a:	4618      	mov	r0, r3
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr
 800a714:	20001af8 	.word	0x20001af8

0800a718 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a722:	4b21      	ldr	r3, [pc, #132]	@ (800a7a8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a728:	4b20      	ldr	r3, [pc, #128]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	3304      	adds	r3, #4
 800a72e:	4618      	mov	r0, r3
 800a730:	f7fd ff2e 	bl	8008590 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a73a:	d10a      	bne.n	800a752 <prvAddCurrentTaskToDelayedList+0x3a>
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d007      	beq.n	800a752 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a742:	4b1a      	ldr	r3, [pc, #104]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	3304      	adds	r3, #4
 800a748:	4619      	mov	r1, r3
 800a74a:	4819      	ldr	r0, [pc, #100]	@ (800a7b0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a74c:	f7fd fec3 	bl	80084d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a750:	e026      	b.n	800a7a0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4413      	add	r3, r2
 800a758:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a75a:	4b14      	ldr	r3, [pc, #80]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	68ba      	ldr	r2, [r7, #8]
 800a760:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a762:	68ba      	ldr	r2, [r7, #8]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	429a      	cmp	r2, r3
 800a768:	d209      	bcs.n	800a77e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a76a:	4b12      	ldr	r3, [pc, #72]	@ (800a7b4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	4b0f      	ldr	r3, [pc, #60]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	3304      	adds	r3, #4
 800a774:	4619      	mov	r1, r3
 800a776:	4610      	mov	r0, r2
 800a778:	f7fd fed1 	bl	800851e <vListInsert>
}
 800a77c:	e010      	b.n	800a7a0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a77e:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	4b0a      	ldr	r3, [pc, #40]	@ (800a7ac <prvAddCurrentTaskToDelayedList+0x94>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	3304      	adds	r3, #4
 800a788:	4619      	mov	r1, r3
 800a78a:	4610      	mov	r0, r2
 800a78c:	f7fd fec7 	bl	800851e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a790:	4b0a      	ldr	r3, [pc, #40]	@ (800a7bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	68ba      	ldr	r2, [r7, #8]
 800a796:	429a      	cmp	r2, r3
 800a798:	d202      	bcs.n	800a7a0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a79a:	4a08      	ldr	r2, [pc, #32]	@ (800a7bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	6013      	str	r3, [r2, #0]
}
 800a7a0:	bf00      	nop
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	20001fd0 	.word	0x20001fd0
 800a7ac:	20001af8 	.word	0x20001af8
 800a7b0:	20001fb8 	.word	0x20001fb8
 800a7b4:	20001f88 	.word	0x20001f88
 800a7b8:	20001f84 	.word	0x20001f84
 800a7bc:	20001fec 	.word	0x20001fec

0800a7c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b08a      	sub	sp, #40	@ 0x28
 800a7c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a7ca:	f000 fb13 	bl	800adf4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a7ce:	4b1d      	ldr	r3, [pc, #116]	@ (800a844 <xTimerCreateTimerTask+0x84>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d021      	beq.n	800a81a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a7de:	1d3a      	adds	r2, r7, #4
 800a7e0:	f107 0108 	add.w	r1, r7, #8
 800a7e4:	f107 030c 	add.w	r3, r7, #12
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	f7fd fc37 	bl	800805c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a7ee:	6879      	ldr	r1, [r7, #4]
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	9202      	str	r2, [sp, #8]
 800a7f6:	9301      	str	r3, [sp, #4]
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	9300      	str	r3, [sp, #0]
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	460a      	mov	r2, r1
 800a800:	4911      	ldr	r1, [pc, #68]	@ (800a848 <xTimerCreateTimerTask+0x88>)
 800a802:	4812      	ldr	r0, [pc, #72]	@ (800a84c <xTimerCreateTimerTask+0x8c>)
 800a804:	f7fe fe04 	bl	8009410 <xTaskCreateStatic>
 800a808:	4603      	mov	r3, r0
 800a80a:	4a11      	ldr	r2, [pc, #68]	@ (800a850 <xTimerCreateTimerTask+0x90>)
 800a80c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a80e:	4b10      	ldr	r3, [pc, #64]	@ (800a850 <xTimerCreateTimerTask+0x90>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a816:	2301      	movs	r3, #1
 800a818:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d10b      	bne.n	800a838 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a824:	f383 8811 	msr	BASEPRI, r3
 800a828:	f3bf 8f6f 	isb	sy
 800a82c:	f3bf 8f4f 	dsb	sy
 800a830:	613b      	str	r3, [r7, #16]
}
 800a832:	bf00      	nop
 800a834:	bf00      	nop
 800a836:	e7fd      	b.n	800a834 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a838:	697b      	ldr	r3, [r7, #20]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3718      	adds	r7, #24
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}
 800a842:	bf00      	nop
 800a844:	20002030 	.word	0x20002030
 800a848:	0800ba3c 	.word	0x0800ba3c
 800a84c:	0800a98d 	.word	0x0800a98d
 800a850:	20002034 	.word	0x20002034

0800a854 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b08a      	sub	sp, #40	@ 0x28
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	607a      	str	r2, [r7, #4]
 800a860:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a862:	2300      	movs	r3, #0
 800a864:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d10b      	bne.n	800a884 <xTimerGenericCommand+0x30>
	__asm volatile
 800a86c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	623b      	str	r3, [r7, #32]
}
 800a87e:	bf00      	nop
 800a880:	bf00      	nop
 800a882:	e7fd      	b.n	800a880 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a884:	4b19      	ldr	r3, [pc, #100]	@ (800a8ec <xTimerGenericCommand+0x98>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d02a      	beq.n	800a8e2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	2b05      	cmp	r3, #5
 800a89c:	dc18      	bgt.n	800a8d0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a89e:	f7ff fd95 	bl	800a3cc <xTaskGetSchedulerState>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	d109      	bne.n	800a8bc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a8a8:	4b10      	ldr	r3, [pc, #64]	@ (800a8ec <xTimerGenericCommand+0x98>)
 800a8aa:	6818      	ldr	r0, [r3, #0]
 800a8ac:	f107 0110 	add.w	r1, r7, #16
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8b4:	f7fe f894 	bl	80089e0 <xQueueGenericSend>
 800a8b8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a8ba:	e012      	b.n	800a8e2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a8bc:	4b0b      	ldr	r3, [pc, #44]	@ (800a8ec <xTimerGenericCommand+0x98>)
 800a8be:	6818      	ldr	r0, [r3, #0]
 800a8c0:	f107 0110 	add.w	r1, r7, #16
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	f7fe f88a 	bl	80089e0 <xQueueGenericSend>
 800a8cc:	6278      	str	r0, [r7, #36]	@ 0x24
 800a8ce:	e008      	b.n	800a8e2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a8d0:	4b06      	ldr	r3, [pc, #24]	@ (800a8ec <xTimerGenericCommand+0x98>)
 800a8d2:	6818      	ldr	r0, [r3, #0]
 800a8d4:	f107 0110 	add.w	r1, r7, #16
 800a8d8:	2300      	movs	r3, #0
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	f7fe f982 	bl	8008be4 <xQueueGenericSendFromISR>
 800a8e0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3728      	adds	r7, #40	@ 0x28
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}
 800a8ec:	20002030 	.word	0x20002030

0800a8f0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b088      	sub	sp, #32
 800a8f4:	af02      	add	r7, sp, #8
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8fa:	4b23      	ldr	r3, [pc, #140]	@ (800a988 <prvProcessExpiredTimer+0x98>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68db      	ldr	r3, [r3, #12]
 800a900:	68db      	ldr	r3, [r3, #12]
 800a902:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	3304      	adds	r3, #4
 800a908:	4618      	mov	r0, r3
 800a90a:	f7fd fe41 	bl	8008590 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a914:	f003 0304 	and.w	r3, r3, #4
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d023      	beq.n	800a964 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	699a      	ldr	r2, [r3, #24]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	18d1      	adds	r1, r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	6978      	ldr	r0, [r7, #20]
 800a92a:	f000 f8d5 	bl	800aad8 <prvInsertTimerInActiveList>
 800a92e:	4603      	mov	r3, r0
 800a930:	2b00      	cmp	r3, #0
 800a932:	d020      	beq.n	800a976 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a934:	2300      	movs	r3, #0
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	2300      	movs	r3, #0
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	2100      	movs	r1, #0
 800a93e:	6978      	ldr	r0, [r7, #20]
 800a940:	f7ff ff88 	bl	800a854 <xTimerGenericCommand>
 800a944:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d114      	bne.n	800a976 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a950:	f383 8811 	msr	BASEPRI, r3
 800a954:	f3bf 8f6f 	isb	sy
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	60fb      	str	r3, [r7, #12]
}
 800a95e:	bf00      	nop
 800a960:	bf00      	nop
 800a962:	e7fd      	b.n	800a960 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a96a:	f023 0301 	bic.w	r3, r3, #1
 800a96e:	b2da      	uxtb	r2, r3
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	6a1b      	ldr	r3, [r3, #32]
 800a97a:	6978      	ldr	r0, [r7, #20]
 800a97c:	4798      	blx	r3
}
 800a97e:	bf00      	nop
 800a980:	3718      	adds	r7, #24
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	20002028 	.word	0x20002028

0800a98c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a994:	f107 0308 	add.w	r3, r7, #8
 800a998:	4618      	mov	r0, r3
 800a99a:	f000 f859 	bl	800aa50 <prvGetNextExpireTime>
 800a99e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f000 f805 	bl	800a9b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a9aa:	f000 f8d7 	bl	800ab5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a9ae:	bf00      	nop
 800a9b0:	e7f0      	b.n	800a994 <prvTimerTask+0x8>
	...

0800a9b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a9be:	f7ff f84f 	bl	8009a60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9c2:	f107 0308 	add.w	r3, r7, #8
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f000 f866 	bl	800aa98 <prvSampleTimeNow>
 800a9cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d130      	bne.n	800aa36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d10a      	bne.n	800a9f0 <prvProcessTimerOrBlockTask+0x3c>
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d806      	bhi.n	800a9f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a9e2:	f7ff f84b 	bl	8009a7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a9e6:	68f9      	ldr	r1, [r7, #12]
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f7ff ff81 	bl	800a8f0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a9ee:	e024      	b.n	800aa3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d008      	beq.n	800aa08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a9f6:	4b13      	ldr	r3, [pc, #76]	@ (800aa44 <prvProcessTimerOrBlockTask+0x90>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d101      	bne.n	800aa04 <prvProcessTimerOrBlockTask+0x50>
 800aa00:	2301      	movs	r3, #1
 800aa02:	e000      	b.n	800aa06 <prvProcessTimerOrBlockTask+0x52>
 800aa04:	2300      	movs	r3, #0
 800aa06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aa08:	4b0f      	ldr	r3, [pc, #60]	@ (800aa48 <prvProcessTimerOrBlockTask+0x94>)
 800aa0a:	6818      	ldr	r0, [r3, #0]
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	1ad3      	subs	r3, r2, r3
 800aa12:	683a      	ldr	r2, [r7, #0]
 800aa14:	4619      	mov	r1, r3
 800aa16:	f7fe fcc7 	bl	80093a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aa1a:	f7ff f82f 	bl	8009a7c <xTaskResumeAll>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d10a      	bne.n	800aa3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aa24:	4b09      	ldr	r3, [pc, #36]	@ (800aa4c <prvProcessTimerOrBlockTask+0x98>)
 800aa26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa2a:	601a      	str	r2, [r3, #0]
 800aa2c:	f3bf 8f4f 	dsb	sy
 800aa30:	f3bf 8f6f 	isb	sy
}
 800aa34:	e001      	b.n	800aa3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aa36:	f7ff f821 	bl	8009a7c <xTaskResumeAll>
}
 800aa3a:	bf00      	nop
 800aa3c:	3710      	adds	r7, #16
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	2000202c 	.word	0x2000202c
 800aa48:	20002030 	.word	0x20002030
 800aa4c:	e000ed04 	.word	0xe000ed04

0800aa50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aa50:	b480      	push	{r7}
 800aa52:	b085      	sub	sp, #20
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa58:	4b0e      	ldr	r3, [pc, #56]	@ (800aa94 <prvGetNextExpireTime+0x44>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d101      	bne.n	800aa66 <prvGetNextExpireTime+0x16>
 800aa62:	2201      	movs	r2, #1
 800aa64:	e000      	b.n	800aa68 <prvGetNextExpireTime+0x18>
 800aa66:	2200      	movs	r2, #0
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d105      	bne.n	800aa80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa74:	4b07      	ldr	r3, [pc, #28]	@ (800aa94 <prvGetNextExpireTime+0x44>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	60fb      	str	r3, [r7, #12]
 800aa7e:	e001      	b.n	800aa84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aa80:	2300      	movs	r3, #0
 800aa82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aa84:	68fb      	ldr	r3, [r7, #12]
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3714      	adds	r7, #20
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop
 800aa94:	20002028 	.word	0x20002028

0800aa98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aaa0:	f7ff f88a 	bl	8009bb8 <xTaskGetTickCount>
 800aaa4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aaa6:	4b0b      	ldr	r3, [pc, #44]	@ (800aad4 <prvSampleTimeNow+0x3c>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d205      	bcs.n	800aabc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aab0:	f000 f93a 	bl	800ad28 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2201      	movs	r2, #1
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	e002      	b.n	800aac2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aac2:	4a04      	ldr	r2, [pc, #16]	@ (800aad4 <prvSampleTimeNow+0x3c>)
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aac8:	68fb      	ldr	r3, [r7, #12]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}
 800aad2:	bf00      	nop
 800aad4:	20002038 	.word	0x20002038

0800aad8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	607a      	str	r2, [r7, #4]
 800aae4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aae6:	2300      	movs	r3, #0
 800aae8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	68ba      	ldr	r2, [r7, #8]
 800aaee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aaf6:	68ba      	ldr	r2, [r7, #8]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d812      	bhi.n	800ab24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	1ad2      	subs	r2, r2, r3
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	699b      	ldr	r3, [r3, #24]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d302      	bcc.n	800ab12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	617b      	str	r3, [r7, #20]
 800ab10:	e01b      	b.n	800ab4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ab12:	4b10      	ldr	r3, [pc, #64]	@ (800ab54 <prvInsertTimerInActiveList+0x7c>)
 800ab14:	681a      	ldr	r2, [r3, #0]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	3304      	adds	r3, #4
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	4610      	mov	r0, r2
 800ab1e:	f7fd fcfe 	bl	800851e <vListInsert>
 800ab22:	e012      	b.n	800ab4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d206      	bcs.n	800ab3a <prvInsertTimerInActiveList+0x62>
 800ab2c:	68ba      	ldr	r2, [r7, #8]
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d302      	bcc.n	800ab3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ab34:	2301      	movs	r3, #1
 800ab36:	617b      	str	r3, [r7, #20]
 800ab38:	e007      	b.n	800ab4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab3a:	4b07      	ldr	r3, [pc, #28]	@ (800ab58 <prvInsertTimerInActiveList+0x80>)
 800ab3c:	681a      	ldr	r2, [r3, #0]
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	3304      	adds	r3, #4
 800ab42:	4619      	mov	r1, r3
 800ab44:	4610      	mov	r0, r2
 800ab46:	f7fd fcea 	bl	800851e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ab4a:	697b      	ldr	r3, [r7, #20]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3718      	adds	r7, #24
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	2000202c 	.word	0x2000202c
 800ab58:	20002028 	.word	0x20002028

0800ab5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b08e      	sub	sp, #56	@ 0x38
 800ab60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab62:	e0ce      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	da19      	bge.n	800ab9e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ab6a:	1d3b      	adds	r3, r7, #4
 800ab6c:	3304      	adds	r3, #4
 800ab6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ab70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d10b      	bne.n	800ab8e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ab76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	61fb      	str	r3, [r7, #28]
}
 800ab88:	bf00      	nop
 800ab8a:	bf00      	nop
 800ab8c:	e7fd      	b.n	800ab8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ab8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab94:	6850      	ldr	r0, [r2, #4]
 800ab96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab98:	6892      	ldr	r2, [r2, #8]
 800ab9a:	4611      	mov	r1, r2
 800ab9c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	f2c0 80ae 	blt.w	800ad02 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800abaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d004      	beq.n	800abbc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800abb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb4:	3304      	adds	r3, #4
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fd fcea 	bl	8008590 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abbc:	463b      	mov	r3, r7
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7ff ff6a 	bl	800aa98 <prvSampleTimeNow>
 800abc4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2b09      	cmp	r3, #9
 800abca:	f200 8097 	bhi.w	800acfc <prvProcessReceivedCommands+0x1a0>
 800abce:	a201      	add	r2, pc, #4	@ (adr r2, 800abd4 <prvProcessReceivedCommands+0x78>)
 800abd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd4:	0800abfd 	.word	0x0800abfd
 800abd8:	0800abfd 	.word	0x0800abfd
 800abdc:	0800abfd 	.word	0x0800abfd
 800abe0:	0800ac73 	.word	0x0800ac73
 800abe4:	0800ac87 	.word	0x0800ac87
 800abe8:	0800acd3 	.word	0x0800acd3
 800abec:	0800abfd 	.word	0x0800abfd
 800abf0:	0800abfd 	.word	0x0800abfd
 800abf4:	0800ac73 	.word	0x0800ac73
 800abf8:	0800ac87 	.word	0x0800ac87
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac02:	f043 0301 	orr.w	r3, r3, #1
 800ac06:	b2da      	uxtb	r2, r3
 800ac08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ac0e:	68ba      	ldr	r2, [r7, #8]
 800ac10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac12:	699b      	ldr	r3, [r3, #24]
 800ac14:	18d1      	adds	r1, r2, r3
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac1c:	f7ff ff5c 	bl	800aad8 <prvInsertTimerInActiveList>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d06c      	beq.n	800ad00 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac28:	6a1b      	ldr	r3, [r3, #32]
 800ac2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac34:	f003 0304 	and.w	r3, r3, #4
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d061      	beq.n	800ad00 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac3c:	68ba      	ldr	r2, [r7, #8]
 800ac3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac40:	699b      	ldr	r3, [r3, #24]
 800ac42:	441a      	add	r2, r3
 800ac44:	2300      	movs	r3, #0
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	2300      	movs	r3, #0
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac4e:	f7ff fe01 	bl	800a854 <xTimerGenericCommand>
 800ac52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ac54:	6a3b      	ldr	r3, [r7, #32]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d152      	bne.n	800ad00 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ac5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac5e:	f383 8811 	msr	BASEPRI, r3
 800ac62:	f3bf 8f6f 	isb	sy
 800ac66:	f3bf 8f4f 	dsb	sy
 800ac6a:	61bb      	str	r3, [r7, #24]
}
 800ac6c:	bf00      	nop
 800ac6e:	bf00      	nop
 800ac70:	e7fd      	b.n	800ac6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac78:	f023 0301 	bic.w	r3, r3, #1
 800ac7c:	b2da      	uxtb	r2, r3
 800ac7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac80:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ac84:	e03d      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac8c:	f043 0301 	orr.w	r3, r3, #1
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ac9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca0:	699b      	ldr	r3, [r3, #24]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d10b      	bne.n	800acbe <prvProcessReceivedCommands+0x162>
	__asm volatile
 800aca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acaa:	f383 8811 	msr	BASEPRI, r3
 800acae:	f3bf 8f6f 	isb	sy
 800acb2:	f3bf 8f4f 	dsb	sy
 800acb6:	617b      	str	r3, [r7, #20]
}
 800acb8:	bf00      	nop
 800acba:	bf00      	nop
 800acbc:	e7fd      	b.n	800acba <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc0:	699a      	ldr	r2, [r3, #24]
 800acc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc4:	18d1      	adds	r1, r2, r3
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800accc:	f7ff ff04 	bl	800aad8 <prvInsertTimerInActiveList>
					break;
 800acd0:	e017      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800acd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acd8:	f003 0302 	and.w	r3, r3, #2
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d103      	bne.n	800ace8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ace0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ace2:	f000 fc09 	bl	800b4f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ace6:	e00c      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ace8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acee:	f023 0301 	bic.w	r3, r3, #1
 800acf2:	b2da      	uxtb	r2, r3
 800acf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800acfa:	e002      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800acfc:	bf00      	nop
 800acfe:	e000      	b.n	800ad02 <prvProcessReceivedCommands+0x1a6>
					break;
 800ad00:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad02:	4b08      	ldr	r3, [pc, #32]	@ (800ad24 <prvProcessReceivedCommands+0x1c8>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	1d39      	adds	r1, r7, #4
 800ad08:	2200      	movs	r2, #0
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7fe f808 	bl	8008d20 <xQueueReceive>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	f47f af26 	bne.w	800ab64 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ad18:	bf00      	nop
 800ad1a:	bf00      	nop
 800ad1c:	3730      	adds	r7, #48	@ 0x30
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}
 800ad22:	bf00      	nop
 800ad24:	20002030 	.word	0x20002030

0800ad28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b088      	sub	sp, #32
 800ad2c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad2e:	e049      	b.n	800adc4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad30:	4b2e      	ldr	r3, [pc, #184]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68db      	ldr	r3, [r3, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad3a:	4b2c      	ldr	r3, [pc, #176]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	3304      	adds	r3, #4
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7fd fc21 	bl	8008590 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	6a1b      	ldr	r3, [r3, #32]
 800ad52:	68f8      	ldr	r0, [r7, #12]
 800ad54:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad5c:	f003 0304 	and.w	r3, r3, #4
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d02f      	beq.n	800adc4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	699b      	ldr	r3, [r3, #24]
 800ad68:	693a      	ldr	r2, [r7, #16]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ad6e:	68ba      	ldr	r2, [r7, #8]
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	d90e      	bls.n	800ad94 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	68ba      	ldr	r2, [r7, #8]
 800ad7a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad82:	4b1a      	ldr	r3, [pc, #104]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800ad84:	681a      	ldr	r2, [r3, #0]
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	3304      	adds	r3, #4
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	4610      	mov	r0, r2
 800ad8e:	f7fd fbc6 	bl	800851e <vListInsert>
 800ad92:	e017      	b.n	800adc4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad94:	2300      	movs	r3, #0
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	2300      	movs	r3, #0
 800ad9a:	693a      	ldr	r2, [r7, #16]
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f7ff fd58 	bl	800a854 <xTimerGenericCommand>
 800ada4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d10b      	bne.n	800adc4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800adac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb0:	f383 8811 	msr	BASEPRI, r3
 800adb4:	f3bf 8f6f 	isb	sy
 800adb8:	f3bf 8f4f 	dsb	sy
 800adbc:	603b      	str	r3, [r7, #0]
}
 800adbe:	bf00      	nop
 800adc0:	bf00      	nop
 800adc2:	e7fd      	b.n	800adc0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800adc4:	4b09      	ldr	r3, [pc, #36]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1b0      	bne.n	800ad30 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800adce:	4b07      	ldr	r3, [pc, #28]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800add4:	4b06      	ldr	r3, [pc, #24]	@ (800adf0 <prvSwitchTimerLists+0xc8>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a04      	ldr	r2, [pc, #16]	@ (800adec <prvSwitchTimerLists+0xc4>)
 800adda:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800addc:	4a04      	ldr	r2, [pc, #16]	@ (800adf0 <prvSwitchTimerLists+0xc8>)
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	6013      	str	r3, [r2, #0]
}
 800ade2:	bf00      	nop
 800ade4:	3718      	adds	r7, #24
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop
 800adec:	20002028 	.word	0x20002028
 800adf0:	2000202c 	.word	0x2000202c

0800adf4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800adfa:	f000 f98d 	bl	800b118 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800adfe:	4b15      	ldr	r3, [pc, #84]	@ (800ae54 <prvCheckForValidListAndQueue+0x60>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d120      	bne.n	800ae48 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ae06:	4814      	ldr	r0, [pc, #80]	@ (800ae58 <prvCheckForValidListAndQueue+0x64>)
 800ae08:	f7fd fb38 	bl	800847c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ae0c:	4813      	ldr	r0, [pc, #76]	@ (800ae5c <prvCheckForValidListAndQueue+0x68>)
 800ae0e:	f7fd fb35 	bl	800847c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ae12:	4b13      	ldr	r3, [pc, #76]	@ (800ae60 <prvCheckForValidListAndQueue+0x6c>)
 800ae14:	4a10      	ldr	r2, [pc, #64]	@ (800ae58 <prvCheckForValidListAndQueue+0x64>)
 800ae16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ae18:	4b12      	ldr	r3, [pc, #72]	@ (800ae64 <prvCheckForValidListAndQueue+0x70>)
 800ae1a:	4a10      	ldr	r2, [pc, #64]	@ (800ae5c <prvCheckForValidListAndQueue+0x68>)
 800ae1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ae1e:	2300      	movs	r3, #0
 800ae20:	9300      	str	r3, [sp, #0]
 800ae22:	4b11      	ldr	r3, [pc, #68]	@ (800ae68 <prvCheckForValidListAndQueue+0x74>)
 800ae24:	4a11      	ldr	r2, [pc, #68]	@ (800ae6c <prvCheckForValidListAndQueue+0x78>)
 800ae26:	2110      	movs	r1, #16
 800ae28:	200a      	movs	r0, #10
 800ae2a:	f7fd fc45 	bl	80086b8 <xQueueGenericCreateStatic>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	4a08      	ldr	r2, [pc, #32]	@ (800ae54 <prvCheckForValidListAndQueue+0x60>)
 800ae32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae34:	4b07      	ldr	r3, [pc, #28]	@ (800ae54 <prvCheckForValidListAndQueue+0x60>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d005      	beq.n	800ae48 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae3c:	4b05      	ldr	r3, [pc, #20]	@ (800ae54 <prvCheckForValidListAndQueue+0x60>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	490b      	ldr	r1, [pc, #44]	@ (800ae70 <prvCheckForValidListAndQueue+0x7c>)
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fe fa86 	bl	8009354 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae48:	f000 f998 	bl	800b17c <vPortExitCritical>
}
 800ae4c:	bf00      	nop
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	20002030 	.word	0x20002030
 800ae58:	20002000 	.word	0x20002000
 800ae5c:	20002014 	.word	0x20002014
 800ae60:	20002028 	.word	0x20002028
 800ae64:	2000202c 	.word	0x2000202c
 800ae68:	200020dc 	.word	0x200020dc
 800ae6c:	2000203c 	.word	0x2000203c
 800ae70:	0800ba44 	.word	0x0800ba44

0800ae74 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b08a      	sub	sp, #40	@ 0x28
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
 800ae80:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800ae82:	f06f 0301 	mvn.w	r3, #1
 800ae86:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ae94:	4b06      	ldr	r3, [pc, #24]	@ (800aeb0 <xTimerPendFunctionCallFromISR+0x3c>)
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	f107 0114 	add.w	r1, r7, #20
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	683a      	ldr	r2, [r7, #0]
 800aea0:	f7fd fea0 	bl	8008be4 <xQueueGenericSendFromISR>
 800aea4:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800aea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3728      	adds	r7, #40	@ 0x28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	20002030 	.word	0x20002030

0800aeb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	3b04      	subs	r3, #4
 800aec4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800aecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	3b04      	subs	r3, #4
 800aed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	f023 0201 	bic.w	r2, r3, #1
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	3b04      	subs	r3, #4
 800aee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aee4:	4a0c      	ldr	r2, [pc, #48]	@ (800af18 <pxPortInitialiseStack+0x64>)
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	3b14      	subs	r3, #20
 800aeee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	3b04      	subs	r3, #4
 800aefa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	f06f 0202 	mvn.w	r2, #2
 800af02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	3b20      	subs	r3, #32
 800af08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af0a:	68fb      	ldr	r3, [r7, #12]
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3714      	adds	r7, #20
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr
 800af18:	0800af1d 	.word	0x0800af1d

0800af1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800af22:	2300      	movs	r3, #0
 800af24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800af26:	4b13      	ldr	r3, [pc, #76]	@ (800af74 <prvTaskExitError+0x58>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af2e:	d00b      	beq.n	800af48 <prvTaskExitError+0x2c>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	60fb      	str	r3, [r7, #12]
}
 800af42:	bf00      	nop
 800af44:	bf00      	nop
 800af46:	e7fd      	b.n	800af44 <prvTaskExitError+0x28>
	__asm volatile
 800af48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4c:	f383 8811 	msr	BASEPRI, r3
 800af50:	f3bf 8f6f 	isb	sy
 800af54:	f3bf 8f4f 	dsb	sy
 800af58:	60bb      	str	r3, [r7, #8]
}
 800af5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800af5c:	bf00      	nop
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0fc      	beq.n	800af5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af64:	bf00      	nop
 800af66:	bf00      	nop
 800af68:	3714      	adds	r7, #20
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
 800af72:	bf00      	nop
 800af74:	200002b4 	.word	0x200002b4
	...

0800af80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af80:	4b07      	ldr	r3, [pc, #28]	@ (800afa0 <pxCurrentTCBConst2>)
 800af82:	6819      	ldr	r1, [r3, #0]
 800af84:	6808      	ldr	r0, [r1, #0]
 800af86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8a:	f380 8809 	msr	PSP, r0
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f04f 0000 	mov.w	r0, #0
 800af96:	f380 8811 	msr	BASEPRI, r0
 800af9a:	4770      	bx	lr
 800af9c:	f3af 8000 	nop.w

0800afa0 <pxCurrentTCBConst2>:
 800afa0:	20001af8 	.word	0x20001af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800afa4:	bf00      	nop
 800afa6:	bf00      	nop

0800afa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800afa8:	4808      	ldr	r0, [pc, #32]	@ (800afcc <prvPortStartFirstTask+0x24>)
 800afaa:	6800      	ldr	r0, [r0, #0]
 800afac:	6800      	ldr	r0, [r0, #0]
 800afae:	f380 8808 	msr	MSP, r0
 800afb2:	f04f 0000 	mov.w	r0, #0
 800afb6:	f380 8814 	msr	CONTROL, r0
 800afba:	b662      	cpsie	i
 800afbc:	b661      	cpsie	f
 800afbe:	f3bf 8f4f 	dsb	sy
 800afc2:	f3bf 8f6f 	isb	sy
 800afc6:	df00      	svc	0
 800afc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800afca:	bf00      	nop
 800afcc:	e000ed08 	.word	0xe000ed08

0800afd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800afd6:	4b47      	ldr	r3, [pc, #284]	@ (800b0f4 <xPortStartScheduler+0x124>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a47      	ldr	r2, [pc, #284]	@ (800b0f8 <xPortStartScheduler+0x128>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d10b      	bne.n	800aff8 <xPortStartScheduler+0x28>
	__asm volatile
 800afe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afe4:	f383 8811 	msr	BASEPRI, r3
 800afe8:	f3bf 8f6f 	isb	sy
 800afec:	f3bf 8f4f 	dsb	sy
 800aff0:	613b      	str	r3, [r7, #16]
}
 800aff2:	bf00      	nop
 800aff4:	bf00      	nop
 800aff6:	e7fd      	b.n	800aff4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aff8:	4b3e      	ldr	r3, [pc, #248]	@ (800b0f4 <xPortStartScheduler+0x124>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	4a3f      	ldr	r2, [pc, #252]	@ (800b0fc <xPortStartScheduler+0x12c>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d10b      	bne.n	800b01a <xPortStartScheduler+0x4a>
	__asm volatile
 800b002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b006:	f383 8811 	msr	BASEPRI, r3
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	f3bf 8f4f 	dsb	sy
 800b012:	60fb      	str	r3, [r7, #12]
}
 800b014:	bf00      	nop
 800b016:	bf00      	nop
 800b018:	e7fd      	b.n	800b016 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b01a:	4b39      	ldr	r3, [pc, #228]	@ (800b100 <xPortStartScheduler+0x130>)
 800b01c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	b2db      	uxtb	r3, r3
 800b024:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	22ff      	movs	r2, #255	@ 0xff
 800b02a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	b2db      	uxtb	r3, r3
 800b032:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b034:	78fb      	ldrb	r3, [r7, #3]
 800b036:	b2db      	uxtb	r3, r3
 800b038:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b03c:	b2da      	uxtb	r2, r3
 800b03e:	4b31      	ldr	r3, [pc, #196]	@ (800b104 <xPortStartScheduler+0x134>)
 800b040:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b042:	4b31      	ldr	r3, [pc, #196]	@ (800b108 <xPortStartScheduler+0x138>)
 800b044:	2207      	movs	r2, #7
 800b046:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b048:	e009      	b.n	800b05e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b04a:	4b2f      	ldr	r3, [pc, #188]	@ (800b108 <xPortStartScheduler+0x138>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	3b01      	subs	r3, #1
 800b050:	4a2d      	ldr	r2, [pc, #180]	@ (800b108 <xPortStartScheduler+0x138>)
 800b052:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b054:	78fb      	ldrb	r3, [r7, #3]
 800b056:	b2db      	uxtb	r3, r3
 800b058:	005b      	lsls	r3, r3, #1
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b05e:	78fb      	ldrb	r3, [r7, #3]
 800b060:	b2db      	uxtb	r3, r3
 800b062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b066:	2b80      	cmp	r3, #128	@ 0x80
 800b068:	d0ef      	beq.n	800b04a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b06a:	4b27      	ldr	r3, [pc, #156]	@ (800b108 <xPortStartScheduler+0x138>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	f1c3 0307 	rsb	r3, r3, #7
 800b072:	2b04      	cmp	r3, #4
 800b074:	d00b      	beq.n	800b08e <xPortStartScheduler+0xbe>
	__asm volatile
 800b076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b07a:	f383 8811 	msr	BASEPRI, r3
 800b07e:	f3bf 8f6f 	isb	sy
 800b082:	f3bf 8f4f 	dsb	sy
 800b086:	60bb      	str	r3, [r7, #8]
}
 800b088:	bf00      	nop
 800b08a:	bf00      	nop
 800b08c:	e7fd      	b.n	800b08a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b08e:	4b1e      	ldr	r3, [pc, #120]	@ (800b108 <xPortStartScheduler+0x138>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	021b      	lsls	r3, r3, #8
 800b094:	4a1c      	ldr	r2, [pc, #112]	@ (800b108 <xPortStartScheduler+0x138>)
 800b096:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b098:	4b1b      	ldr	r3, [pc, #108]	@ (800b108 <xPortStartScheduler+0x138>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b0a0:	4a19      	ldr	r2, [pc, #100]	@ (800b108 <xPortStartScheduler+0x138>)
 800b0a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	b2da      	uxtb	r2, r3
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b0ac:	4b17      	ldr	r3, [pc, #92]	@ (800b10c <xPortStartScheduler+0x13c>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a16      	ldr	r2, [pc, #88]	@ (800b10c <xPortStartScheduler+0x13c>)
 800b0b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b0b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b0b8:	4b14      	ldr	r3, [pc, #80]	@ (800b10c <xPortStartScheduler+0x13c>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a13      	ldr	r2, [pc, #76]	@ (800b10c <xPortStartScheduler+0x13c>)
 800b0be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b0c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b0c4:	f000 f8da 	bl	800b27c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b0c8:	4b11      	ldr	r3, [pc, #68]	@ (800b110 <xPortStartScheduler+0x140>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b0ce:	f000 f8f9 	bl	800b2c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b0d2:	4b10      	ldr	r3, [pc, #64]	@ (800b114 <xPortStartScheduler+0x144>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a0f      	ldr	r2, [pc, #60]	@ (800b114 <xPortStartScheduler+0x144>)
 800b0d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b0dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b0de:	f7ff ff63 	bl	800afa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b0e2:	f7fe fe33 	bl	8009d4c <vTaskSwitchContext>
	prvTaskExitError();
 800b0e6:	f7ff ff19 	bl	800af1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3718      	adds	r7, #24
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}
 800b0f4:	e000ed00 	.word	0xe000ed00
 800b0f8:	410fc271 	.word	0x410fc271
 800b0fc:	410fc270 	.word	0x410fc270
 800b100:	e000e400 	.word	0xe000e400
 800b104:	2000212c 	.word	0x2000212c
 800b108:	20002130 	.word	0x20002130
 800b10c:	e000ed20 	.word	0xe000ed20
 800b110:	200002b4 	.word	0x200002b4
 800b114:	e000ef34 	.word	0xe000ef34

0800b118 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b118:	b480      	push	{r7}
 800b11a:	b083      	sub	sp, #12
 800b11c:	af00      	add	r7, sp, #0
	__asm volatile
 800b11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b122:	f383 8811 	msr	BASEPRI, r3
 800b126:	f3bf 8f6f 	isb	sy
 800b12a:	f3bf 8f4f 	dsb	sy
 800b12e:	607b      	str	r3, [r7, #4]
}
 800b130:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b132:	4b10      	ldr	r3, [pc, #64]	@ (800b174 <vPortEnterCritical+0x5c>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	3301      	adds	r3, #1
 800b138:	4a0e      	ldr	r2, [pc, #56]	@ (800b174 <vPortEnterCritical+0x5c>)
 800b13a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b13c:	4b0d      	ldr	r3, [pc, #52]	@ (800b174 <vPortEnterCritical+0x5c>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d110      	bne.n	800b166 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b144:	4b0c      	ldr	r3, [pc, #48]	@ (800b178 <vPortEnterCritical+0x60>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d00b      	beq.n	800b166 <vPortEnterCritical+0x4e>
	__asm volatile
 800b14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	603b      	str	r3, [r7, #0]
}
 800b160:	bf00      	nop
 800b162:	bf00      	nop
 800b164:	e7fd      	b.n	800b162 <vPortEnterCritical+0x4a>
	}
}
 800b166:	bf00      	nop
 800b168:	370c      	adds	r7, #12
 800b16a:	46bd      	mov	sp, r7
 800b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b170:	4770      	bx	lr
 800b172:	bf00      	nop
 800b174:	200002b4 	.word	0x200002b4
 800b178:	e000ed04 	.word	0xe000ed04

0800b17c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b17c:	b480      	push	{r7}
 800b17e:	b083      	sub	sp, #12
 800b180:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b182:	4b12      	ldr	r3, [pc, #72]	@ (800b1cc <vPortExitCritical+0x50>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d10b      	bne.n	800b1a2 <vPortExitCritical+0x26>
	__asm volatile
 800b18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b18e:	f383 8811 	msr	BASEPRI, r3
 800b192:	f3bf 8f6f 	isb	sy
 800b196:	f3bf 8f4f 	dsb	sy
 800b19a:	607b      	str	r3, [r7, #4]
}
 800b19c:	bf00      	nop
 800b19e:	bf00      	nop
 800b1a0:	e7fd      	b.n	800b19e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b1a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b1cc <vPortExitCritical+0x50>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	3b01      	subs	r3, #1
 800b1a8:	4a08      	ldr	r2, [pc, #32]	@ (800b1cc <vPortExitCritical+0x50>)
 800b1aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b1ac:	4b07      	ldr	r3, [pc, #28]	@ (800b1cc <vPortExitCritical+0x50>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d105      	bne.n	800b1c0 <vPortExitCritical+0x44>
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	f383 8811 	msr	BASEPRI, r3
}
 800b1be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b1c0:	bf00      	nop
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr
 800b1cc:	200002b4 	.word	0x200002b4

0800b1d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b1d0:	f3ef 8009 	mrs	r0, PSP
 800b1d4:	f3bf 8f6f 	isb	sy
 800b1d8:	4b15      	ldr	r3, [pc, #84]	@ (800b230 <pxCurrentTCBConst>)
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	f01e 0f10 	tst.w	lr, #16
 800b1e0:	bf08      	it	eq
 800b1e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b1e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ea:	6010      	str	r0, [r2, #0]
 800b1ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b1f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b1f4:	f380 8811 	msr	BASEPRI, r0
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	f3bf 8f6f 	isb	sy
 800b200:	f7fe fda4 	bl	8009d4c <vTaskSwitchContext>
 800b204:	f04f 0000 	mov.w	r0, #0
 800b208:	f380 8811 	msr	BASEPRI, r0
 800b20c:	bc09      	pop	{r0, r3}
 800b20e:	6819      	ldr	r1, [r3, #0]
 800b210:	6808      	ldr	r0, [r1, #0]
 800b212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b216:	f01e 0f10 	tst.w	lr, #16
 800b21a:	bf08      	it	eq
 800b21c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b220:	f380 8809 	msr	PSP, r0
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	f3af 8000 	nop.w

0800b230 <pxCurrentTCBConst>:
 800b230:	20001af8 	.word	0x20001af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b234:	bf00      	nop
 800b236:	bf00      	nop

0800b238 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
	__asm volatile
 800b23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b242:	f383 8811 	msr	BASEPRI, r3
 800b246:	f3bf 8f6f 	isb	sy
 800b24a:	f3bf 8f4f 	dsb	sy
 800b24e:	607b      	str	r3, [r7, #4]
}
 800b250:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b252:	f7fe fcc1 	bl	8009bd8 <xTaskIncrementTick>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d003      	beq.n	800b264 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b25c:	4b06      	ldr	r3, [pc, #24]	@ (800b278 <xPortSysTickHandler+0x40>)
 800b25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b262:	601a      	str	r2, [r3, #0]
 800b264:	2300      	movs	r3, #0
 800b266:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	f383 8811 	msr	BASEPRI, r3
}
 800b26e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b270:	bf00      	nop
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	e000ed04 	.word	0xe000ed04

0800b27c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b27c:	b480      	push	{r7}
 800b27e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b280:	4b0b      	ldr	r3, [pc, #44]	@ (800b2b0 <vPortSetupTimerInterrupt+0x34>)
 800b282:	2200      	movs	r2, #0
 800b284:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b286:	4b0b      	ldr	r3, [pc, #44]	@ (800b2b4 <vPortSetupTimerInterrupt+0x38>)
 800b288:	2200      	movs	r2, #0
 800b28a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b28c:	4b0a      	ldr	r3, [pc, #40]	@ (800b2b8 <vPortSetupTimerInterrupt+0x3c>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4a0a      	ldr	r2, [pc, #40]	@ (800b2bc <vPortSetupTimerInterrupt+0x40>)
 800b292:	fba2 2303 	umull	r2, r3, r2, r3
 800b296:	099b      	lsrs	r3, r3, #6
 800b298:	4a09      	ldr	r2, [pc, #36]	@ (800b2c0 <vPortSetupTimerInterrupt+0x44>)
 800b29a:	3b01      	subs	r3, #1
 800b29c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b29e:	4b04      	ldr	r3, [pc, #16]	@ (800b2b0 <vPortSetupTimerInterrupt+0x34>)
 800b2a0:	2207      	movs	r2, #7
 800b2a2:	601a      	str	r2, [r3, #0]
}
 800b2a4:	bf00      	nop
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	e000e010 	.word	0xe000e010
 800b2b4:	e000e018 	.word	0xe000e018
 800b2b8:	200002a8 	.word	0x200002a8
 800b2bc:	10624dd3 	.word	0x10624dd3
 800b2c0:	e000e014 	.word	0xe000e014

0800b2c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b2c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b2d4 <vPortEnableVFP+0x10>
 800b2c8:	6801      	ldr	r1, [r0, #0]
 800b2ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b2ce:	6001      	str	r1, [r0, #0]
 800b2d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b2d2:	bf00      	nop
 800b2d4:	e000ed88 	.word	0xe000ed88

0800b2d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b2de:	f3ef 8305 	mrs	r3, IPSR
 800b2e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b0f      	cmp	r3, #15
 800b2e8:	d915      	bls.n	800b316 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b2ea:	4a18      	ldr	r2, [pc, #96]	@ (800b34c <vPortValidateInterruptPriority+0x74>)
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	4413      	add	r3, r2
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b2f4:	4b16      	ldr	r3, [pc, #88]	@ (800b350 <vPortValidateInterruptPriority+0x78>)
 800b2f6:	781b      	ldrb	r3, [r3, #0]
 800b2f8:	7afa      	ldrb	r2, [r7, #11]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d20b      	bcs.n	800b316 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
}
 800b310:	bf00      	nop
 800b312:	bf00      	nop
 800b314:	e7fd      	b.n	800b312 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b316:	4b0f      	ldr	r3, [pc, #60]	@ (800b354 <vPortValidateInterruptPriority+0x7c>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b31e:	4b0e      	ldr	r3, [pc, #56]	@ (800b358 <vPortValidateInterruptPriority+0x80>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	429a      	cmp	r2, r3
 800b324:	d90b      	bls.n	800b33e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32a:	f383 8811 	msr	BASEPRI, r3
 800b32e:	f3bf 8f6f 	isb	sy
 800b332:	f3bf 8f4f 	dsb	sy
 800b336:	603b      	str	r3, [r7, #0]
}
 800b338:	bf00      	nop
 800b33a:	bf00      	nop
 800b33c:	e7fd      	b.n	800b33a <vPortValidateInterruptPriority+0x62>
	}
 800b33e:	bf00      	nop
 800b340:	3714      	adds	r7, #20
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	e000e3f0 	.word	0xe000e3f0
 800b350:	2000212c 	.word	0x2000212c
 800b354:	e000ed0c 	.word	0xe000ed0c
 800b358:	20002130 	.word	0x20002130

0800b35c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b08a      	sub	sp, #40	@ 0x28
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b364:	2300      	movs	r3, #0
 800b366:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b368:	f7fe fb7a 	bl	8009a60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b36c:	4b5c      	ldr	r3, [pc, #368]	@ (800b4e0 <pvPortMalloc+0x184>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d101      	bne.n	800b378 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b374:	f000 f924 	bl	800b5c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b378:	4b5a      	ldr	r3, [pc, #360]	@ (800b4e4 <pvPortMalloc+0x188>)
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4013      	ands	r3, r2
 800b380:	2b00      	cmp	r3, #0
 800b382:	f040 8095 	bne.w	800b4b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d01e      	beq.n	800b3ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b38c:	2208      	movs	r2, #8
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4413      	add	r3, r2
 800b392:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f003 0307 	and.w	r3, r3, #7
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d015      	beq.n	800b3ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f023 0307 	bic.w	r3, r3, #7
 800b3a4:	3308      	adds	r3, #8
 800b3a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f003 0307 	and.w	r3, r3, #7
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00b      	beq.n	800b3ca <pvPortMalloc+0x6e>
	__asm volatile
 800b3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b6:	f383 8811 	msr	BASEPRI, r3
 800b3ba:	f3bf 8f6f 	isb	sy
 800b3be:	f3bf 8f4f 	dsb	sy
 800b3c2:	617b      	str	r3, [r7, #20]
}
 800b3c4:	bf00      	nop
 800b3c6:	bf00      	nop
 800b3c8:	e7fd      	b.n	800b3c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d06f      	beq.n	800b4b0 <pvPortMalloc+0x154>
 800b3d0:	4b45      	ldr	r3, [pc, #276]	@ (800b4e8 <pvPortMalloc+0x18c>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d86a      	bhi.n	800b4b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b3da:	4b44      	ldr	r3, [pc, #272]	@ (800b4ec <pvPortMalloc+0x190>)
 800b3dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b3de:	4b43      	ldr	r3, [pc, #268]	@ (800b4ec <pvPortMalloc+0x190>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3e4:	e004      	b.n	800b3f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	d903      	bls.n	800b402 <pvPortMalloc+0xa6>
 800b3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1f1      	bne.n	800b3e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b402:	4b37      	ldr	r3, [pc, #220]	@ (800b4e0 <pvPortMalloc+0x184>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b408:	429a      	cmp	r2, r3
 800b40a:	d051      	beq.n	800b4b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b40c:	6a3b      	ldr	r3, [r7, #32]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2208      	movs	r2, #8
 800b412:	4413      	add	r3, r2
 800b414:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b418:	681a      	ldr	r2, [r3, #0]
 800b41a:	6a3b      	ldr	r3, [r7, #32]
 800b41c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b420:	685a      	ldr	r2, [r3, #4]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	1ad2      	subs	r2, r2, r3
 800b426:	2308      	movs	r3, #8
 800b428:	005b      	lsls	r3, r3, #1
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d920      	bls.n	800b470 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b42e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	4413      	add	r3, r2
 800b434:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	f003 0307 	and.w	r3, r3, #7
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d00b      	beq.n	800b458 <pvPortMalloc+0xfc>
	__asm volatile
 800b440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b444:	f383 8811 	msr	BASEPRI, r3
 800b448:	f3bf 8f6f 	isb	sy
 800b44c:	f3bf 8f4f 	dsb	sy
 800b450:	613b      	str	r3, [r7, #16]
}
 800b452:	bf00      	nop
 800b454:	bf00      	nop
 800b456:	e7fd      	b.n	800b454 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	685a      	ldr	r2, [r3, #4]
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	1ad2      	subs	r2, r2, r3
 800b460:	69bb      	ldr	r3, [r7, #24]
 800b462:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b46a:	69b8      	ldr	r0, [r7, #24]
 800b46c:	f000 f90a 	bl	800b684 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b470:	4b1d      	ldr	r3, [pc, #116]	@ (800b4e8 <pvPortMalloc+0x18c>)
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	4a1b      	ldr	r2, [pc, #108]	@ (800b4e8 <pvPortMalloc+0x18c>)
 800b47c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b47e:	4b1a      	ldr	r3, [pc, #104]	@ (800b4e8 <pvPortMalloc+0x18c>)
 800b480:	681a      	ldr	r2, [r3, #0]
 800b482:	4b1b      	ldr	r3, [pc, #108]	@ (800b4f0 <pvPortMalloc+0x194>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	429a      	cmp	r2, r3
 800b488:	d203      	bcs.n	800b492 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b48a:	4b17      	ldr	r3, [pc, #92]	@ (800b4e8 <pvPortMalloc+0x18c>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	4a18      	ldr	r2, [pc, #96]	@ (800b4f0 <pvPortMalloc+0x194>)
 800b490:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b494:	685a      	ldr	r2, [r3, #4]
 800b496:	4b13      	ldr	r3, [pc, #76]	@ (800b4e4 <pvPortMalloc+0x188>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	431a      	orrs	r2, r3
 800b49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b4a6:	4b13      	ldr	r3, [pc, #76]	@ (800b4f4 <pvPortMalloc+0x198>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	4a11      	ldr	r2, [pc, #68]	@ (800b4f4 <pvPortMalloc+0x198>)
 800b4ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b4b0:	f7fe fae4 	bl	8009a7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4b4:	69fb      	ldr	r3, [r7, #28]
 800b4b6:	f003 0307 	and.w	r3, r3, #7
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d00b      	beq.n	800b4d6 <pvPortMalloc+0x17a>
	__asm volatile
 800b4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c2:	f383 8811 	msr	BASEPRI, r3
 800b4c6:	f3bf 8f6f 	isb	sy
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	60fb      	str	r3, [r7, #12]
}
 800b4d0:	bf00      	nop
 800b4d2:	bf00      	nop
 800b4d4:	e7fd      	b.n	800b4d2 <pvPortMalloc+0x176>
	return pvReturn;
 800b4d6:	69fb      	ldr	r3, [r7, #28]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3728      	adds	r7, #40	@ 0x28
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}
 800b4e0:	20005d3c 	.word	0x20005d3c
 800b4e4:	20005d50 	.word	0x20005d50
 800b4e8:	20005d40 	.word	0x20005d40
 800b4ec:	20005d34 	.word	0x20005d34
 800b4f0:	20005d44 	.word	0x20005d44
 800b4f4:	20005d48 	.word	0x20005d48

0800b4f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b086      	sub	sp, #24
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d04f      	beq.n	800b5aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b50a:	2308      	movs	r3, #8
 800b50c:	425b      	negs	r3, r3
 800b50e:	697a      	ldr	r2, [r7, #20]
 800b510:	4413      	add	r3, r2
 800b512:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	685a      	ldr	r2, [r3, #4]
 800b51c:	4b25      	ldr	r3, [pc, #148]	@ (800b5b4 <vPortFree+0xbc>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	4013      	ands	r3, r2
 800b522:	2b00      	cmp	r3, #0
 800b524:	d10b      	bne.n	800b53e <vPortFree+0x46>
	__asm volatile
 800b526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b52a:	f383 8811 	msr	BASEPRI, r3
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	60fb      	str	r3, [r7, #12]
}
 800b538:	bf00      	nop
 800b53a:	bf00      	nop
 800b53c:	e7fd      	b.n	800b53a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00b      	beq.n	800b55e <vPortFree+0x66>
	__asm volatile
 800b546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b54a:	f383 8811 	msr	BASEPRI, r3
 800b54e:	f3bf 8f6f 	isb	sy
 800b552:	f3bf 8f4f 	dsb	sy
 800b556:	60bb      	str	r3, [r7, #8]
}
 800b558:	bf00      	nop
 800b55a:	bf00      	nop
 800b55c:	e7fd      	b.n	800b55a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	685a      	ldr	r2, [r3, #4]
 800b562:	4b14      	ldr	r3, [pc, #80]	@ (800b5b4 <vPortFree+0xbc>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4013      	ands	r3, r2
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d01e      	beq.n	800b5aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d11a      	bne.n	800b5aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	685a      	ldr	r2, [r3, #4]
 800b578:	4b0e      	ldr	r3, [pc, #56]	@ (800b5b4 <vPortFree+0xbc>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	43db      	mvns	r3, r3
 800b57e:	401a      	ands	r2, r3
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b584:	f7fe fa6c 	bl	8009a60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	685a      	ldr	r2, [r3, #4]
 800b58c:	4b0a      	ldr	r3, [pc, #40]	@ (800b5b8 <vPortFree+0xc0>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4413      	add	r3, r2
 800b592:	4a09      	ldr	r2, [pc, #36]	@ (800b5b8 <vPortFree+0xc0>)
 800b594:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b596:	6938      	ldr	r0, [r7, #16]
 800b598:	f000 f874 	bl	800b684 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b59c:	4b07      	ldr	r3, [pc, #28]	@ (800b5bc <vPortFree+0xc4>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	3301      	adds	r3, #1
 800b5a2:	4a06      	ldr	r2, [pc, #24]	@ (800b5bc <vPortFree+0xc4>)
 800b5a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b5a6:	f7fe fa69 	bl	8009a7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b5aa:	bf00      	nop
 800b5ac:	3718      	adds	r7, #24
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}
 800b5b2:	bf00      	nop
 800b5b4:	20005d50 	.word	0x20005d50
 800b5b8:	20005d40 	.word	0x20005d40
 800b5bc:	20005d4c 	.word	0x20005d4c

0800b5c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b5c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b5ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b5cc:	4b27      	ldr	r3, [pc, #156]	@ (800b66c <prvHeapInit+0xac>)
 800b5ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	f003 0307 	and.w	r3, r3, #7
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d00c      	beq.n	800b5f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	3307      	adds	r3, #7
 800b5de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	f023 0307 	bic.w	r3, r3, #7
 800b5e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b5e8:	68ba      	ldr	r2, [r7, #8]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	1ad3      	subs	r3, r2, r3
 800b5ee:	4a1f      	ldr	r2, [pc, #124]	@ (800b66c <prvHeapInit+0xac>)
 800b5f0:	4413      	add	r3, r2
 800b5f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b5f8:	4a1d      	ldr	r2, [pc, #116]	@ (800b670 <prvHeapInit+0xb0>)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b5fe:	4b1c      	ldr	r3, [pc, #112]	@ (800b670 <prvHeapInit+0xb0>)
 800b600:	2200      	movs	r2, #0
 800b602:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	68ba      	ldr	r2, [r7, #8]
 800b608:	4413      	add	r3, r2
 800b60a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b60c:	2208      	movs	r2, #8
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	1a9b      	subs	r3, r3, r2
 800b612:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f023 0307 	bic.w	r3, r3, #7
 800b61a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	4a15      	ldr	r2, [pc, #84]	@ (800b674 <prvHeapInit+0xb4>)
 800b620:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b622:	4b14      	ldr	r3, [pc, #80]	@ (800b674 <prvHeapInit+0xb4>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	2200      	movs	r2, #0
 800b628:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b62a:	4b12      	ldr	r3, [pc, #72]	@ (800b674 <prvHeapInit+0xb4>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	2200      	movs	r2, #0
 800b630:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	68fa      	ldr	r2, [r7, #12]
 800b63a:	1ad2      	subs	r2, r2, r3
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b640:	4b0c      	ldr	r3, [pc, #48]	@ (800b674 <prvHeapInit+0xb4>)
 800b642:	681a      	ldr	r2, [r3, #0]
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	4a0a      	ldr	r2, [pc, #40]	@ (800b678 <prvHeapInit+0xb8>)
 800b64e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	4a09      	ldr	r2, [pc, #36]	@ (800b67c <prvHeapInit+0xbc>)
 800b656:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b658:	4b09      	ldr	r3, [pc, #36]	@ (800b680 <prvHeapInit+0xc0>)
 800b65a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b65e:	601a      	str	r2, [r3, #0]
}
 800b660:	bf00      	nop
 800b662:	3714      	adds	r7, #20
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr
 800b66c:	20002134 	.word	0x20002134
 800b670:	20005d34 	.word	0x20005d34
 800b674:	20005d3c 	.word	0x20005d3c
 800b678:	20005d44 	.word	0x20005d44
 800b67c:	20005d40 	.word	0x20005d40
 800b680:	20005d50 	.word	0x20005d50

0800b684 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b684:	b480      	push	{r7}
 800b686:	b085      	sub	sp, #20
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b68c:	4b28      	ldr	r3, [pc, #160]	@ (800b730 <prvInsertBlockIntoFreeList+0xac>)
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	e002      	b.n	800b698 <prvInsertBlockIntoFreeList+0x14>
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	60fb      	str	r3, [r7, #12]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	687a      	ldr	r2, [r7, #4]
 800b69e:	429a      	cmp	r2, r3
 800b6a0:	d8f7      	bhi.n	800b692 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d108      	bne.n	800b6c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	685a      	ldr	r2, [r3, #4]
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	441a      	add	r2, r3
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	68ba      	ldr	r2, [r7, #8]
 800b6d0:	441a      	add	r2, r3
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d118      	bne.n	800b70c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	4b15      	ldr	r3, [pc, #84]	@ (800b734 <prvInsertBlockIntoFreeList+0xb0>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d00d      	beq.n	800b702 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	685a      	ldr	r2, [r3, #4]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	441a      	add	r2, r3
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	681a      	ldr	r2, [r3, #0]
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	e008      	b.n	800b714 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b702:	4b0c      	ldr	r3, [pc, #48]	@ (800b734 <prvInsertBlockIntoFreeList+0xb0>)
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	e003      	b.n	800b714 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681a      	ldr	r2, [r3, #0]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b714:	68fa      	ldr	r2, [r7, #12]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d002      	beq.n	800b722 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b722:	bf00      	nop
 800b724:	3714      	adds	r7, #20
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	20005d34 	.word	0x20005d34
 800b734:	20005d3c 	.word	0x20005d3c

0800b738 <atoi>:
 800b738:	220a      	movs	r2, #10
 800b73a:	2100      	movs	r1, #0
 800b73c:	f000 b87a 	b.w	800b834 <strtol>

0800b740 <_strtol_l.constprop.0>:
 800b740:	2b24      	cmp	r3, #36	@ 0x24
 800b742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b746:	4686      	mov	lr, r0
 800b748:	4690      	mov	r8, r2
 800b74a:	d801      	bhi.n	800b750 <_strtol_l.constprop.0+0x10>
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d106      	bne.n	800b75e <_strtol_l.constprop.0+0x1e>
 800b750:	f000 f882 	bl	800b858 <__errno>
 800b754:	2316      	movs	r3, #22
 800b756:	6003      	str	r3, [r0, #0]
 800b758:	2000      	movs	r0, #0
 800b75a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b75e:	4834      	ldr	r0, [pc, #208]	@ (800b830 <_strtol_l.constprop.0+0xf0>)
 800b760:	460d      	mov	r5, r1
 800b762:	462a      	mov	r2, r5
 800b764:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b768:	5d06      	ldrb	r6, [r0, r4]
 800b76a:	f016 0608 	ands.w	r6, r6, #8
 800b76e:	d1f8      	bne.n	800b762 <_strtol_l.constprop.0+0x22>
 800b770:	2c2d      	cmp	r4, #45	@ 0x2d
 800b772:	d12d      	bne.n	800b7d0 <_strtol_l.constprop.0+0x90>
 800b774:	782c      	ldrb	r4, [r5, #0]
 800b776:	2601      	movs	r6, #1
 800b778:	1c95      	adds	r5, r2, #2
 800b77a:	f033 0210 	bics.w	r2, r3, #16
 800b77e:	d109      	bne.n	800b794 <_strtol_l.constprop.0+0x54>
 800b780:	2c30      	cmp	r4, #48	@ 0x30
 800b782:	d12a      	bne.n	800b7da <_strtol_l.constprop.0+0x9a>
 800b784:	782a      	ldrb	r2, [r5, #0]
 800b786:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b78a:	2a58      	cmp	r2, #88	@ 0x58
 800b78c:	d125      	bne.n	800b7da <_strtol_l.constprop.0+0x9a>
 800b78e:	786c      	ldrb	r4, [r5, #1]
 800b790:	2310      	movs	r3, #16
 800b792:	3502      	adds	r5, #2
 800b794:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b798:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b79c:	2200      	movs	r2, #0
 800b79e:	fbbc f9f3 	udiv	r9, ip, r3
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	fb03 ca19 	mls	sl, r3, r9, ip
 800b7a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b7ac:	2f09      	cmp	r7, #9
 800b7ae:	d81b      	bhi.n	800b7e8 <_strtol_l.constprop.0+0xa8>
 800b7b0:	463c      	mov	r4, r7
 800b7b2:	42a3      	cmp	r3, r4
 800b7b4:	dd27      	ble.n	800b806 <_strtol_l.constprop.0+0xc6>
 800b7b6:	1c57      	adds	r7, r2, #1
 800b7b8:	d007      	beq.n	800b7ca <_strtol_l.constprop.0+0x8a>
 800b7ba:	4581      	cmp	r9, r0
 800b7bc:	d320      	bcc.n	800b800 <_strtol_l.constprop.0+0xc0>
 800b7be:	d101      	bne.n	800b7c4 <_strtol_l.constprop.0+0x84>
 800b7c0:	45a2      	cmp	sl, r4
 800b7c2:	db1d      	blt.n	800b800 <_strtol_l.constprop.0+0xc0>
 800b7c4:	fb00 4003 	mla	r0, r0, r3, r4
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b7ce:	e7eb      	b.n	800b7a8 <_strtol_l.constprop.0+0x68>
 800b7d0:	2c2b      	cmp	r4, #43	@ 0x2b
 800b7d2:	bf04      	itt	eq
 800b7d4:	782c      	ldrbeq	r4, [r5, #0]
 800b7d6:	1c95      	addeq	r5, r2, #2
 800b7d8:	e7cf      	b.n	800b77a <_strtol_l.constprop.0+0x3a>
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d1da      	bne.n	800b794 <_strtol_l.constprop.0+0x54>
 800b7de:	2c30      	cmp	r4, #48	@ 0x30
 800b7e0:	bf0c      	ite	eq
 800b7e2:	2308      	moveq	r3, #8
 800b7e4:	230a      	movne	r3, #10
 800b7e6:	e7d5      	b.n	800b794 <_strtol_l.constprop.0+0x54>
 800b7e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b7ec:	2f19      	cmp	r7, #25
 800b7ee:	d801      	bhi.n	800b7f4 <_strtol_l.constprop.0+0xb4>
 800b7f0:	3c37      	subs	r4, #55	@ 0x37
 800b7f2:	e7de      	b.n	800b7b2 <_strtol_l.constprop.0+0x72>
 800b7f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b7f8:	2f19      	cmp	r7, #25
 800b7fa:	d804      	bhi.n	800b806 <_strtol_l.constprop.0+0xc6>
 800b7fc:	3c57      	subs	r4, #87	@ 0x57
 800b7fe:	e7d8      	b.n	800b7b2 <_strtol_l.constprop.0+0x72>
 800b800:	f04f 32ff 	mov.w	r2, #4294967295
 800b804:	e7e1      	b.n	800b7ca <_strtol_l.constprop.0+0x8a>
 800b806:	1c53      	adds	r3, r2, #1
 800b808:	d108      	bne.n	800b81c <_strtol_l.constprop.0+0xdc>
 800b80a:	2322      	movs	r3, #34	@ 0x22
 800b80c:	f8ce 3000 	str.w	r3, [lr]
 800b810:	4660      	mov	r0, ip
 800b812:	f1b8 0f00 	cmp.w	r8, #0
 800b816:	d0a0      	beq.n	800b75a <_strtol_l.constprop.0+0x1a>
 800b818:	1e69      	subs	r1, r5, #1
 800b81a:	e006      	b.n	800b82a <_strtol_l.constprop.0+0xea>
 800b81c:	b106      	cbz	r6, 800b820 <_strtol_l.constprop.0+0xe0>
 800b81e:	4240      	negs	r0, r0
 800b820:	f1b8 0f00 	cmp.w	r8, #0
 800b824:	d099      	beq.n	800b75a <_strtol_l.constprop.0+0x1a>
 800b826:	2a00      	cmp	r2, #0
 800b828:	d1f6      	bne.n	800b818 <_strtol_l.constprop.0+0xd8>
 800b82a:	f8c8 1000 	str.w	r1, [r8]
 800b82e:	e794      	b.n	800b75a <_strtol_l.constprop.0+0x1a>
 800b830:	0800c34d 	.word	0x0800c34d

0800b834 <strtol>:
 800b834:	4613      	mov	r3, r2
 800b836:	460a      	mov	r2, r1
 800b838:	4601      	mov	r1, r0
 800b83a:	4802      	ldr	r0, [pc, #8]	@ (800b844 <strtol+0x10>)
 800b83c:	6800      	ldr	r0, [r0, #0]
 800b83e:	f7ff bf7f 	b.w	800b740 <_strtol_l.constprop.0>
 800b842:	bf00      	nop
 800b844:	200002b8 	.word	0x200002b8

0800b848 <memset>:
 800b848:	4402      	add	r2, r0
 800b84a:	4603      	mov	r3, r0
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d100      	bne.n	800b852 <memset+0xa>
 800b850:	4770      	bx	lr
 800b852:	f803 1b01 	strb.w	r1, [r3], #1
 800b856:	e7f9      	b.n	800b84c <memset+0x4>

0800b858 <__errno>:
 800b858:	4b01      	ldr	r3, [pc, #4]	@ (800b860 <__errno+0x8>)
 800b85a:	6818      	ldr	r0, [r3, #0]
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	200002b8 	.word	0x200002b8

0800b864 <__libc_init_array>:
 800b864:	b570      	push	{r4, r5, r6, lr}
 800b866:	4d0d      	ldr	r5, [pc, #52]	@ (800b89c <__libc_init_array+0x38>)
 800b868:	4c0d      	ldr	r4, [pc, #52]	@ (800b8a0 <__libc_init_array+0x3c>)
 800b86a:	1b64      	subs	r4, r4, r5
 800b86c:	10a4      	asrs	r4, r4, #2
 800b86e:	2600      	movs	r6, #0
 800b870:	42a6      	cmp	r6, r4
 800b872:	d109      	bne.n	800b888 <__libc_init_array+0x24>
 800b874:	4d0b      	ldr	r5, [pc, #44]	@ (800b8a4 <__libc_init_array+0x40>)
 800b876:	4c0c      	ldr	r4, [pc, #48]	@ (800b8a8 <__libc_init_array+0x44>)
 800b878:	f000 f826 	bl	800b8c8 <_init>
 800b87c:	1b64      	subs	r4, r4, r5
 800b87e:	10a4      	asrs	r4, r4, #2
 800b880:	2600      	movs	r6, #0
 800b882:	42a6      	cmp	r6, r4
 800b884:	d105      	bne.n	800b892 <__libc_init_array+0x2e>
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	f855 3b04 	ldr.w	r3, [r5], #4
 800b88c:	4798      	blx	r3
 800b88e:	3601      	adds	r6, #1
 800b890:	e7ee      	b.n	800b870 <__libc_init_array+0xc>
 800b892:	f855 3b04 	ldr.w	r3, [r5], #4
 800b896:	4798      	blx	r3
 800b898:	3601      	adds	r6, #1
 800b89a:	e7f2      	b.n	800b882 <__libc_init_array+0x1e>
 800b89c:	0800c458 	.word	0x0800c458
 800b8a0:	0800c458 	.word	0x0800c458
 800b8a4:	0800c458 	.word	0x0800c458
 800b8a8:	0800c45c 	.word	0x0800c45c

0800b8ac <memcpy>:
 800b8ac:	440a      	add	r2, r1
 800b8ae:	4291      	cmp	r1, r2
 800b8b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8b4:	d100      	bne.n	800b8b8 <memcpy+0xc>
 800b8b6:	4770      	bx	lr
 800b8b8:	b510      	push	{r4, lr}
 800b8ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8c2:	4291      	cmp	r1, r2
 800b8c4:	d1f9      	bne.n	800b8ba <memcpy+0xe>
 800b8c6:	bd10      	pop	{r4, pc}

0800b8c8 <_init>:
 800b8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ca:	bf00      	nop
 800b8cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8ce:	bc08      	pop	{r3}
 800b8d0:	469e      	mov	lr, r3
 800b8d2:	4770      	bx	lr

0800b8d4 <_fini>:
 800b8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8d6:	bf00      	nop
 800b8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8da:	bc08      	pop	{r3}
 800b8dc:	469e      	mov	lr, r3
 800b8de:	4770      	bx	lr
