Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Move_Verify.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Move_Verify.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Move_Verify"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Move_Verify
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_push.v" into library work
Parsing module <White_Pawn_Push>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_attack.v" into library work
Parsing module <White_Pawn_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_white.v" into library work
Parsing module <White_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_black.v" into library work
Parsing module <Black_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_all.v" into library work
Parsing module <All_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\line_attack.v" into library work
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" included at line 2.
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 3: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 18: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 39: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 60: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 66: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <Line_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\knight_attack.v" into library work
Parsing module <Knight_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\king_attack.v" into library work
Parsing module <King_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\diagonal_attack.v" into library work
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" included at line 2.
Parsing module <Diagonal_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_push.v" into library work
Parsing module <Black_Pawn_Push>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_attack.v" into library work
Parsing module <Black_Pawn_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v" into library work
Parsing module <Move_Verify>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Move_Verify>.

Elaborating module <$unit_1>.

Elaborating module <White_Position>.

Elaborating module <Black_Position>.

Elaborating module <All_Position>.

Elaborating module <White_Pawn_Push>.

Elaborating module <White_Pawn_Attack>.

Elaborating module <Black_Pawn_Push>.

Elaborating module <Black_Pawn_Attack>.

Elaborating module <Diagonal_Attack>.

Elaborating module <Line_Attack>.

Elaborating module <Knight_Attack>.

Elaborating module <King_Attack>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v" Line 174: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Move_Verify>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v".
    Found 11-bit subtractor for signal <n1049> created at line 76.
    Found 11-bit subtractor for signal <n1053> created at line 104.
    Found 11-bit subtractor for signal <n1057> created at line 114.
    Found 11-bit subtractor for signal <n1061> created at line 124.
    Found 11-bit subtractor for signal <n1065> created at line 134.
    Found 11-bit subtractor for signal <n1069> created at line 144.
    Found 7-bit adder for signal <n1028> created at line 39.
    Found 7-bit adder for signal <n1031> created at line 40.
    Found 32-bit adder for signal <n0918[31:0]> created at line 104.
    Found 32-bit adder for signal <n0923[31:0]> created at line 114.
    Found 32-bit adder for signal <n0928[31:0]> created at line 124.
    Found 32-bit adder for signal <n0933[31:0]> created at line 134.
    Found 32-bit adder for signal <n0939[31:0]> created at line 144.
    Found 64-bit shifter logical left for signal <old_square_bitboard> created at line 36
    Found 64-bit shifter logical left for signal <new_square_bitboard> created at line 37
    Found 1472-bit shifter logical right for signal <n1051> created at line 76
    Found 1472-bit shifter logical right for signal <n1055> created at line 104
    Found 1472-bit shifter logical right for signal <n1059> created at line 114
    Found 1472-bit shifter logical right for signal <n1063> created at line 124
    Found 1472-bit shifter logical right for signal <n1067> created at line 134
    Found 1472-bit shifter logical right for signal <n1071> created at line 144
    Found 1472-bit shifter logical left for signal <n1050> created at line 76
    Found 1472-bit shifter logical left for signal <n1054> created at line 104
    Found 1472-bit shifter logical left for signal <n1058> created at line 114
    Found 1472-bit shifter logical left for signal <n1062> created at line 124
    Found 1472-bit shifter logical left for signal <n1066> created at line 134
    Found 1472-bit shifter logical left for signal <n1070> created at line 144
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 728 Multiplexer(s).
	inferred  14 Combinational logic shifter(s).
Unit <Move_Verify> synthesized.

Synthesizing Unit <White_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_white.v".
WARNING:Xst:647 - Input <piece_bitboards_flattened<383:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Position> synthesized.

Synthesizing Unit <Black_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_black.v".
WARNING:Xst:647 - Input <piece_bitboards_flattened<767:384>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Position> synthesized.

Synthesizing Unit <All_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_all.v".
    Summary:
	no macro.
Unit <All_Position> synthesized.

Synthesizing Unit <White_Pawn_Push>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_push.v".
WARNING:Xst:647 - Input <white_pawn<63:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Pawn_Push> synthesized.

Synthesizing Unit <White_Pawn_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_attack.v".
WARNING:Xst:647 - Input <white_pawns<63:57>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Pawn_Attack> synthesized.

Synthesizing Unit <Black_Pawn_Push>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_push.v".
WARNING:Xst:647 - Input <black_pawn<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Pawn_Push> synthesized.

Synthesizing Unit <Black_Pawn_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_attack.v".
WARNING:Xst:647 - Input <black_pawns<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Pawn_Attack> synthesized.

Synthesizing Unit <Diagonal_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\diagonal_attack.v".
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_5_OUT> created at line 25.
    Found 64-bit subtractor for signal <occupied[63]_GND_11_o_sub_20_OUT> created at line 38.
    Found 64-bit subtractor for signal <occupied[63]_GND_11_o_sub_28_OUT> created at line 39.
    Found 64-bit subtractor for signal <occupied[63]_GND_11_o_sub_48_OUT> created at line 38.
    Found 64-bit subtractor for signal <occupied[63]_GND_11_o_sub_56_OUT> created at line 39.
    Found 7-bit adder for signal <n0091> created at line 24.
    Found 32-bit adder for signal <n0054> created at line 25.
    Found 4-bit adder for signal <n0123[3:0]> created at line 26.
    Found 64-bit shifter logical left for signal <bishop> created at line 16
    Found 1856-bit shifter logical right for signal <n0048> created at line 25
    Found 1856-bit shifter logical right for signal <n0049> created at line 26
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Diagonal_Attack> synthesized.

Synthesizing Unit <Line_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\line_attack.v".
    Found 64-bit subtractor for signal <occupied[63]_GND_12_o_sub_8_OUT> created at line 34.
    Found 64-bit subtractor for signal <GND_12_o_GND_12_o_sub_69_OUT> created at line 34.
    Found 64-bit subtractor for signal <GND_12_o_GND_12_o_sub_150_OUT> created at line 34.
    Found 64-bit subtractor for signal <GND_12_o_GND_12_o_sub_188_OUT> created at line 34.
    Found 7-bit adder for signal <n0331> created at line 24.
    Found 64-bit shifter logical left for signal <rook> created at line 16
    Found 960-bit shifter logical right for signal <n0168> created at line 25
    Found 960-bit shifter logical right for signal <n0169> created at line 26
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Line_Attack> synthesized.

Synthesizing Unit <Knight_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\knight_attack.v".
    Summary:
	no macro.
Unit <Knight_Attack> synthesized.

Synthesizing Unit <King_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\king_attack.v".
    Summary:
	no macro.
Unit <King_Attack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 11-bit subtractor                                     : 6
 32-bit adder                                          : 6
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 64-bit subtractor                                     : 8
 7-bit adder                                           : 4
# Multiplexers                                         : 730
 1-bit 2-to-1 multiplexer                              : 713
 32-bit 2-to-1 multiplexer                             : 6
 64-bit 2-to-1 multiplexer                             : 11
# Logic shifters                                       : 20
 1472-bit shifter logical left                         : 6
 1472-bit shifter logical right                        : 6
 1856-bit shifter logical right                        : 2
 64-bit shifter logical left                           : 4
 960-bit shifter logical right                         : 2
# Xors                                                 : 78
 64-bit xor2                                           : 78

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 25
 11-bit subtractor                                     : 5
 32-bit adder                                          : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 64-bit subtractor                                     : 8
 7-bit adder                                           : 4
# Multiplexers                                         : 730
 1-bit 2-to-1 multiplexer                              : 713
 32-bit 2-to-1 multiplexer                             : 6
 64-bit 2-to-1 multiplexer                             : 11
# Logic shifters                                       : 19
 1472-bit shifter logical left                         : 5
 1472-bit shifter logical right                        : 6
 1856-bit shifter logical right                        : 2
 64-bit shifter logical left                           : 4
 960-bit shifter logical right                         : 2
# Xors                                                 : 78
 64-bit xor2                                           : 78

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Move_Verify> ...

Optimizing unit <Diagonal_Attack> ...

Optimizing unit <Line_Attack> ...

Optimizing unit <White_Position> ...

Optimizing unit <Black_Position> ...

Optimizing unit <All_Position> ...

Optimizing unit <White_Pawn_Push> ...

Optimizing unit <Black_Pawn_Push> ...

Optimizing unit <White_Pawn_Attack> ...

Optimizing unit <Black_Pawn_Attack> ...

Optimizing unit <Knight_Attack> ...

Optimizing unit <King_Attack> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Move_Verify, actual ratio is 42.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Move_Verify.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4564
#      GND                         : 1
#      LUT2                        : 268
#      LUT3                        : 155
#      LUT4                        : 416
#      LUT5                        : 745
#      LUT6                        : 1946
#      MUXCY                       : 522
#      VCC                         : 3
#      XORCY                       : 508
# IO Buffers                       : 1618
#      IBUF                        : 845
#      OBUF                        : 773

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                 3530  out of   9112    38%  
    Number used as Logic:              3530  out of   9112    38%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3530
   Number with an unused Flip Flop:    3530  out of   3530   100%  
   Number with an unused LUT:             0  out of   3530     0%  
   Number of fully used LUT-FF pairs:     0  out of   3530     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                        1618
 Number of bonded IOBs:                1618  out of    232   697% (*) 

Specific Feature Utilization:

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 22.474ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9131345018 / 773
-------------------------------------------------------------------------
Delay:               22.474ns (Levels of Logic = 31)
  Source:            old_rank<2> (PAD)
  Destination:       new_piece_bitboards_flattened<767> (PAD)

  Data Path: old_rank<2> to new_piece_bitboards_flattened<767>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           853   1.222   2.536  old_rank_2_IBUF (old_rank_2_IBUF)
     begin scope: 'da:rank<2>'
     LUT6:I0->O           19   0.203   1.436  Madd_n0054_Madd_xor<0>31 (n0054<2>1)
     LUT6:I0->O           21   0.203   1.361  Sh83211 (Sh8321)
     LUT5:I1->O            0   0.203   0.000  occupied[63]_diagonalMasks[959]_and_11_OUT<1>_mand1 (occupied[63]_diagonalMasks[959]_and_11_OUT<1>_mand1)
     MUXCY:DI->O           1   0.145   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<1> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<2> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<3> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<4> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<5> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<6> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<7> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<8> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<9> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<10> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<11> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<12> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<13> (Msub_occupied[63]_GND_11_o_sub_20_OUT_cy<13>)
     XORCY:CI->O           2   0.180   0.864  Msub_occupied[63]_GND_11_o_sub_20_OUT_xor<14> (occupied[63]_GND_11_o_sub_20_OUT<14>)
     LUT4:I0->O            1   0.203   0.000  Msub_occupied[63]_GND_11_o_sub_28_OUT_lut<14> (Msub_occupied[63]_GND_11_o_sub_28_OUT_lut<14>)
     MUXCY:S->O            1   0.172   0.000  Msub_occupied[63]_GND_11_o_sub_28_OUT_cy<14> (Msub_occupied[63]_GND_11_o_sub_28_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Msub_occupied[63]_GND_11_o_sub_28_OUT_xor<15> (occupied[63]_GND_11_o_sub_28_OUT<15>)
     LUT6:I5->O            1   0.205   0.924  diagonal_attack<55>1 (diagonal_attack<55>)
     end scope: 'da:diagonal_attack<55>'
     LUT6:I1->O            1   0.203   0.944  Mmux_move_is_valid289 (Mmux_move_is_valid288)
     LUT6:I0->O            1   0.203   0.944  Mmux_move_is_valid291 (Mmux_move_is_valid290)
     LUT6:I0->O            1   0.203   0.924  Mmux_move_is_valid297 (Mmux_move_is_valid296)
     LUT5:I0->O            1   0.203   0.924  Mmux_move_is_valid2109_SW0 (N32)
     LUT6:I1->O            1   0.203   0.827  Mmux_move_is_valid2109 (Mmux_move_is_valid2108)
     LUT6:I2->O          769   0.203   2.496  Mmux_move_is_valid2228 (move_is_valid_OBUF)
     LUT6:I1->O            1   0.203   0.579  new_piece_bitboards_flattened<767>1 (new_piece_bitboards_flattened_767_OBUF)
     OBUF:I->O                 2.571          new_piece_bitboards_flattened_767_OBUF (new_piece_bitboards_flattened<767>)
    ----------------------------------------
    Total                     22.474ns (7.136ns logic, 15.338ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.14 secs
 
--> 

Total memory usage is 5038300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

