$date
  Thu Dec 25 20:40:24 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_encoder_8to3 $end
$var reg 8 ! i[7:0] $end
$var reg 3 " y[2:0] $end
$scope module uut $end
$var reg 8 # i[7:0] $end
$var reg 3 $ y[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
b000 "
b00000001 #
b000 $
#50000000
b00000010 !
b001 "
b00000010 #
b001 $
#100000000
b00000100 !
b010 "
b00000100 #
b010 $
#150000000
b00001000 !
b011 "
b00001000 #
b011 $
#200000000
b00010000 !
b100 "
b00010000 #
b100 $
#250000000
b00100000 !
b101 "
b00100000 #
b101 $
#300000000
b01000000 !
b110 "
b01000000 #
b110 $
#350000000
b10000000 !
b111 "
b10000000 #
b111 $
#400000000
b00000000 !
b000 "
b00000000 #
b000 $
#450000000
