INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Verilog/debug exam/mohammedalsaedi/cx-203-debugging-exam-main/4-bit-counter-II/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Verilog/debug exam/mohammedalsaedi/debug_exam_project_task2/debug_exam_project_task2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
