{
  "module_name": "ddbridge-regs.h",
  "hash_id": "bdb82a1ba1988aa5796f9f3edecb8de9a681758c001c99cf528b9c1cb2af3bc5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/ddbridge/ddbridge-regs.h",
  "human_readable_source": " \n \n\n#ifndef __DDBRIDGE_REGS_H__\n#define __DDBRIDGE_REGS_H__\n\n \n \n\n#define SPI_CONTROL     0x10\n#define SPI_DATA        0x14\n\n \n \n\n#define GPIO_OUTPUT      0x20\n#define GPIO_INPUT       0x24\n#define GPIO_DIRECTION   0x28\n\n \n\n#define BOARD_CONTROL    0x30\n\n \n\n \n\n#define INTERRUPT_BASE   (0x40)\n\n#define INTERRUPT_ENABLE (INTERRUPT_BASE + 0x00)\n#define MSI1_ENABLE      (INTERRUPT_BASE + 0x04)\n#define MSI2_ENABLE      (INTERRUPT_BASE + 0x08)\n#define MSI3_ENABLE      (INTERRUPT_BASE + 0x0C)\n#define MSI4_ENABLE      (INTERRUPT_BASE + 0x10)\n#define MSI5_ENABLE      (INTERRUPT_BASE + 0x14)\n#define MSI6_ENABLE      (INTERRUPT_BASE + 0x18)\n#define MSI7_ENABLE      (INTERRUPT_BASE + 0x1C)\n\n#define INTERRUPT_STATUS (INTERRUPT_BASE + 0x20)\n#define INTERRUPT_ACK    (INTERRUPT_BASE + 0x20)\n\n \n#define TEMPMON_BASE\t\t\t(0x1c0)\n#define TEMPMON_CONTROL\t\t\t(TEMPMON_BASE + 0x00)\n\n#define TEMPMON_CONTROL_AUTOSCAN\t(0x00000002)\n#define TEMPMON_CONTROL_INTENABLE\t(0x00000004)\n#define TEMPMON_CONTROL_OVERTEMP\t(0x00008000)\n\n \n#define TEMPMON_SENSOR0\t\t\t(TEMPMON_BASE + 0x04)\n#define TEMPMON_SENSOR1\t\t\t(TEMPMON_BASE + 0x08)\n\n#define TEMPMON_FANCONTROL\t\t(TEMPMON_BASE + 0x10)\n\n \n \n\n#define I2C_COMMAND     (0x00)\n#define I2C_TIMING      (0x04)\n#define I2C_TASKLENGTH  (0x08)      \n#define I2C_TASKADDRESS (0x0C)      \n#define I2C_MONITOR     (0x1C)\n\n#define I2C_SPEED_400   (0x04030404)\n#define I2C_SPEED_100   (0x13121313)\n\n \n \n\n#define DMA_BASE_WRITE        (0x100)\n#define DMA_BASE_READ         (0x140)\n\n#define TS_CONTROL(_io)         ((_io)->regs + 0x00)\n#define TS_CONTROL2(_io)        ((_io)->regs + 0x04)\n\n \n \n\n#define DMA_BUFFER_CONTROL(_dma)       ((_dma)->regs + 0x00)\n#define DMA_BUFFER_ACK(_dma)           ((_dma)->regs + 0x04)\n#define DMA_BUFFER_CURRENT(_dma)       ((_dma)->regs + 0x08)\n#define DMA_BUFFER_SIZE(_dma)          ((_dma)->regs + 0x0c)\n\n \n \n\n#define CI_BASE                         (0x400)\n#define CI_CONTROL(i)                   (CI_BASE + (i) * 32 + 0x00)\n\n#define CI_DO_ATTRIBUTE_RW(i)           (CI_BASE + (i) * 32 + 0x04)\n#define CI_DO_IO_RW(i)                  (CI_BASE + (i) * 32 + 0x08)\n#define CI_READDATA(i)                  (CI_BASE + (i) * 32 + 0x0c)\n#define CI_DO_READ_ATTRIBUTES(i)        (CI_BASE + (i) * 32 + 0x10)\n\n#define CI_RESET_CAM                    (0x00000001)\n#define CI_POWER_ON                     (0x00000002)\n#define CI_ENABLE                       (0x00000004)\n#define CI_BYPASS_DISABLE               (0x00000010)\n\n#define CI_CAM_READY                    (0x00010000)\n#define CI_CAM_DETECT                   (0x00020000)\n#define CI_READY                        (0x80000000)\n\n#define CI_READ_CMD                     (0x40000000)\n#define CI_WRITE_CMD                    (0x80000000)\n\n#define CI_BUFFER_BASE                  (0x3000)\n#define CI_BUFFER_SIZE                  (0x0800)\n\n#define CI_BUFFER(i)                    (CI_BUFFER_BASE + (i) * CI_BUFFER_SIZE)\n\n \n \n\n#define LNB_BASE\t\t\t(0x400)\n#define LNB_CONTROL(i)\t\t\t(LNB_BASE + (i) * 0x20 + 0x00)\n\n#define LNB_CMD\t\t\t\t(7ULL << 0)\n#define LNB_CMD_NOP\t\t\t0\n#define LNB_CMD_INIT\t\t\t1\n#define LNB_CMD_LOW\t\t\t3\n#define LNB_CMD_HIGH\t\t\t4\n#define LNB_CMD_OFF\t\t\t5\n#define LNB_CMD_DISEQC\t\t\t6\n\n#define LNB_BUSY\t\t\tBIT_ULL(4)\n#define LNB_TONE\t\t\tBIT_ULL(15)\n\n#define LNB_BUF_LEVEL(i)\t\t(LNB_BASE + (i) * 0x20 + 0x10)\n#define LNB_BUF_WRITE(i)\t\t(LNB_BASE + (i) * 0x20 + 0x14)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}