

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Thu Dec 12 16:35:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1302|    66965|  13.020 us|  0.670 ms|  1303|  66966|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_mod_inverse_fu_133        |mod_inverse        |      265|    33793|  2.650 us|  0.338 ms|  265|  33793|       no|
        |grp_mod_exp_fu_139            |mod_exp            |      520|    66183|  5.200 us|  0.662 ms|  520|  66183|       no|
        |grp_mod_exp_fu_146            |mod_exp            |      520|    66183|  5.200 us|  0.662 ms|  520|  66183|       no|
        |grp_multi_stage_mul_h_fu_153  |multi_stage_mul_h  |      131|      131|  1.310 us|  1.310 us|  131|    131|       no|
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MOD_PRODUCT  |      384|      384|         3|          -|          -|   128|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2097|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|   16074|  15207|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1475|    -|
|Register         |        -|    -|    3749|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   19823|  18779|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      18|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |add_256ns_256ns_256_2_1_U32        |add_256ns_256ns_256_2_1        |        0|   0|   580|   132|    0|
    |control_s_axi_U                    |control_s_axi                  |        0|   0|  1352|  2600|    0|
    |grp_mod_exp_fu_139                 |mod_exp                        |        0|   0|  3922|  4232|    0|
    |grp_mod_exp_fu_146                 |mod_exp                        |        0|   0|  3922|  4232|    0|
    |grp_mod_inverse_fu_133             |mod_inverse                    |        0|   0|  2869|  2558|    0|
    |grp_multi_stage_mul_h_fu_153       |multi_stage_mul_h              |        0|   0|  1871|   515|    0|
    |urem_256ns_256s_128_260_seq_1_U30  |urem_256ns_256s_128_260_seq_1  |        0|   0|   779|   469|    0|
    |urem_256ns_256s_128_260_seq_1_U31  |urem_256ns_256s_128_260_seq_1  |        0|   0|   779|   469|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                              |                               |        0|   0| 16074| 15207|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |i_2_fu_266_p2                      |         +|   0|  0|   15|           8|           1|
    |m_V_fu_289_p2                      |         +|   0|  0|  136|         129|         129|
    |ret_V_1_fu_176_p2                  |         +|   0|  0|  136|         129|           2|
    |ret_V_2_fu_283_p2                  |         +|   0|  0|  137|         130|         130|
    |ret_V_fu_166_p2                    |         +|   0|  0|  136|         129|           2|
    |h_V_1_fu_344_p2                    |         -|   0|  0|  136|         129|         129|
    |m_V_1_fu_368_p2                    |         -|   0|  0|  136|         129|         129|
    |sub_ln186_1_fu_228_p2              |         -|   0|  0|  135|         128|         128|
    |sub_ln186_fu_222_p2                |         -|   0|  0|  135|         128|         128|
    |t_V_fu_314_p2                      |         -|   0|  0|  136|         129|         129|
    |and_ln1031_fu_372_p2               |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_fu_340_p2              |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln1031_fu_364_p2              |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln1035_1_fu_303_p2            |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln1035_fu_216_p2              |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln73_fu_260_p2                |      icmp|   0|  0|   11|           8|           9|
    |ap_block_state263_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |a_V_fu_234_p3                      |    select|   0|  0|  128|           1|         128|
    |h_V_2_fu_349_p3                    |    select|   0|  0|  129|           1|         129|
    |m_V_2_fu_378_p3                    |    select|   0|  0|  129|           1|         129|
    |m_V_3_fu_385_p3                    |    select|   0|  0|  129|           1|         129|
    |t_V_3_fu_319_p3                    |    select|   0|  0|  129|           1|         129|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 2097|        1699|        2078|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+------+-----------+-----+-----------+
    |     Name    |  LUT | Input Size| Bits| Total Bits|
    +-------------+------+-----------+-----+-----------+
    |a_V_1_fu_98  |     9|          2|  128|        256|
    |ap_NS_fsm    |  1439|        271|    1|        271|
    |i_fu_94      |     9|          2|    8|         16|
    |lhs_1_fu_90  |     9|          2|  129|        258|
    |lhs_fu_86    |     9|          2|  129|        258|
    +-------------+------+-----------+-----+-----------+
    |Total        |  1475|        279|  395|       1059|
    +-------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |a_V_1_fu_98                                |  128|   0|  128|          0|
    |a_V_reg_546                                |  128|   0|  128|          0|
    |ap_CS_fsm                                  |  270|   0|  270|          0|
    |d_read_reg_463                             |  256|   0|  256|          0|
    |dp_V_reg_520                               |  128|   0|  128|          0|
    |dq_V_reg_525                               |  128|   0|  128|          0|
    |grp_mod_exp_fu_139_ap_start_reg            |    1|   0|    1|          0|
    |grp_mod_exp_fu_146_ap_start_reg            |    1|   0|    1|          0|
    |grp_mod_inverse_fu_133_ap_start_reg        |    1|   0|    1|          0|
    |grp_multi_stage_mul_h_fu_153_ap_start_reg  |    1|   0|    1|          0|
    |h_V_2_reg_581                              |  129|   0|  129|          0|
    |i_fu_94                                    |    8|   0|    8|          0|
    |lhs_1_fu_90                                |  129|   0|  129|          0|
    |lhs_fu_86                                  |  129|   0|  129|          0|
    |lhs_load_1_reg_560                         |  129|   0|  129|          0|
    |m_V_3_reg_586                              |  129|   0|  129|          0|
    |m_V_reg_570                                |  129|   0|  129|          0|
    |mp_V_reg_535                               |  128|   0|  128|          0|
    |mq_V_reg_540                               |  128|   0|  128|          0|
    |p_read_reg_476                             |  128|   0|  128|          0|
    |q_inv_V_reg_530                            |  128|   0|  128|          0|
    |q_read_reg_469                             |  128|   0|  128|          0|
    |ret_V_1_reg_495                            |  129|   0|  129|          0|
    |ret_V_2_reg_565                            |  130|   0|  130|          0|
    |ret_V_reg_490                              |  129|   0|  129|          0|
    |t_V_3_reg_576                              |  129|   0|  129|          0|
    |urem_ln1514_1_reg_515                      |  128|   0|  128|          0|
    |urem_ln1514_reg_510                        |  128|   0|  128|          0|
    |y_read_reg_457                             |  256|   0|  256|          0|
    |zext_ln1496_reg_483                        |  128|   0|  129|          1|
    |zext_ln186_reg_551                         |  128|   0|  130|          2|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 3749|   0| 3752|          3|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           rsa|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

