#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Jun 15 00:37:57 2018
# Process ID: 16188
# Current directory: /home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.runs/synth_1
# Command line: vivado -log calcula.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calcula.tcl
# Log file: /home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.runs/synth_1/calcula.vds
# Journal file: /home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source calcula.tcl -notrace
Command: synth_design -top calcula -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.715 ; gain = 185.312 ; free physical = 3179 ; free virtual = 12350
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calcula' [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:42]
INFO: [Synth 8-3491] module 'somador_subtrator' declared at '/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:34' bound to instance 'soma' of component 'somador_subtrator' [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:56]
INFO: [Synth 8-638] synthesizing module 'somador_subtrator' [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'somador_subtrator' (1#1) [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:43]
INFO: [Synth 8-3491] module 'somador_subtrator' declared at '/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:34' bound to instance 'subtracao' of component 'somador_subtrator' [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:64]
WARNING: [Synth 8-614] signal 's_soma' is read in the process but is not in the sensitivity list [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:73]
WARNING: [Synth 8-614] signal 'e_soma' is read in the process but is not in the sensitivity list [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:73]
WARNING: [Synth 8-614] signal 's_subtracao' is read in the process but is not in the sensitivity list [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:73]
WARNING: [Synth 8-614] signal 'e_subtracao' is read in the process but is not in the sensitivity list [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'calcula' (2#1) [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.184 ; gain = 226.781 ; free physical = 3135 ; free virtual = 12307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.184 ; gain = 226.781 ; free physical = 3136 ; free virtual = 12308
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/constrs_1/imports/PED/Basys3_Master.xdc]
Finished Parsing XDC File [/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/constrs_1/imports/PED/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1456.203 ; gain = 0.000 ; free physical = 2940 ; free virtual = 12148
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2942 ; free virtual = 12151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2943 ; free virtual = 12151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2943 ; free virtual = 12151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2928 ; free virtual = 12136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calcula 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module somador_subtrator 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2909 ; free virtual = 12119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2870 ; free virtual = 12084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2870 ; free virtual = 12084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2862 ; free virtual = 12076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2862 ; free virtual = 12076
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2863 ; free virtual = 12077
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2863 ; free virtual = 12077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2863 ; free virtual = 12077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2862 ; free virtual = 12076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2862 ; free virtual = 12076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |     3|
|3     |LUT4 |     1|
|4     |LUT5 |     2|
|5     |LUT6 |     9|
|6     |IBUF |    12|
|7     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.203 ; gain = 555.801 ; free physical = 2863 ; free virtual = 12076
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1456.203 ; gain = 112.469 ; free physical = 2863 ; free virtual = 12077
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1456.211 ; gain = 555.809 ; free physical = 2863 ; free virtual = 12077
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1456.211 ; gain = 457.078 ; free physical = 2853 ; free virtual = 12069
INFO: [Common 17-1381] The checkpoint '/home/phantoo/git/hub/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.runs/synth_1/calcula.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1480.215 ; gain = 0.000 ; free physical = 2852 ; free virtual = 12069
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 00:38:27 2018...
