// Seed: 3050512458
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3
);
  logic id_4, id_5 = 1;
endmodule
