%Warning-WIDTHEXPAND: /openlane/designs/traffic_light/src/tlight.v:22:20: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                        : ... note: In instance 'light'
   22 |             count3 <= 1'b0;
      |                    ^~
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.018
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
