static int F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nif ( V_2 >= V_4 || V_1 >= V_5 [ V_2 ] )\r\nreturn - V_6 ;\r\nF_3 ( V_2 , V_1 ,\r\nF_4 ( V_7 ) ) ;\r\nF_5 ( V_2 , V_1 , true ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_6 ( unsigned int V_2 )\r\n{\r\nF_2 ( L_2 , V_3 , V_2 ) ;\r\nif ( V_2 >= V_4 )\r\nreturn - V_6 ;\r\nF_7 ( V_2 , false ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_9 ( V_2 >= V_4 || V_1 >= V_8 ) ;\r\nF_5 ( V_2 , V_1 , true ) ;\r\nF_10 ( 0 ) ;\r\n}\r\nstatic void F_11 ( unsigned int V_2 )\r\n{\r\nF_2 ( L_2 , V_3 , V_2 ) ;\r\nF_9 ( V_2 >= V_4 ) ;\r\nF_7 ( V_2 , true ) ;\r\nF_12 ( true ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_14 ( V_9 ) ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nif ( F_16 () == V_10 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3 \n\t"\r\n"isb \n\t"\r\n"dsb "\r\n: : "r" (0x400) );\r\n}\r\nF_14 ( V_11 ) ;\r\nF_17 ( F_18 () ) ;\r\n}\r\nstatic int F_19 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nT_1 V_12 = V_2 ?\r\nF_20 ( V_1 )\r\n: F_21 ( V_1 ) ;\r\nreturn ! ( F_22 ( V_13 + V_14 ) & V_12 ) ;\r\n}\r\nstatic int F_23 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned V_15 ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_9 ( V_2 >= V_4 || V_1 >= V_8 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_16 / V_17 ; ++ V_15 ) {\r\nF_2 ( L_3 ,\r\nV_3 , V_1 , V_2 ,\r\nF_22 ( V_13 + V_14 ) ) ;\r\nif ( F_19 ( V_1 , V_2 ) ||\r\nF_24 ( V_1 , V_2 ) )\r\nreturn 0 ;\r\nF_25 ( V_17 ) ;\r\n}\r\nreturn - V_18 ;\r\n}\r\nstatic void F_26 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_3 ( V_2 , V_1 , F_4 ( V_7 ) ) ;\r\n}\r\nstatic void F_27 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_9 ( V_2 >= V_4 || V_1 >= V_8 ) ;\r\nF_5 ( V_2 , V_1 , false ) ;\r\nF_3 ( V_2 , V_1 , 0 ) ;\r\n}\r\nstatic void F_28 ( unsigned int V_2 )\r\n{\r\nF_2 ( L_2 , V_3 , V_2 ) ;\r\nF_9 ( V_2 >= V_4 ) ;\r\nF_7 ( V_2 , false ) ;\r\nF_12 ( false ) ;\r\n}\r\nstatic void T_2 F_29 ( unsigned int V_19 )\r\n{\r\nasm volatile (" \n"\r\n" cmp r0, #1 \n"\r\n" bxne lr \n"\r\n" b cci_enable_port_for_self ");\r\n}\r\nstatic int T_3 F_30 ( void )\r\n{\r\nunsigned int V_20 , V_1 , V_2 ;\r\nint V_21 , V_22 ;\r\nT_1 V_23 , V_24 , V_25 ;\r\nstruct V_26 * V_27 ;\r\nV_27 = F_31 ( NULL , NULL ,\r\nL_4 ) ;\r\nV_13 = F_32 ( V_27 , 0 ) ;\r\nif ( ! V_13 )\r\nreturn - V_28 ;\r\nV_23 = F_22 ( V_13 + V_29 ) & 0xf ;\r\nV_24 = F_22 ( V_13 + V_30 ) & 0xf ;\r\nif ( V_23 >= V_4 || V_24 >= V_4 )\r\nreturn - V_6 ;\r\nV_25 = F_22 ( V_13 + V_31 ) ;\r\nV_5 [ V_23 ] = ( V_25 >> 16 ) & 0xf ;\r\nV_5 [ V_24 ] = ( V_25 >> 20 ) & 0xf ;\r\nV_22 = F_33 ( V_27 , 0 ) ;\r\nV_21 = F_34 ( V_13 + V_32 , V_23 , V_22 ) ;\r\nif ( V_21 )\r\nreturn V_21 ;\r\nif ( ! F_35 () )\r\nreturn - V_28 ;\r\nV_20 = F_18 () ;\r\nV_1 = F_36 ( V_20 , 0 ) ;\r\nV_2 = F_36 ( V_20 , 1 ) ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nif ( V_2 >= V_4 || V_1 >= V_5 [ V_2 ] ) {\r\nF_37 ( L_5 , V_3 ) ;\r\nreturn - V_6 ;\r\n}\r\nV_21 = F_38 ( & V_33 ) ;\r\nif ( ! V_21 ) {\r\nF_39 ( F_29 ) ;\r\nF_9 ( F_40 ( F_15 ) != 0 ) ;\r\nF_41 ( L_6 ) ;\r\n}\r\nreturn V_21 ;\r\n}
