## MIPS指令

### 寄存器

```
enum regs {    RAX  =  0,    RBX  =  1,    RCX  =  2,    RDX  =  3,    REX  =  4,    RFX  =  5,    RGX  =  6,    RHX  =  7,        EFL  =  8,    RFP  =  9,    RFPO =  10,    ZERO =  11,    RBP  =  12,};

```

### 指令系统

#### add & addu & addi & addiu

```
    AddReg4Imm2Reg = 0x10,    AddReg4Reg2Reg = 0x11,    AddReg4Mem2Reg = 0x12,    AddReg4Imm2Mem = 0x13,    AddReg4Reg2Mem = 0x14,    AddReg4Mem2Mem = 0x15,//delete
```
```
0x400d60:       addiu   $v1, $fp, 0x30
							AddReg4Imm2Reg,RFP,0x30,RBX,
```

#### sub & subu

```
    SubReg4Imm2Reg = 0x26,    SubReg4Reg2Reg = 0x27,    SubReg4Mem2Reg = 0x28,    SubReg4Imm2Mem = 0x29,    SubReg4Reg2Mem = 0x2a,    SubReg4Mem2Mem = 0x2b,//delete
```
#### mul & mulu

```
    MulReg4Imm2Reg = 0x30,    MulReg4Reg2Reg = 0x31,    MulReg4Mem2Reg = 0x32,    MulReg4Imm2Mem = 0x33,    MulReg4Reg2Mem = 0x34,    MulReg4Mem2Mem = 0x35,//delete
```

#### and & andi

```
    AndReg4Imm2Reg = 0x70,    AndReg4Reg2Reg = 0x71,    AndReg4Mem2Reg = 0x72,    AndReg4Imm2Mem = 0x73,    AndReg4Reg2Mem = 0x74,    AndReg4Mem2Mem = 0x75,//delete
```
```
0x400d74:       andi    $v0, $v0, 0xff
							AndReg4Imm2Reg,RAX,0xff,RAX,
```

#### or & ori

```
    OrReg4Imm2Reg  = 0x80,    OrReg4Reg2Reg  = 0x81,    OrReg4Mem2Reg  = 0x82,    OrReg4Imm2Mem  = 0x83,    OrReg4Reg2Mem  = 0x84,    OrReg4Mem2Mem  = 0x85,//delete
```
 
#### xor & xori

```
    XorReg4Imm2Reg = 0x66,    XorReg4Reg2Reg = 0x67,    XorReg4Mem2Reg = 0x68,    XorReg4Imm2Mem = 0x69,    XorReg4Reg2Mem = 0x6a,    XorReg4Mem2Mem = 0x6b,//delete
```
```
0x400d80:       xor     $v0, $v1, $v0
							XorReg4Reg2Reg,RBX,RAX,RAX,
```

#### nor 

```
    NorReg4Imm2Reg = 0xa0,    NorReg4Reg2Reg = 0xa1,    NorReg4Mem2Reg = 0xa2,    NorReg4Imm2Mem = 0xa3,    NorReg4Reg2Mem = 0xa4,
```


#### sll & sla & sllv

```
    SllReg4Imm2Reg = 0x50,    SllReg4Reg2Reg = 0x51,    SllReg4Mem2Reg = 0x52,    SllReg4Imm2Mem = 0x53,    SllReg4Reg2Mem = 0x54,    SllReg4Mem2Mem = 0x55,//delete
```
```
0x400d78:       sll     $v0, $v0, 0x18
							SllReg4Imm2Reg,RAX,0x18,RAX,
```

#### srl & sra & srlv & srav

```
    SraReg4Imm2Reg = 0x46,    SraReg4Reg2Reg = 0x47,    SraReg4Mem2Reg = 0x48,    SraReg4Imm2Mem = 0x49,    SraReg4Reg2Mem = 0x4a,    SraReg4Mem2Mem = 0x4b,//delete
```
```
0x400d7c:       sra     $v0, $v0, 0x18
						SraReg4Imm2Reg,RAX,0x18,RAX,
```
####  lui

```

```

#### lw & lb & lbu

```
    MovImm2Reg = 0x01,    MovMem2Reg = 0x02,
```
```
0x400d5c:       lbu     $v0, 0x1a($fp)
						MovImm2Reg,0x1a,RFPO,
						MovMem2Reg,RFP,RAX,
```

#### sw & sb

```
	MovImm2Reg = 0x01,
    MovReg2Mem = 0x04,
```
```    MovReg2Reg = 0x03,    MovImm2Mem = 0x05,    MovMem2Mem = 0x06,//delete
``` 

```e.g
0x400d48:       sb      $zero, 0x19($fp) 
						MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
						MovReg2Mem,ZERO,RFP,
```

#### slt & sltu

```    SetLessThanReg      = 0x87,
```

#### slti & sltiu

```
	 SetLessThanImm      = 0x86,
```
```
0x400da0:       sltiu   $v0, $v0, 6
							SetLessThanImm,RAX,0x06,RAX,
```

#### beq

```    BranchIfEquelZero   = 0x8a,    BranchIfEquelReg    = 0x8b,
```

#### bne

```
    BranchNotEquelZero  = 0x88,    BranchNotEquelReg   = 0x89,
```
```
0x400da4:       bnez    $v0, 0x400d5c
						BranchNotEquelZero,RAX,Gloable Offset,
```

#### b

```
    Jmp = 0x90,
```

```e.g
0x400d54:       b       0x400d9c
						Jmp,gloable offset,
```

#### nop

```
	Nop = 0x91,
```

#### ret

```
    Ret = 0xFF,
```

---

```mips指令第一层转换 demo2
0x400d48:       sb      $zero, 0x19($fp) 
										MovImm2Reg,0x19,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d4c:       sb      $zero, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d50:       sb      $zero, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d54:       b       0x400d9c
										Jmp,gloable offset,
0x400d58:       nop
										Nop,
0x400d5c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d60:       addiu   $v1, $fp, 0x30
										AddReg4Imm2Reg,RFP,0x30,RBX,
0x400d64:       addu    $v0, $v1, $v0
										AddReg4Reg2Reg,RBX,RAX,RAX,
0x400d68:       lb      $v1, -0xc($v0)
										MovImm2Reg,-0xc,RFPO,
										MovMem2Reg,RAX,RBX,
0x400d6c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d70:       addiu   $v0, $v0, 0x31
										AddReg4Imm2Reg,RAX,0x31,RAX,
0x400d74:       andi    $v0, $v0, 0xff
										AndReg4Imm2Reg,RAX,0xff,RAX,
0x400d78:       sll     $v0, $v0, 0x18
										SllReg4Imm2Reg,RAX,0x18,RAX,
0x400d7c:       sra     $v0, $v0, 0x18
										SraReg4Imm2Reg,RAX,0x18,RAX,
0x400d80:       xor     $v0, $v1, $v0
										XorReg4Reg2Reg,RBX,RAX,RAX,
0x400d84:       sll     $v0, $v0, 0x18
										SllReg4Imm2Reg,RAX,0x18,RAX,
0x400d88:       sra     $v0, $v0, 0x18
										SraReg4Imm2Reg,RAX,0x18,RAX,
0x400d8c:       sb      $v0, 0x19($fp)
										MovImm2Reg,0x19,RFPO,
										MovReg2Mem,RAX,RFP,
0x400d90:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d94:       addiu   $v0, $v0, 1
										AddReg4Imm2Reg,RAX,0x01,RAX,
0x400d98:       sb      $v0, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovReg2Mem,RAX,RFP,
0x400d9c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,RFPO,
										MovMem2Reg,RFP,RAX,
0x400da0:       sltiu   $v0, $v0, 6
										SetLessThanImm,RAX,0x06,RAX,
0x400da4:       bnez    $v0, 0x400d5c
										BranchNotEquelZero,RAX,Gloable Offset,
0x400da8:       nop
										Nop,
```
``` mips指令第二层转换
enum opcodes{

    MovImm2Reg = 0x01,
    MovMem2Reg = 0x02,
    MovReg2Reg = 0x03,
    MovReg2Mem = 0x04,
    MovImm2Mem = 0x05,
    MovMem2Mem = 0x06,//delete

    AddReg4Imm2Reg = 0x10,
    AddReg4Reg2Reg = 0x11,
    AddReg4Mem2Reg = 0x12,
    AddReg4Imm2Mem = 0x13,
    AddReg4Reg2Mem = 0x14,
    AddReg4Mem2Mem = 0x15,//delete

    SubReg4Imm2Reg = 0x26,
    SubReg4Reg2Reg = 0x27,
    SubReg4Mem2Reg = 0x28,
    SubReg4Imm2Mem = 0x29,
    SubReg4Reg2Mem = 0x2a,
    SubReg4Mem2Mem = 0x2b,//delete

    MulReg4Imm2Reg = 0x30,
    MulReg4Reg2Reg = 0x31,
    MulReg4Mem2Reg = 0x32,
    MulReg4Imm2Mem = 0x33,
    MulReg4Reg2Mem = 0x34,
    MulReg4Mem2Mem = 0x35,//delete

    SraReg4Imm2Reg = 0x46,
    SraReg4Reg2Reg = 0x47,
    SraReg4Mem2Reg = 0x48,
    SraReg4Imm2Mem = 0x49,
    SraReg4Reg2Mem = 0x4a,
    SraReg4Mem2Mem = 0x4b,//delete

    SllReg4Imm2Reg = 0x50,
    SllReg4Reg2Reg = 0x51,
    SllReg4Mem2Reg = 0x52,
    SllReg4Imm2Mem = 0x53,
    SllReg4Reg2Mem = 0x54,
    SllReg4Mem2Mem = 0x55,//delete

    XorReg4Imm2Reg = 0x66,
    XorReg4Reg2Reg = 0x67,
    XorReg4Mem2Reg = 0x68,
    XorReg4Imm2Mem = 0x69,
    XorReg4Reg2Mem = 0x6a,
    XorReg4Mem2Mem = 0x6b,//delete

    AndReg4Imm2Reg = 0x70,
    AndReg4Reg2Reg = 0x71,
    AndReg4Mem2Reg = 0x72,
    AndReg4Imm2Mem = 0x73,
    AndReg4Reg2Mem = 0x74,
    AndReg4Mem2Mem = 0x75,//delete

    OrReg4Imm2Reg  = 0x80,
    OrReg4Reg2Reg  = 0x81,
    OrReg4Mem2Reg  = 0x82,
    OrReg4Imm2Mem  = 0x83,
    OrReg4Reg2Mem  = 0x84,
    OrReg4Mem2Mem  = 0x85,//delete

    NorReg4Imm2Reg = 0xa0,
    NorReg4Reg2Reg = 0xa1,
    NorReg4Mem2Reg = 0xa2,
    NorReg4Imm2Mem = 0xa3,
    NorReg4Reg2Mem = 0xa4,

    SetLessThanImm      = 0x86,
    SetLessThanReg      = 0x87,
    BranchNotEquelZero  = 0x88,
    BranchNotEquelReg   = 0x89,
    BranchIfEquelZero   = 0x8a,
    BranchIfEquelReg    = 0x8b,

    Jmp = 0x90,
    Nop = 0x91,

    PushImm = 0xb0,
    PushMem = 0xb1,
    PushReg = 0xb2,
    PopImm  = 0xb3,
    PopMem  = 0xb4,
    PopReg  = 0xb5,

    AtomAdd = 0xc0,
    AtomSub = 0xc1,
    AtomAnd = 0xc2,
    AtomXor = 0xc3,
    AtomOr  = 0xc4,
    AtomNor = 0xc5,
    AtomMul = 0xc6,
    AtomSll = 0xc7,
    AtomSra = 0xc8,

    Ret = 0xFF,
```

说明：
在代码测试的过程中，发现同一条指令中不能同出现对mem区域的两次操作，因此取消了所有关于`Addreg4mem2mem`之类的指令，代码以及指令进行重新调整。根据mips指令集同时增加了Nor运算指令。

---


```vm_codeTest

    /*demo 1    // MovImm2Reg,0x19,RFPO,    // MovReg2Mem,ZERO,RFP,    // MovImm2Mem,0x11,RFP,//cpu->v_rfp    // MovMem2Reg,RFP,RAX,//cpu->v_rax = 0x11    // MovReg2Reg,RAX,RBX,    */    /* demo 2    Nop,    MovImm2Reg,0x24,RFPO,    MovImm2Mem,0x11,RFP,    AddReg4Imm2Reg,RFP,0x30,RBX,    AddReg4Reg2Reg,RBX,RAX,RAX,    MovImm2Reg,-0xc,RFPO,    MovMem2Reg,RAX,RBX,//cpu->v_rbx = 0x11    */    /* demo 3    MovImm2Reg,0x24,RFPO,    AddReg4Imm2Reg,ZERO,0x1,RAX,//rax = 1    AddReg4Reg2Reg,RAX,RAX,RBX,//rbx = 2    AddReg4Reg2Mem,RBX,RAX,RFP,//mem[0x24]=3    AddReg4Mem2Reg,RAX,RFP,RCX,//rcx = 4    AddReg4Imm2Mem,RCX,0x1,RFP,//mem[0x24]=5    */    /*demo 4    MovImm2Reg,0x24,RFPO,//rfpo = 0x24    MovImm2Mem,0x11,RFP,//mem[0x24]=0x11    MovImm2Reg,-0x4,RFPO,//rfpo = -0x4    AddReg4Imm2Mem,ZERO,0x22,RFP,//mem[0x20]=0x22    MovMem2Reg,RFP,RAX,//rax = 0x22    */    /*    AddReg4Imm2Reg,ZERO,0x06,RAX,//rax=0x06    SubReg4Imm2Reg,RAX,0x04,RBX,//rbx=0x2    SllReg4Imm2Reg,RBX,0x18,RCX,//rcx=0x2000000    SraReg4Imm2Reg,RCX,0x18,RDX,//rdx=0x2    XorReg4Reg2Reg,RBX,RBX,RBX,//rbx=0    MovImm2Reg,0x12345678,RAX,//rax=0x12345678    SllReg4Imm2Reg,RAX,0x18,RAX,//rax = 0x78000000    SraReg4Imm2Reg,RAX,0x18,RAX,//rax = 0x78    OrReg4Imm2Reg,RAX,0x01,RBX,//rbx=0x79    NorReg4Imm2Reg,RAX,0x01,RCX,//rcx=-0x7a    */   /*   MovImm2Reg,0x11,RAX,   Jmp,0x7,   Nop,   Nop,   AddReg4Imm2Reg,RAX,0x01,RAX,   */
   
   /*
    MovImm2Reg,0x19,RFPO,    MovReg2Mem,ZERO,RFP,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,ZERO,RFP,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,ZERO,RFP,    Jmp,97,    Nop,    //branch here    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RFP,0x30,RBX,    AddReg4Reg2Reg,RBX,RAX,RAX,    MovImm2Reg,-0xc,RFPO,    MovMem2Reg,RAX,RBX,    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RAX,0x31,RAX,    AndReg4Imm2Reg,RAX,0xff,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,    XorReg4Reg2Reg,RBX,RAX,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,    MovImm2Reg,0x19,RFPO,    MovReg2Mem,RAX,RFP,    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RAX,0x01,RAX,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,RAX,RFP,    //jmp here    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    SetLessThanImm,RAX,0x06,RAX,    BranchNotEquelZero,RAX,21,    Nop,                               Ret,//RET
    */
	
	
```

```test demo

    uint8_t v1 = 0;    uint8_t i = 0;    for(i=0;i<6;i++){        v1 += passwd[i]^(49+i);    }
    
    //$fp+0x30-0xc = $fp+0x24
    //result_v0 = $fp+0x19

0x400e34:       sb      $zero, 0x19($fp)
0x400e38:       sb      $zero, 0x1a($fp)
0x400e3c:       sb      $zero, 0x1a($fp)
0x400e40:       b       0x400e94
0x400e44:       nop
0x400e48:       lbu     $v0, 0x1a($fp)
0x400e4c:       addiu   $v1, $fp, 0x30
0x400e50:       addu    $v0, $v1, $v0
0x400e54:       lb      $v1, -0xc($v0)
0x400e58:       lbu     $v0, 0x1a($fp)
0x400e5c:       addiu   $v0, $v0, 0x31
0x400e60:       andi    $v0, $v0, 0xff
0x400e64:       sll     $v0, $v0, 0x18
0x400e68:       sra     $v0, $v0, 0x18
0x400e6c:       xor     $v0, $v1, $v0
0x400e70:       sll     $v0, $v0, 0x18
0x400e74:       sra     $v0, $v0, 0x18

0x400e78:       andi    $v1, $v0, 0xff
0x400e7c:       lbu     $v0, 0x19($fp)
0x400e80:       addu    $v0, $v1, $v0

0x400e84:       sb      $v0, 0x19($fp)
0x400e88:       lbu     $v0, 0x1a($fp)
0x400e8c:       addiu   $v0, $v0, 1
0x400e90:       sb      $v0, 0x1a($fp)
0x400e94:       lbu     $v0, 0x1a($fp)
0x400e98:       sltiu   $v0, $v0, 6
0x400e9c:       bnez    $v0, 0x400e48
0x400ea0:       nop

    MovImm2Reg,0x19,RFPO,    MovReg2Mem,ZERO,RFP,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,ZERO,RFP,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,ZERO,RFP,    Jmp,115,    Nop,    //branch here 21    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RFP,0xc0,RBX,//0x30*4    MulReg4Imm2Reg,RAX,0x04,RAX,    AddReg4Reg2Reg,RBX,RAX,RAX,    MovImm2Reg,-0xc,RFPO,//-0xc    MovMem2Reg,RAX,RBX,    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RAX,0x31,RAX,    AndReg4Imm2Reg,RAX,0xff,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,    XorReg4Reg2Reg,RBX,RAX,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,        AndReg4Imm2Reg,RAX,0xff,RBX,    MovImm2Reg,0x19,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Reg2Reg,RBX,RAX,RAX,    MovImm2Reg,0x19,RFPO,    MovReg2Mem,RAX,RFP,    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    AddReg4Imm2Reg,RAX,0x01,RAX,    MovImm2Reg,0x1a,RFPO,    MovReg2Mem,RAX,RFP,    //jmp here    MovImm2Reg,0x1a,RFPO,    MovMem2Reg,RFP,RAX,    SetLessThanImm,RAX,0x06,RAX,    BranchNotEquelZero,RAX,21,    Nop,                               Ret,//RET    
    
```

#### 第二层到第三层原子指令转换

```
    PushImm = 0xb0,    PushMem = 0xb1,    PushReg = 0xb2,    PopImm  = 0xb3,    PopMem  = 0xb4,    PopReg  = 0xb5,
    
    AtomAdd = 0xc0,    AtomSub = 0xc1,    AtomAnd = 0xc2,    AtomXor = 0xc3,    AtomOr  = 0xc4,    AtomNor = 0xc5,    AtomMul = 0xc6,    AtomSll = 0xc7,    AtomSra = 0xc8,
```
```
    MovImm2Reg,0x19,RFPO,
    	PushImm,0x19,
    	PopReg,RFPO,    MovReg2Mem,ZERO,RFP,
    	PushReg,ZERO,
    	PopMem,RFP,    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovReg2Mem,ZERO,RFP,
    	PushReg,ZERO,
    	PopMem,RFP,    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovReg2Mem,ZERO,RFP,
    	PushReg,ZERO,
    	PopMem,RFP,    Jmp,115,    Nop,    //branch here 21    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovMem2Reg,RFP,RAX,
    	PushMem,RFP,
    	PopReg,RAX,    AddReg4Imm2Reg,RFP,0xc0,RBX,//0x30*4		PushReg,RFP,
		PushImm,0xc0,
		AtomAdd,
		PopReg,RBX,    MulReg4Imm2Reg,RAX,0x04,RAX,
    	PushReg,RAX,
    	PushImm,0x04,
    	AtomMul,
    	PopReg,RAX,    AddReg4Reg2Reg,RBX,RAX,RAX,
    	PushReg,RBX,
    	PushReg,RAX,
    	AtomAdd,
    	PopReg,RAX,    MovImm2Reg,-0xc,RFPO,//-0xc
    	PushImm,-0x1c,
    	PopReg,RFPO,    MovMem2Reg,RAX,RBX,
    	PushMem,RAX,
    	PopReg,RBX,    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovMem2Reg,RFP,RAX,
    	PushMem,RFP,
    	PopReg,RAX,    AddReg4Imm2Reg,RAX,0x31,RAX,
    	PushReg,RAX,
    	PushImm,0x31,
    	AtomAdd,
    	PopReg,RAX,    AndReg4Imm2Reg,RAX,0xff,RAX,
    	PushReg,RAX,
    	PushImm,0xff,
    	AtomAnd,
    	PopReg,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,
    	PushReg,RAX,
    	PushImm,0x18,
    	AtomSll,
    	PopReg,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,
    	PushReg,RAX,
    	PushImm,0x18,
    	AtomSra,
    	PopReg,RAX,    XorReg4Reg2Reg,RBX,RAX,RAX,
    	PushReg,RBX,
    	PushReg,RAX,
    	AtomXor,
    	PopReg,RAX,    SllReg4Imm2Reg,RAX,0x18,RAX,
    	PushReg,RAX,
    	PushImm,0x18,
    	AtomSll,
    	PopReg,RAX,    SraReg4Imm2Reg,RAX,0x18,RAX,
    	PushReg,RAX,
    	PushImm,0x18,
    	AtomSra,
    	PopReg,RAX,        AndReg4Imm2Reg,RAX,0xff,RBX,
    	PushReg,RAX,
    	PushImm,0xff,
    	AtomAnd,
    	PopReg,RBX,    MovImm2Reg,0x19,RFPO,
    	PushImm,0x19,
    	PopReg,RFPO,    MovMem2Reg,RFP,RAX,
    	PushMem,RFPO,
    	PopReg,RAX    AddReg4Reg2Reg,RBX,RAX,RAX,
    	PushReg,RBX,
    	PushReg,RAX,
    	AtomAdd,
    	PopReg,RAX,    MovImm2Reg,0x19,RFPO,
    	PushImm,0x19,
    	PopReg,RFPO,    MovReg2Mem,RAX,RFP,
    	PushReg,RAX,
    	PopMem,RFP,    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovMem2Reg,RFP,RAX,
    	PushMem,RFP,
    	PopReg,RAX,    AddReg4Imm2Reg,RAX,0x01,RAX,
    	PushReg,RAX,
    	PushImm,0x01,
    	AtomAdd,
    	PopReg,RAX,    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovReg2Mem,RAX,RFP,
    	PushReg,RAX,
    	PopMem,RFP,    //jmp here    MovImm2Reg,0x1a,RFPO,
    	PushImm,0x1a,
    	PopReg,RFPO,    MovMem2Reg,RFP,RAX,
    	PushMem,RFP,
    	PopReg,RAX,    SetLessThanImm,RAX,0x06,RAX,    BranchNotEquelZero,RAX,21,    Nop,                               Ret,//RET
```

---

```mips指令第一层转换 demo1 错误的 未修正的
0x400d48:       sb      $zero, 0x19($fp) 
										MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d4c:       sb      $zero, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d50:       sb      $zero, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovReg2Mem,ZERO,RFP,
0x400d54:       b       0x400d9c
										Jmp,gloable offset,
0x400d58:       nop
										Nop,
0x400d5c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d60:       addiu   $v1, $fp, 0x30
										AddReg4Imm2Reg,RFP,0x30,0x00,0x00,0x00,RBX,
0x400d64:       addu    $v0, $v1, $v0
										AddReg4Reg2Reg,RBX,RAX,RAX,
0x400d68:       lb      $v1, -0xc($v0)
										MovImm2Reg,-0xc,0x00,0x00,0x00,RFPO,
										MovMem2Reg,RAX,RBX,
0x400d6c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,-0xc,0x00,0x00,0x00,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d70:       addiu   $v0, $v0, 0x31
										AddReg4Imm2Reg,RAX,0x31,0x00,0x00,0x00,RAX,
0x400d74:       andi    $v0, $v0, 0xff
										AndReg4Imm2Reg,RAX,0xff,0x00,0x00,0x00,RAX,
0x400d78:       sll     $v0, $v0, 0x18
										SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
0x400d7c:       sra     $v0, $v0, 0x18
										SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
0x400d80:       xor     $v0, $v1, $v0
										XorReg4Reg2Reg,RBX,RAX,RAX,
0x400d84:       sll     $v0, $v0, 0x18
										SllReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
0x400d88:       sra     $v0, $v0, 0x18
										SraReg4Imm2Reg,RAX,0x18,0x00,0x00,0x00,RAX,
0x400d8c:       sb      $v0, 0x19($fp)
										MovImm2Reg,0x19,0x00,0x00,0x00,RFPO,
										MovReg2Mem,RAX,RFP,
0x400d90:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovMem2Reg,RFP,RAX,
0x400d94:       addiu   $v0, $v0, 1
										AddReg4Imm2Reg,RAX,0x01,0x00,0x00,0x00,RAX,
0x400d98:       sb      $v0, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovReg2Mem,RAX,RFP,
0x400d9c:       lbu     $v0, 0x1a($fp)
										MovImm2Reg,0x1a,0x00,0x00,0x00,RFPO,
										MovMem2Reg,RFP,RAX,
0x400da0:       sltiu   $v0, $v0, 6
										SetLessThanImm,RAX,0x06,0x00,0x00,0x00,RAX,
0x400da4:       bnez    $v0, 0x400d5c
										BranchNotEquelZero,RAX,Gloable Offset,
0x400da8:       nop
										Nop,

```
