Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug 12 19:10:54 2025
| Host         : LAPTOP-FQ2KK7JS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SD_init_test_wrapper_timing_summary_routed.rpt -pb SD_init_test_wrapper_timing_summary_routed.pb -rpx SD_init_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SD_init_test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.777        0.000                      0                  258        0.162        0.000                      0                  258       41.160        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.777        0.000                      0                  258        0.162        0.000                      0                  258       41.160        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.777ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.246ns (23.391%)  route 4.081ns (76.609%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.887    10.674    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X6Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[30]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X6Y140         FDRE (Setup_fdre_C_CE)      -0.169    88.451    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                 77.777    

Slack (MET) :             77.777ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.246ns (23.391%)  route 4.081ns (76.609%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.887    10.674    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X6Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[31]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X6Y140         FDRE (Setup_fdre_C_CE)      -0.169    88.451    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[31]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                 77.777    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[24]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[25]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[25]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[26]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[26]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[27]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[27]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[28]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[28]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.873ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.246ns (23.985%)  route 3.949ns (76.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.755    10.542    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y140         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[29]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.873    

Slack (MET) :             77.889ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.246ns (24.060%)  route 3.933ns (75.940%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.739    10.526    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[20]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y139         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[20]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 77.889    

Slack (MET) :             77.889ns  (required time - arrival time)
  Source:                 SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.246ns (24.060%)  route 3.933ns (75.940%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.803     5.347    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[4]/Q
                         net (fo=2, routed)           0.942     6.807    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg_n_0_[4]
    SLICE_X4Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.931 r  SD_init_test_i/SD_init_0/U0/cs_i_i_13/O
                         net (fo=2, routed)           0.643     7.574    SD_init_test_i/SD_init_0/U0/cs_i_i_13_n_0
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.153     7.727 r  SD_init_test_i/SD_init_0/U0/cs_i_i_9/O
                         net (fo=2, routed)           0.967     8.693    SD_init_test_i/SD_init_0/U0/cs_i_i_9_n_0
    SLICE_X4Y137         LUT4 (Prop_lut4_I1_O)        0.327     9.020 r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=11, routed)          0.642     9.663    SD_init_test_i/SD_init_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.124     9.787 r  SD_init_test_i/SD_init_0/U0/CMD0_tries[31]_i_1/O
                         net (fo=32, routed)          0.739    10.526    SD_init_test_i/SD_init_0/U0/CMD0_tries_0
    SLICE_X4Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    88.375    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[21]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X4Y139         FDRE (Setup_fdre_C_CE)      -0.205    88.415    SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[21]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                 77.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.672     1.576    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X7Y138         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[27]/Q
                         net (fo=1, routed)           0.112     1.829    SD_init_test_i/SD_init_0/U0/in14[28]
    SLICE_X6Y139         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf[28]_i_1/O
                         net (fo=1, routed)           0.000     1.874    SD_init_test_i/SD_init_0/U0/cmd_byte_buf[28]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.946     2.096    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X6Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[28]/C
                         clock pessimism             -0.503     1.592    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120     1.712    SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/response_test_byte_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.669     1.573    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X5Y133         FDRE                                         r  SD_init_test_i/SD_init_0/U0/response_test_byte_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  SD_init_test_i/SD_init_0/U0/response_test_byte_i_reg[7]/Q
                         net (fo=1, routed)           0.110     1.824    SD_init_test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X5Y132         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.940     2.090    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y132         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.503     1.586    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.075     1.661    SD_init_test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.577    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y138         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[35]/Q
                         net (fo=1, routed)           0.105     1.823    SD_init_test_i/SD_init_0/U0/in14[36]
    SLICE_X3Y137         LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf[36]_i_1/O
                         net (fo=1, routed)           0.000     1.868    SD_init_test_i/SD_init_0/U0/cmd_byte_buf[36]_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.946     2.096    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[36]/C
                         clock pessimism             -0.504     1.591    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.091     1.682    SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.577    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y138         FDSE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDSE (Prop_fdse_C_Q)         0.128     1.705 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[0]/Q
                         net (fo=1, routed)           0.054     1.760    SD_init_test_i/SD_init_0/U0/in14[1]
    SLICE_X3Y138         LUT6 (Prop_lut6_I4_O)        0.099     1.859 r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    SD_init_test_i/SD_init_0/U0/cmd_byte_buf[1]_i_1_n_0
    SLICE_X3Y138         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.948     2.098    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y138         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[1]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.091     1.668    SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.133%)  route 0.123ns (39.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.668     1.572    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y131         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.123     1.836    SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
    SLICE_X3Y130         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X3Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.940     2.090    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.504     1.585    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.092     1.677    SD_init_test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.642     1.546    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X8Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[0]/Q
                         net (fo=6, routed)           0.116     1.827    SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg_n_0_[0]
    SLICE_X9Y135         LUT5 (Prop_lut5_I2_O)        0.045     1.872 r  SD_init_test_i/SD_init_0/U0/cmd_bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    SD_init_test_i/SD_init_0/U0/cmd_bit_cnt[3]_i_1_n_0
    SLICE_X9Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.916     2.066    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X9Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[3]/C
                         clock pessimism             -0.506     1.559    
    SLICE_X9Y135         FDRE (Hold_fdre_C_D)         0.091     1.650    SD_init_test_i/SD_init_0/U0/cmd_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.671     1.575    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X2Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/Q
                         net (fo=12, routed)          0.116     1.856    SD_init_test_i/SD_init_0/U0/bit_cnt_reg_n_0_[2]
    SLICE_X3Y134         LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  SD_init_test_i/SD_init_0/U0/byte_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    SD_init_test_i/SD_init_0/U0/byte_buf[1]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.944     2.094    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/C
                         clock pessimism             -0.505     1.588    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.091     1.679    SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.671     1.575    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X2Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[2]/Q
                         net (fo=12, routed)          0.117     1.857    SD_init_test_i/SD_init_0/U0/bit_cnt_reg_n_0_[2]
    SLICE_X3Y134         LUT6 (Prop_lut6_I3_O)        0.045     1.902 r  SD_init_test_i/SD_init_0/U0/byte_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.902    SD_init_test_i/SD_init_0/U0/byte_buf[3]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.944     2.094    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/C
                         clock pessimism             -0.505     1.588    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.092     1.680    SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.667     1.571    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.138     1.873    SD_init_test_i/UART_TXmod_0/U0/r_SM_Main[1]
    SLICE_X2Y130         LUT4 (Prop_lut4_I0_O)        0.045     1.918 r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    SD_init_test_i/UART_TXmod_0/U0/r_SM_Main__0[1]
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.940     2.090    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.518     1.571    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.121     1.692    SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.886%)  route 0.140ns (40.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.667     1.571    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.140     1.875    SD_init_test_i/UART_TXmod_0/U0/r_SM_Main[1]
    SLICE_X2Y130         LUT4 (Prop_lut4_I1_O)        0.045     1.920 r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    SD_init_test_i/UART_TXmod_0/U0/r_SM_Main__0[2]
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.940     2.090    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.518     1.571    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.120     1.691    SD_init_test_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y134   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y138   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y138   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y134   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y134   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y134   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y134   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y136   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y137   SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.730ns  (logic 4.043ns (46.309%)  route 4.687ns (53.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.797     5.341    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           4.687    10.546    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.071 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.071    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/cs_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.895ns  (logic 3.981ns (67.523%)  route 1.915ns (32.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.804     5.348    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y136         FDSE                                         r  SD_init_test_i/SD_init_0/U0/cs_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDSE (Prop_fdse_C_Q)         0.456     5.804 r  SD_init_test_i/SD_init_0/U0/cs_i_reg/Q
                         net (fo=1, routed)           1.915     7.719    CS_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.243 r  CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.243    CS
    B15                                                               r  CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/sck_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.976ns (69.926%)  route 1.710ns (30.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.805     5.349    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X0Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/sck_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.805 r  SD_init_test_i/SD_init_0/U0/sck_i_reg/Q
                         net (fo=7, routed)           1.710     7.515    SCLK_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.035 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.035    SCLK
    A14                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/mosi_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.500ns  (logic 3.959ns (71.987%)  route 1.541ns (28.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.805     5.349    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/mosi_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.805 r  SD_init_test_i/SD_init_0/U0/mosi_i_reg/Q
                         net (fo=2, routed)           1.541     7.346    MOSI_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    10.849 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    10.849    MOSI
    A15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/mosi_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.345ns (82.082%)  route 0.294ns (17.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.672     1.576    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/mosi_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  SD_init_test_i/SD_init_0/U0/mosi_i_reg/Q
                         net (fo=2, routed)           0.294     2.011    MOSI_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.215 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.215    MOSI
    A15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/sck_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.362ns (79.049%)  route 0.361ns (20.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.672     1.576    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X0Y137         FDRE                                         r  SD_init_test_i/SD_init_0/U0/sck_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  SD_init_test_i/SD_init_0/U0/sck_i_reg/Q
                         net (fo=7, routed)           0.361     2.078    SCLK_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.299 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.299    SCLK
    A14                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/SD_init_0/U0/cs_i_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.367ns (75.411%)  route 0.446ns (24.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.671     1.575    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y136         FDSE                                         r  SD_init_test_i/SD_init_0/U0/cs_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDSE (Prop_fdse_C_Q)         0.141     1.716 r  SD_init_test_i/SD_init_0/U0/cs_i_reg/Q
                         net (fo=1, routed)           0.446     2.162    CS_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.387 r  CS_OBUF_inst/O
                         net (fo=0)                   0.000     3.387    CS
    B15                                                               r  CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.390ns (47.254%)  route 1.551ns (52.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.667     1.571    SD_init_test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y130         FDRE                                         r  SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  SD_init_test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.551     3.286    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.512 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.512    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.942ns  (logic 1.698ns (24.457%)  route 5.244ns (75.543%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           1.162     6.818    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X1Y136         LUT6 (Prop_lut6_I0_O)        0.124     6.942 r  SD_init_test_i/SD_init_0/U0/byte_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     6.942    SD_init_test_i/SD_init_0/U0/byte_buf[6]_i_1_n_0
    SLICE_X1Y136         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.043    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y136         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[6]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 1.698ns (24.881%)  route 5.126ns (75.119%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           1.044     6.699    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X3Y134         LUT5 (Prop_lut5_I0_O)        0.124     6.823 r  SD_init_test_i/SD_init_0/U0/byte_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     6.823    SD_init_test_i/SD_init_0/U0/byte_buf[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677     5.042    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 1.698ns (25.818%)  route 4.878ns (74.182%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.796     6.452    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X1Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.576 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     6.576    SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.043    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 1.698ns (26.180%)  route 4.787ns (73.820%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.706     6.361    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  SD_init_test_i/SD_init_0/U0/byte_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     6.485    SD_init_test_i/SD_init_0/U0/byte_buf[4]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677     5.042    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X2Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[4]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.300ns  (logic 1.698ns (26.950%)  route 4.602ns (73.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.520     6.176    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X1Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  SD_init_test_i/SD_init_0/U0/byte_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     6.300    SD_init_test_i/SD_init_0/U0/byte_buf[2]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.043    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 1.698ns (26.962%)  route 4.599ns (73.038%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.517     6.173    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X1Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.297 r  SD_init_test_i/SD_init_0/U0/byte_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     6.297    SD_init_test_i/SD_init_0/U0/byte_buf[5]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678     5.043    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.698ns (27.732%)  route 4.424ns (72.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.343     5.998    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.122 r  SD_init_test_i/SD_init_0/U0/byte_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    SD_init_test_i/SD_init_0/U0/byte_buf[1]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677     5.042    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[1]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.698ns (27.746%)  route 4.421ns (72.254%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.081     5.531    SD_init_test_i/SD_init_0/U0/miso
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     5.655 r  SD_init_test_i/SD_init_0/U0/byte_buf[7]_i_2/O
                         net (fo=8, routed)           0.340     5.995    SD_init_test_i/SD_init_0/U0/byte_buf[1]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     6.119 r  SD_init_test_i/SD_init_0/U0/byte_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     6.119    SD_init_test_i/SD_init_0/U0/byte_buf[3]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677     5.042    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.463ns (29.534%)  route 3.491ns (70.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         3.491     4.954    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X8Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.613     4.978    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X8Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[20]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.463ns (29.534%)  route 3.491ns (70.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         3.491     4.954    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X8Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.613     4.978    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X8Y139         FDRE                                         r  SD_init_test_i/SD_init_0/U0/cmd_byte_buf_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.231ns (22.018%)  route 0.818ns (77.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.818     1.049    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.231ns (22.018%)  route 0.818ns (77.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.818     1.049    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.231ns (22.018%)  route 0.818ns (77.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.818     1.049    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X1Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/byte_buf_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.231ns (21.927%)  route 0.822ns (78.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.822     1.053    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X0Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X0Y135         FDRE                                         r  SD_init_test_i/SD_init_0/U0/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.231ns (21.323%)  route 0.852ns (78.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.852     1.083    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X2Y136         FDRE                                         r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X2Y136         FDRE                                         r  SD_init_test_i/SD_init_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/cs_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.231ns (21.323%)  route 0.852ns (78.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.852     1.083    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X3Y136         FDSE                                         r  SD_init_test_i/SD_init_0/U0/cs_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.945     2.095    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X3Y136         FDSE                                         r  SD_init_test_i/SD_init_0/U0/cs_i_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.085%)  route 0.864ns (78.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.864     1.095    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.942     2.092    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.085%)  route 0.864ns (78.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.864     1.095    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.942     2.092    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.085%)  route 0.864ns (78.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.864     1.095    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.942     2.092    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.085%)  route 0.864ns (78.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=116, routed)         0.864     1.095    SD_init_test_i/SD_init_0/U0/rst
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.942     2.092    SD_init_test_i/SD_init_0/U0/clk
    SLICE_X4Y134         FDRE                                         r  SD_init_test_i/SD_init_0/U0/CMD0_tries_reg[3]/C





