\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+v1610\+\_\+s\+::cbg\+\_\+pdsch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+ Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s__}{}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s__}\index{asn1::rrc\_nr::feature\_set\_dl\_v1610\_s::cbg\_pdsch\_processing\_type2\_different\_tb\_per\_slot\_r16\_s\_@{asn1::rrc\_nr::feature\_set\_dl\_v1610\_s::cbg\_pdsch\_processing\_type2\_different\_tb\_per\_slot\_r16\_s\_}}


Collaboration diagram for asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+v1610\+\_\+s\+::cbg\+\_\+pdsch\+\_\+processing\+\_\+type2\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{de/dba/structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_4531d5b1a12abc90294ec00f125caf1e}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_5220a16507c527fe2d83294b4f5864c4}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_c87f8f2437ebaf43ae65c1ba54f4c2e8}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_d3b950c0d956971bdb17967284593cf0}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_7c01614c83ea444145f3ede937238f71}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+opts}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a3e1ea3ae4bc5e60ee563b57e8395292e}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a3e1ea3ae4bc5e60ee563b57e8395292e} 
using {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_c87f8f2437ebaf43ae65c1ba54f4c2e8}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a1d116c8a41ac5fa99c6bfe89c9a9dc7c}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a1d116c8a41ac5fa99c6bfe89c9a9dc7c} 
using {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_d3b950c0d956971bdb17967284593cf0}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a969505ca12aaf2834af258e8ee7fcb21}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a969505ca12aaf2834af258e8ee7fcb21} 
using {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_7c01614c83ea444145f3ede937238f71}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a68763d2cc600e11fc497f285a4bc2a5c}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a68763d2cc600e11fc497f285a4bc2a5c} 
using {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different_5220a16507c527fe2d83294b4f5864c4}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+opts}}$>$
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a30592a65423ea3700d2adf30f5a79e95}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a30592a65423ea3700d2adf30f5a79e95} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a37a521dcfe4486343076c6eb6b6dafed}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a37a521dcfe4486343076c6eb6b6dafed} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a60a4fe80e26c3f2e530a36cf69e72c20}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a60a4fe80e26c3f2e530a36cf69e72c20} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a2b06c92669cb64d84f49aee6a3f3e41f}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a2b06c92669cb64d84f49aee6a3f3e41f} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a0ef60420740207efdfa7ebd387811caf}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a0ef60420740207efdfa7ebd387811caf} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+15k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a0df8154ff97fcd850e190ed8e8ca391c}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a0df8154ff97fcd850e190ed8e8ca391c} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+30k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a21355b4d6e9fc239c731c9c2146ee928}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a21355b4d6e9fc239c731c9c2146ee928} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+60k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+r16}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a78e11b0ff3d0cda3660445976fdf1ae2}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__v1610__s_1_1cbg__pdsch__processing__type2__different__tb__per__slot__r16__s___a78e11b0ff3d0cda3660445976fdf1ae2} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+120k\+\_\+hz\+\_\+r16\+\_\+e\+\_\+}} {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+r16}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\end{DoxyCompactItemize}
