<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v</a>
defines: 
time_elapsed: 0.768s
ram usage: 38360 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkd_p4ko7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:7</a>: No timescale set for &#34;rom_using_case&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:7</a>: Compile module &#34;work@rom_using_case&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:7</a>: Top level module &#34;work@rom_using_case&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpkd_p4ko7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_rom_using_case
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkd_p4ko7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkd_p4ko7/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_rom_using_case&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_rom_using_case

2.2. Analyzing design hierarchy..
Top module:  \work_rom_using_case
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1 in module work_rom_using_case.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1 in module work_rom_using_case.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_rom_using_case.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1&#39;.
     1/1: $1\data[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_rom_using_case.\data&#39; from process `\work_rom_using_case.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_rom_using_case.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1&#39;.
Removing empty process `work_rom_using_case.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_rom_using_case..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_rom_using_case ===

   Number of wires:                 23
   Number of wire bits:             54
   Number of public wires:           4
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                            16
     $pmux                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_rom_using_case..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_rom_using_case&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:7</a>.0-7.0&#34;
      },
      &#34;ports&#34;: {
        &#34;address&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;data&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        &#34;read_en&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;ce&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 15 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procmux$10_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:31</a>.0-31.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$procmux$11_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:30</a>.0-30.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$procmux$12_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:29</a>.0-29.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$procmux$13_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:28</a>.0-28.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$procmux$14_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:27</a>.0-27.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$procmux$15_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:26</a>.0-26.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$procmux$16_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:25</a>.0-25.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$17_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:24</a>.0-24.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$procmux$18_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$procmux$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001000&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:38</a>.0-38.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 25, 26, 27, 28, 29, 30, 31, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            &#34;Y&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ]
          }
        },
        &#34;$procmux$3_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:38</a>.0-38.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 25 ]
          }
        },
        &#34;$procmux$4_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:37</a>.0-37.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 26 ]
          }
        },
        &#34;$procmux$5_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:36</a>.0-36.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 27 ]
          }
        },
        &#34;$procmux$6_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:35</a>.0-35.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 28 ]
          }
        },
        &#34;$procmux$7_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:34</a>.0-34.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 29 ]
          }
        },
        &#34;$procmux$8_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:33</a>.0-33.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 30 ]
          }
        },
        &#34;$procmux$9_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:32</a>.0-32.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 31 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\data[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$1\\data[7:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$14_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$15_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$18_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$3_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;address&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:8</a>.0-8.0&#34;
          }
        },
        &#34;ce&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:11</a>.0-11.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:9</a>.0-9.0&#34;
          }
        },
        &#34;read_en&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:10</a>.0-10.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_rom_using_case&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:7</a>.0-7.0&#34; *)
module work_rom_using_case(address, data, read_en, ce);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>.0-20.0&#34; *)
  wire [7:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:20</a>.0-20.0&#34; *)
  wire [7:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [7:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:8</a>.0-8.0&#34; *)
  input [3:0] address;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:11</a>.0-11.0&#34; *)
  input ce;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:9</a>.0-9.0&#34; *)
  output [7:0] data;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:10</a>.0-10.0&#34; *)
  input read_en;
  assign _02_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:31</a>.0-31.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h8;
  assign _03_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:30</a>.0-30.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h7;
  assign _04_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:29</a>.0-29.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h6;
  assign _05_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:28</a>.0-28.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h5;
  assign _06_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:27</a>.0-27.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h4;
  assign _07_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:26</a>.0-26.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h3;
  assign _08_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:25</a>.0-25.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h2;
  assign _09_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:24</a>.0-24.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h1;
  assign _10_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h0;
  function [7:0] _28_;
    input [7:0] a;
    input [127:0] b;
    input [15:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:38</a>.0-38.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *)
    (* parallel_case *)
    case (s)
      16&#39;b0000000000000001:
        _28_ = b[7:0];
      16&#39;b0000000000000010:
        _28_ = b[15:8];
      16&#39;b0000000000000100:
        _28_ = b[23:16];
      16&#39;b0000000000001000:
        _28_ = b[31:24];
      16&#39;b0000000000010000:
        _28_ = b[39:32];
      16&#39;b0000000000100000:
        _28_ = b[47:40];
      16&#39;b0000000001000000:
        _28_ = b[55:48];
      16&#39;b0000000010000000:
        _28_ = b[63:56];
      16&#39;b0000000100000000:
        _28_ = b[71:64];
      16&#39;b0000001000000000:
        _28_ = b[79:72];
      16&#39;b0000010000000000:
        _28_ = b[87:80];
      16&#39;b0000100000000000:
        _28_ = b[95:88];
      16&#39;b0001000000000000:
        _28_ = b[103:96];
      16&#39;b0010000000000000:
        _28_ = b[111:104];
      16&#39;b0100000000000000:
        _28_ = b[119:112];
      16&#39;b1000000000000000:
        _28_ = b[127:120];
      default:
        _28_ = a;
    endcase
  endfunction
  assign _11_ = _28_(8&#39;hxx, 128&#39;h0a37f40001ff11011000101560907090, { _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _18_, _17_, _16_, _15_, _14_, _13_, _12_ });
  assign _12_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:38</a>.0-38.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;hf;
  assign _13_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:37</a>.0-37.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;he;
  assign _14_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:36</a>.0-36.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;hd;
  assign _15_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:35</a>.0-35.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;hc;
  assign _16_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:34</a>.0-34.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;hb;
  assign _17_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:33</a>.0-33.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;ha;
  assign _18_ = address == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:32</a>.0-32.0|<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_rom_using_case.v:22</a>.0-22.0&#34; *) 4&#39;h9;
  assign _00_ = _01_;
  assign _01_ = _11_;
  assign data = _11_;
endmodule

End of script. Logfile hash: a702bc8b4d, CPU: user 0.02s system 0.00s, MEM: 14.40 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 29% 2x read_uhdm (0 sec), 29% 2x write_verilog (0 sec), ...

</pre>
</body>