<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Wed May 26 18:13:49 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 9.73, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">647, 647, 134, 134, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="read_data_U0">read_data, 133, 133, 133, 133, none</column>
<column name="Loop_Xpose_Row_Outer_U0">Loop_Xpose_Row_Outer, 133, 133, 133, 133, none</column>
<column name="Loop_Row_DCT_Loop_pr_U0">Loop_Row_DCT_Loop_pr, 121, 121, 121, 121, none</column>
<column name="Loop_Col_DCT_Loop_pr_U0">Loop_Col_DCT_Loop_pr, 121, 121, 121, 121, none</column>
<column name="write_data_U0">write_data, 67, 67, 67, 67, none</column>
<column name="Loop_Xpose_Col_Outer_U0">Loop_Xpose_Col_Outer, 67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 16, 4342, 5585</column>
<column name="Memory">22, -, 0, 0</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">7, 7, 4, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_Col_DCT_Loop_pr_U0">Loop_Col_DCT_Loop_pr, 0, 8, 864, 297</column>
<column name="Loop_Row_DCT_Loop_pr_U0">Loop_Row_DCT_Loop_pr, 0, 8, 864, 297</column>
<column name="Loop_Xpose_Col_Outer_U0">Loop_Xpose_Col_Outer, 0, 0, 40, 184</column>
<column name="Loop_Xpose_Row_Outer_U0">Loop_Xpose_Row_Outer, 0, 0, 1265, 2319</column>
<column name="read_data_U0">read_data, 0, 0, 1268, 2304</column>
<column name="write_data_U0">write_data, 0, 0, 41, 184</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">dct_col_inbuf, 8, 0, 0, 8, 128, 2, 2048</column>
<column name="buf_2d_in_U">dct_col_inbuf, 8, 0, 0, 8, 128, 2, 2048</column>
<column name="row_outbuf_i_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
<column name="col_outbuf_i_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
<column name="buf_2d_out_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
