//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Jul 25 19:36:16 2014 (1406288176)
// Cuda compilation tools, release 6.5, V6.5.13
//

.version 4.1
.target sm_20
.address_size 64

.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVSt13runtime_error[40];
.global .align 8 .b8 _ZTVSt11_Facet_base[48];
.global .align 8 .b8 _ZTVNSt6locale5facetE[48];
.global .align 8 .b8 _ZTVSt12codecvt_base[72];
.global .align 8 .b8 _ZTVSt10ctype_base[48];
.global .align 8 .b8 _ZTVSt5ctypeIcE[112];
.global .align 8 .b8 _ZTVSt14error_category[72];
.global .align 8 .b8 _ZTVSt12system_error[40];
.global .align 8 .b8 _ZTVSt23_Generic_error_category[72];
.global .align 8 .b8 _ZTVSt24_Iostream_error_category[72];
.global .align 8 .b8 _ZTVSt22_System_error_category[72];
.global .align 8 .b8 _ZTVNSt8ios_base7failureE[40];
.global .align 8 .b8 _ZTVSt8ios_base[32];
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[48];
.global .align 8 .b8 _ZTVSi[120] = {16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 240, 255, 255, 255, 255, 255, 255, 255, 240, 255, 255, 255, 255, 255, 255, 255, 240, 255, 255, 255, 255, 255, 255, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZTVSt14basic_ifstreamIcSt11char_traitsIcEE[120] = {168, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 88, 255, 255, 255, 255, 255, 255, 255, 88, 255, 255, 255, 255, 255, 255, 255, 88, 255, 255, 255, 255, 255, 255, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZTVSi__St14basic_ifstreamIcSt11char_traitsIcEE[48] = {168, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE__Si__St14basic_ifstreamIcS1_E[72] = {0, 0, 0, 0, 0, 0, 0, 0, 88, 255, 255, 255, 255, 255, 255, 255, 88, 255, 255, 255, 255, 255, 255, 255, 88, 255, 255, 255, 255, 255, 255, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[144];
.global .align 8 .b8 _ZTVSt7num_getIcSt19istreambuf_iteratorIcSt11char_traitsIcEEE[136];
.global .align 8 .u64 _ZTTSi[2] = {generic(_ZTVSi)+24, generic(_ZTVSi)+88};
.global .align 8 .b8 _ZTVSt13basic_filebufIcSt11char_traitsIcEE[144];
.global .align 8 .b8 _ZTVSt7codecvtIcciE[104];
.global .align 8 .u64 _ZTTSt14basic_ifstreamIcSt11char_traitsIcEE[4] = {generic(_ZTVSt14basic_ifstreamIcSt11char_traitsIcEE)+24, generic(_ZTVSi__St14basic_ifstreamIcSt11char_traitsIcEE)+24, generic(_ZTVSt9basic_iosIcSt11char_traitsIcEE__Si__St14basic_ifstreamIcS1_E)+40, generic(_ZTVSt14basic_ifstreamIcSt11char_traitsIcEE)+88};
// _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd$__cuda_local_var_251371_29_non_const_solutionArray has been demoted

.visible .entry _Z9addKernelPdPKdS1_(
	.param .u64 _Z9addKernelPdPKdS1__param_0,
	.param .u64 _Z9addKernelPdPKdS1__param_1,
	.param .u64 _Z9addKernelPdPKdS1__param_2
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<16>;
	.reg .f32 	%f<3>;
	.reg .s64 	%rd<13>;
	.reg .f64 	%fd<48>;


	ld.param.u64 	%rd3, [_Z9addKernelPdPKdS1__param_0];
	ld.param.u64 	%rd4, [_Z9addKernelPdPKdS1__param_1];
	ld.param.u64 	%rd5, [_Z9addKernelPdPKdS1__param_2];
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	mov.u32 	%r6, %tid.x;
	cvt.s64.s32	%rd2, %r6;
	mul.wide.s32 	%rd8, %r6, 8;
	add.s64 	%rd9, %rd7, %rd8;
	add.s64 	%rd10, %rd6, %rd8;
	ld.global.f64 	%fd8, [%rd10];
	ld.global.f64 	%fd9, [%rd9];
	add.f64 	%fd1, %fd9, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.b32 	 %f1, %r1;
	abs.f32 	%f2, %f1;
	setp.lt.f32	%p1, %f2, 0f40874911;
	@%p1 bra 	BB0_2;

	setp.lt.s32	%p2, %r1, 0;
	selp.f64	%fd10, 0d0000000000000000, 0d7FF0000000000000, %p2;
	abs.f64 	%fd11, %fd1;
	setp.gtu.f64	%p3, %fd11, 0d7FF0000000000000;
	add.f64 	%fd12, %fd1, %fd1;
	selp.f64	%fd47, %fd12, %fd10, %p3;
	bra.uni 	BB0_6;

BB0_2:
	mov.f64 	%fd13, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd14, %fd1, %fd13;
	mov.f64 	%fd15, 0d4338000000000000;
	add.rn.f64 	%fd16, %fd14, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd16;
	}
	mov.f64 	%fd17, 0dC338000000000000;
	add.rn.f64 	%fd18, %fd16, %fd17;
	mov.f64 	%fd19, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd20, %fd18, %fd19, %fd1;
	mov.f64 	%fd21, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd22, %fd18, %fd21, %fd20;
	mov.f64 	%fd23, 0d3E928AF3FCA213EA;
	mov.f64 	%fd24, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd25, %fd24, %fd22, %fd23;
	mov.f64 	%fd26, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd27, %fd25, %fd22, %fd26;
	mov.f64 	%fd28, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd29, %fd27, %fd22, %fd28;
	mov.f64 	%fd30, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd31, %fd29, %fd22, %fd30;
	mov.f64 	%fd32, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd33, %fd31, %fd22, %fd32;
	mov.f64 	%fd34, 0d3F81111111122322;
	fma.rn.f64 	%fd35, %fd33, %fd22, %fd34;
	mov.f64 	%fd36, 0d3FA55555555502A1;
	fma.rn.f64 	%fd37, %fd35, %fd22, %fd36;
	mov.f64 	%fd38, 0d3FC5555555555511;
	fma.rn.f64 	%fd39, %fd37, %fd22, %fd38;
	mov.f64 	%fd40, 0d3FE000000000000B;
	fma.rn.f64 	%fd41, %fd39, %fd22, %fd40;
	mov.f64 	%fd42, 0d3FF0000000000000;
	fma.rn.f64 	%fd43, %fd41, %fd22, %fd42;
	fma.rn.f64 	%fd46, %fd43, %fd22, %fd42;
	abs.s32 	%r7, %r2;
	setp.lt.s32	%p4, %r7, 1023;
	@%p4 bra 	BB0_4;

	add.s32 	%r8, %r2, 2046;
	shl.b32 	%r9, %r8, 19;
	and.b32  	%r10, %r9, -1048576;
	shl.b32 	%r11, %r8, 20;
	sub.s32 	%r15, %r11, %r10;
	mov.u32 	%r12, 0;
	mov.b64 	%fd44, {%r12, %r10};
	mul.f64 	%fd46, %fd46, %fd44;
	bra.uni 	BB0_5;

BB0_4:
	shl.b32 	%r13, %r2, 20;
	add.s32 	%r15, %r13, 1072693248;

BB0_5:
	mov.u32 	%r14, 0;
	mov.b64 	%fd45, {%r14, %r15};
	mul.f64 	%fd47, %fd46, %fd45;

BB0_6:
	shl.b64 	%rd11, %rd2, 3;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.f64 	[%rd12], %fd47;
	ret;
}

.visible .entry _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd(
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_0,
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_1,
	.param .u32 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_2,
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_3,
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_4,
	.param .u32 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_5,
	.param .u32 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_6,
	.param .u32 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_7,
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_8,
	.param .u64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_9,
	.param .f64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_10,
	.param .f64 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_11
)
{
	.reg .pred 	%p<52>;
	.reg .s32 	%r<410>;
	.reg .f32 	%f<3>;
	.reg .s64 	%rd<435>;
	.reg .f64 	%fd<131>;
	// demoted variable
	.shared .align 4 .b8 _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd$__cuda_local_var_251371_29_non_const_solutionArray[40960];

	ld.param.u64 	%rd84, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_0];
	ld.param.u64 	%rd85, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_1];
	ld.param.u32 	%r79, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_2];
	ld.param.u64 	%rd86, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_3];
	ld.param.u64 	%rd87, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_4];
	ld.param.u32 	%r80, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_5];
	ld.param.u32 	%r81, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_6];
	ld.param.u32 	%r82, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_7];
	ld.param.u64 	%rd88, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_8];
	ld.param.u64 	%rd89, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_9];
	ld.param.f64 	%fd122, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_10];
	ld.param.f64 	%fd48, [_Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd_param_11];
	mov.u32 	%r83, %tid.x;
	mul.lo.s32 	%r84, %r83, %r79;
	shl.b32 	%r85, %r79, 1;
	add.s32 	%r86, %r85, 70;
	mul.lo.s32 	%r87, %r83, %r86;
	cvt.u64.u32	%rd90, %r87;
	cvt.s64.s32	%rd91, %r79;
	add.s64 	%rd92, %rd90, %rd91;
	add.s64 	%rd93, %rd92, %rd91;
	shl.b64 	%rd94, %rd93, 2;
	mov.u64 	%rd95, _Z24simulatedAnnealingKernelPiPdiPKiPKdiiiS2_S4_dd$__cuda_local_var_251371_29_non_const_solutionArray;
	add.s64 	%rd1, %rd95, %rd94;
	mov.u64 	%rd96, 0;
	st.shared.u64 	[%rd1+8], %rd96;
	cvta.to.global.u64 	%rd97, %rd84;
	mul.wide.s32 	%rd98, %r84, 4;
	add.s64 	%rd99, %rd97, %rd98;
	ld.global.u32 	%r381, [%rd99+4];
	setp.ne.s32	%p1, %r381, 0;
	@%p1 bra 	BB1_2;

	mov.u32 	%r384, 1;
	bra.uni 	BB1_5;

BB1_2:
	mov.f64 	%fd121, 0d0000000000000000;
	mov.u32 	%r385, 1;
	mov.u32 	%r386, %r385;

BB1_3:
	cvta.to.global.u64 	%rd100, %rd87;
	add.s32 	%r90, %r386, -1;
	cvt.s64.s32	%rd101, %r90;
	cvt.s64.s32	%rd102, %r84;
	add.s64 	%rd103, %rd101, %rd102;
	shl.b64 	%rd105, %rd103, 2;
	add.s64 	%rd106, %rd97, %rd105;
	ld.global.u32 	%r93, [%rd106];
	add.s32 	%r94, %r93, -1;
	mad.lo.s32 	%r95, %r94, %r80, %r381;
	add.s32 	%r96, %r95, -1;
	mul.wide.s32 	%rd107, %r96, 8;
	add.s64 	%rd108, %rd100, %rd107;
	ld.global.f64 	%fd50, [%rd108];
	add.f64 	%fd121, %fd121, %fd50;
	add.s32 	%r386, %r385, 1;
	ld.global.u32 	%r381, [%rd106+8];
	setp.ne.s32	%p2, %r381, 0;
	mov.u32 	%r385, %r386;
	@%p2 bra 	BB1_3;

	st.shared.f64 	[%rd1+8], %fd121;
	mov.u32 	%r384, %r386;

BB1_5:
	setp.lt.s32	%p3, %r384, 1;
	@%p3 bra 	BB1_8;

	mad.lo.s32 	%r99, %r79, 2, 70;
	mul.lo.s32 	%r101, %r83, %r99;
	cvt.u64.u32	%rd110, %r101;
	add.s64 	%rd111, %rd91, %rd110;
	shl.b64 	%rd112, %rd111, 2;
	add.s64 	%rd411, %rd95, %rd112;
	mul.wide.u32 	%rd114, %r101, 4;
	add.s64 	%rd410, %rd95, %rd114;
	mul.wide.s32 	%rd116, %r84, 4;
	add.s64 	%rd409, %rd97, %rd116;
	mov.u32 	%r387, 0;

BB1_7:
	ld.global.u32 	%r103, [%rd409];
	st.shared.u32 	[%rd410], %r103;
	st.shared.u32 	[%rd411], %r103;
	add.s64 	%rd411, %rd411, 4;
	add.s64 	%rd410, %rd410, 4;
	add.s64 	%rd409, %rd409, 4;
	add.s32 	%r387, %r387, 1;
	setp.lt.s32	%p4, %r387, %r384;
	@%p4 bra 	BB1_7;

BB1_8:
	mov.u32 	%r392, 0;
	st.shared.u32 	[%rd1+32], %r392;
	st.shared.u32 	[%rd1+76], %r392;
	st.shared.u32 	[%rd1+116], %r392;
	setp.lt.s32	%p5, %r384, 2;
	@%p5 bra 	BB1_14;

	mad.lo.s32 	%r107, %r79, 2, 70;
	mul.lo.s32 	%r108, %r83, %r107;
	mul.wide.u32 	%rd117, %r108, 4;
	add.s64 	%rd119, %rd117, %rd95;
	add.s64 	%rd412, %rd119, 4;
	mov.u32 	%r388, 1;

BB1_10:
	add.s32 	%r110, %r83, 1;
	ld.shared.u32 	%r11, [%rd412];
	setp.eq.s32	%p6, %r11, %r110;
	@%p6 bra 	BB1_12;

	add.s32 	%r111, %r11, -1;
	cvta.to.global.u64 	%rd120, %rd86;
	mul.wide.s32 	%rd121, %r111, 4;
	add.s64 	%rd122, %rd120, %rd121;
	ld.shared.s32 	%rd123, [%rd1+32];
	add.s64 	%rd126, %rd91, %rd91;
	add.s64 	%rd127, %rd126, %rd90;
	add.s64 	%rd128, %rd127, %rd123;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd131, %rd129, %rd95;
	ld.shared.u32 	%r116, [%rd131+76];
	ld.global.u32 	%r117, [%rd122];
	add.s32 	%r118, %r116, %r117;
	st.shared.u32 	[%rd131+76], %r118;
	bra.uni 	BB1_13;

BB1_12:
	ld.shared.u32 	%r119, [%rd1+32];
	add.s32 	%r120, %r119, 1;
	st.shared.u32 	[%rd1+32], %r120;
	cvt.s64.s32	%rd132, %r120;
	add.s64 	%rd135, %rd91, %rd91;
	add.s64 	%rd136, %rd135, %rd90;
	add.s64 	%rd137, %rd136, %rd132;
	shl.b64 	%rd138, %rd137, 2;
	mov.u32 	%r125, 0;
	add.s64 	%rd140, %rd138, %rd95;
	st.shared.u32 	[%rd140+76], %r125;
	ld.shared.s32 	%rd141, [%rd1+32];
	add.s64 	%rd142, %rd136, %rd141;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd143, %rd95;
	st.shared.u32 	[%rd144+116], %r388;

BB1_13:
	add.s32 	%r388, %r388, 1;
	add.s64 	%rd412, %rd412, 4;
	setp.lt.s32	%p7, %r388, %r384;
	@%p7 bra 	BB1_10;

BB1_14:
	setp.lt.s32	%p8, %r82, 1;
	@%p8 bra 	BB1_19;

	cvt.rn.f64.s32	%fd3, %r81;
	mul.wide.s32 	%rd145, %r79, 2;
	mad.lo.s32 	%r127, %r79, 2, 70;
	mul.lo.s32 	%r129, %r83, %r127;
	cvt.u64.u32	%rd146, %r129;
	add.s64 	%rd147, %rd145, %rd146;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd150, %rd148, %rd95;
	add.s64 	%rd413, %rd150, 76;
	mov.u32 	%r389, 0;

BB1_16:
	ld.shared.u32 	%r130, [%rd413];
	setp.le.s32	%p9, %r130, %r81;
	@%p9 bra 	BB1_18;

	ld.shared.f64 	%fd51, [%rd1+8];
	add.f64 	%fd52, %fd51, %fd3;
	st.shared.f64 	[%rd1+8], %fd52;

BB1_18:
	add.s32 	%r389, %r389, 1;
	add.s64 	%rd413, %rd413, 4;
	setp.lt.s32	%p10, %r389, %r82;
	@%p10 bra 	BB1_16;

BB1_19:
	cvta.to.global.u64 	%rd151, %rd85;
	mul.wide.s32 	%rd152, %r83, 8;
	add.s64 	%rd153, %rd151, %rd152;
	ld.shared.f64 	%fd53, [%rd1+8];
	st.global.f64 	[%rd153], %fd53;
	mov.u32 	%r391, 1;
	st.shared.u32 	[%rd1+36], %r391;
	st.shared.u32 	[%rd1+40], %r391;
	setp.leu.f64	%p11, %fd122, 0d3F847AE147AE147B;
	@%p11 bra 	BB1_89;

	cvt.rn.f64.s32	%fd4, %r81;
	mov.u32 	%r390, %r391;

BB1_21:
	mov.u32 	%r16, %r391;
	mov.u32 	%r15, %r390;
	cvta.to.global.u64 	%rd154, %rd89;
	mad.lo.s32 	%r137, %r83, 20, %r392;
	mul.hi.u32 	%r138, %r137, 274877907;
	shr.u32 	%r139, %r138, 6;
	mul.lo.s32 	%r140, %r139, 1000;
	sub.s32 	%r141, %r137, %r140;
	mul.wide.u32 	%rd155, %r141, 8;
	add.s64 	%rd156, %rd154, %rd155;
	ld.global.f64 	%fd54, [%rd156];
	st.shared.f64 	[%rd1], %fd54;
	add.s32 	%r142, %r392, 1;
	mul.wide.s32 	%rd157, %r142, 274877907;
	shr.u64 	%rd158, %rd157, 63;
	cvt.u32.u64	%r143, %rd158;
	shr.s64 	%rd159, %rd157, 38;
	cvt.u32.u64	%r144, %rd159;
	add.s32 	%r145, %r144, %r143;
	mul.lo.s32 	%r146, %r145, 1000;
	sub.s32 	%r18, %r142, %r146;
	add.s32 	%r147, %r15, %r16;
	cvt.rn.f64.s32	%fd55, %r147;
	cvt.rn.f64.s32	%fd56, %r16;
	div.rn.f64 	%fd57, %fd56, %fd55;
	fma.rn.f64 	%fd58, %fd57, 0d3FE999999999999A, 0d3FB999999999999A;
	setp.gtu.f64	%p12, %fd54, %fd58;
	@%p12 bra 	BB1_23;

	mul.lo.s32 	%r149, %r83, 20;
	add.s32 	%r150, %r18, %r149;
	mul.hi.u32 	%r151, %r150, 274877907;
	shr.u32 	%r152, %r151, 6;
	mul.lo.s32 	%r153, %r152, 1000;
	sub.s32 	%r154, %r150, %r153;
	cvta.to.global.u64 	%rd161, %rd88;
	mul.wide.u32 	%rd162, %r154, 4;
	add.s64 	%rd163, %rd161, %rd162;
	add.s32 	%r155, %r384, -2;
	ld.global.u32 	%r156, [%rd163];
	rem.s32 	%r157, %r156, %r155;
	add.s32 	%r158, %r157, 1;
	st.shared.u32 	[%rd1+32], %r158;
	add.s32 	%r159, %r18, 1;
	mul.wide.s32 	%rd164, %r159, 274877907;
	shr.u64 	%rd165, %rd164, 63;
	cvt.u32.u64	%r160, %rd165;
	shr.s64 	%rd166, %rd164, 38;
	cvt.u32.u64	%r161, %rd166;
	add.s32 	%r162, %r161, %r160;
	mul.lo.s32 	%r163, %r162, 1000;
	sub.s32 	%r402, %r159, %r163;
	add.s32 	%r164, %r402, %r149;
	mul.hi.u32 	%r165, %r164, 274877907;
	shr.u32 	%r166, %r165, 6;
	mul.lo.s32 	%r167, %r166, 1000;
	sub.s32 	%r168, %r164, %r167;
	mul.wide.u32 	%rd167, %r168, 4;
	add.s64 	%rd168, %rd161, %rd167;
	ld.global.u32 	%r169, [%rd168];
	rem.s32 	%r170, %r169, %r155;
	add.s32 	%r171, %r170, 1;
	mul.wide.s32 	%rd169, %r79, 2;
	mad.lo.s32 	%r172, %r79, 2, 70;
	mul.lo.s32 	%r173, %r83, %r172;
	cvt.u64.u32	%rd170, %r173;
	add.s64 	%rd171, %rd169, %rd170;
	shl.b64 	%rd172, %rd171, 2;
	add.s64 	%rd174, %rd172, %rd95;
	st.shared.u32 	[%rd174+28], %r171;
	cvt.s64.s32	%rd175, %r158;
	add.s64 	%rd177, %rd175, %rd90;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd95, %rd178;
	ld.shared.u32 	%r177, [%rd179];
	st.shared.u32 	[%rd1+24], %r177;
	cvt.s64.s32	%rd180, %r171;
	add.s64 	%rd181, %rd180, %rd90;
	shl.b64 	%rd182, %rd181, 2;
	add.s64 	%rd183, %rd95, %rd182;
	ld.shared.u32 	%r178, [%rd183];
	st.shared.u32 	[%rd179], %r178;
	ld.shared.s32 	%rd184, [%rd174+28];
	add.s64 	%rd185, %rd184, %rd90;
	shl.b64 	%rd186, %rd185, 2;
	add.s64 	%rd187, %rd95, %rd186;
	ld.shared.u32 	%r179, [%rd1+24];
	st.shared.u32 	[%rd187], %r179;
	mov.u64 	%rd425, %rd96;
	bra.uni 	BB1_54;

BB1_23:
	mad.lo.s32 	%r180, %r79, 2, 70;
	mul.lo.s32 	%r182, %r83, %r180;
	cvt.u64.u32	%rd188, %r182;
	mul.wide.u32 	%rd189, %r182, 4;
	add.s64 	%rd191, %rd95, %rd189;
	add.s64 	%rd414, %rd191, 4;
	mov.u32 	%r394, 0;
	st.shared.u32 	[%rd1+32], %r394;
	mul.wide.s32 	%rd192, %r79, 2;
	add.s64 	%rd193, %rd192, %rd188;
	shl.b64 	%rd194, %rd193, 2;
	add.s64 	%rd195, %rd194, %rd95;
	st.shared.u32 	[%rd195+76], %r394;
	st.shared.u32 	[%rd195+116], %r394;
	setp.gt.s32	%p13, %r384, 1;
	@%p13 bra 	BB1_25;

	mov.f64 	%fd124, 0d0000000000000000;
	mov.f64 	%fd123, %fd124;
	bra.uni 	BB1_31;

BB1_25:
	mov.u32 	%r394, 0;
	mov.f64 	%fd124, 0d0000000000000000;
	mov.u32 	%r393, 1;

BB1_26:
	add.s32 	%r188, %r83, 1;
	ld.shared.u32 	%r22, [%rd414];
	setp.eq.s32	%p14, %r22, %r188;
	@%p14 bra 	BB1_28;

	add.s32 	%r189, %r22, -1;
	cvta.to.global.u64 	%rd196, %rd86;
	mul.wide.s32 	%rd197, %r189, 4;
	add.s64 	%rd198, %rd196, %rd197;
	ld.shared.s32 	%rd199, [%rd1+32];
	add.s64 	%rd202, %rd91, %rd91;
	add.s64 	%rd203, %rd202, %rd90;
	add.s64 	%rd204, %rd203, %rd199;
	shl.b64 	%rd205, %rd204, 2;
	add.s64 	%rd207, %rd205, %rd95;
	ld.shared.u32 	%r194, [%rd207+76];
	ld.global.u32 	%r195, [%rd198];
	add.s32 	%r196, %r194, %r195;
	st.shared.u32 	[%rd207+76], %r196;
	ld.shared.u32 	%r197, [%rd414];
	add.s32 	%r198, %r197, -1;
	mul.wide.s32 	%rd208, %r198, 4;
	add.s64 	%rd209, %rd196, %rd208;
	ld.global.u32 	%r199, [%rd209];
	cvt.rn.f64.s32	%fd62, %r199;
	add.f64 	%fd124, %fd124, %fd62;
	bra.uni 	BB1_29;

BB1_28:
	ld.shared.u32 	%r200, [%rd1+32];
	cvt.s64.s32	%rd210, %r200;
	add.s64 	%rd213, %rd91, %rd91;
	add.s64 	%rd214, %rd213, %rd90;
	add.s64 	%rd215, %rd214, %rd210;
	shl.b64 	%rd216, %rd215, 2;
	cvt.s64.s32	%rd217, %r394;
	add.s64 	%rd218, %rd214, %rd217;
	shl.b64 	%rd219, %rd218, 2;
	add.s64 	%rd221, %rd219, %rd95;
	ld.shared.u32 	%r205, [%rd221+76];
	add.s64 	%rd222, %rd216, %rd95;
	ld.shared.u32 	%r206, [%rd222+76];
	setp.gt.s32	%p15, %r206, %r205;
	selp.b32	%r394, %r200, %r394, %p15;
	add.s32 	%r207, %r200, 1;
	st.shared.u32 	[%rd1+32], %r207;
	mov.u32 	%r208, 0;
	st.shared.u32 	[%rd222+80], %r208;
	ld.shared.s32 	%rd223, [%rd1+32];
	add.s64 	%rd224, %rd214, %rd223;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd225, %rd95;
	st.shared.u32 	[%rd226+116], %r393;

BB1_29:
	add.s64 	%rd414, %rd414, 4;
	add.s32 	%r393, %r393, 1;
	setp.lt.s32	%p16, %r393, %r384;
	@%p16 bra 	BB1_26;

	mul.wide.s32 	%rd227, %r79, 2;
	add.s64 	%rd229, %rd227, %rd188;
	shl.b64 	%rd230, %rd229, 2;
	add.s64 	%rd232, %rd230, %rd95;
	ld.shared.u32 	%r212, [%rd232+76];
	cvt.rn.f64.s32	%fd123, %r212;

BB1_31:
	mul.wide.s32 	%rd233, %r79, 2;
	add.s64 	%rd235, %rd233, %rd188;
	shl.b64 	%rd236, %rd235, 2;
	add.s64 	%rd238, %rd236, %rd95;
	add.s64 	%rd415, %rd238, 160;
	add.f64 	%fd12, %fd124, 0d3FB999999999999A;
	div.rn.f64 	%fd125, %fd123, %fd12;
	st.shared.f64 	[%rd1+160], %fd125;
	add.s64 	%rd416, %rd238, 80;
	setp.lt.s32	%p17, %r82, 2;
	mov.u64 	%rd417, %rd415;
	@%p17 bra 	BB1_34;

	mov.u32 	%r395, 1;

BB1_33:
	ld.shared.u32 	%r217, [%rd416];
	cvt.rn.f64.s32	%fd63, %r217;
	div.rn.f64 	%fd64, %fd63, %fd12;
	add.f64 	%fd125, %fd125, %fd64;
	add.s64 	%rd417, %rd415, 8;
	st.shared.f64 	[%rd415+8], %fd125;
	add.s64 	%rd416, %rd416, 4;
	add.s32 	%r395, %r395, 1;
	setp.lt.s32	%p18, %r395, %r82;
	mov.u64 	%rd415, %rd417;
	@%p18 bra 	BB1_33;

BB1_34:
	mov.u64 	%rd241, 4607182418800017408;
	st.shared.u64 	[%rd417], %rd241;
	mad.lo.s32 	%r220, %r83, 20, %r18;
	mul.hi.u32 	%r221, %r220, 274877907;
	shr.u32 	%r222, %r221, 6;
	mul.lo.s32 	%r223, %r222, 1000;
	sub.s32 	%r224, %r220, %r223;
	mul.wide.u32 	%rd242, %r224, 8;
	add.s64 	%rd243, %rd154, %rd242;
	ld.global.f64 	%fd16, [%rd243];
	st.shared.f64 	[%rd1], %fd16;
	add.s32 	%r225, %r18, 1;
	mul.wide.s32 	%rd244, %r225, 274877907;
	shr.u64 	%rd245, %rd244, 63;
	cvt.u32.u64	%r226, %rd245;
	shr.s64 	%rd246, %rd244, 38;
	cvt.u32.u64	%r227, %rd246;
	add.s32 	%r228, %r227, %r226;
	mul.lo.s32 	%r229, %r228, 1000;
	sub.s32 	%r392, %r225, %r229;
	mov.u32 	%r396, 0;
	mov.u64 	%rd418, 0;

BB1_35:
	mov.u64 	%rd29, %rd418;
	st.shared.u32 	[%rd1+32], %r396;
	mul.wide.s32 	%rd247, %r396, 8;
	add.s64 	%rd30, %rd1, %rd247;
	ld.shared.f64 	%fd65, [%rd30+160];
	setp.gt.f64	%p19, %fd16, %fd65;
	add.s32 	%r396, %r396, 1;
	add.s64 	%rd418, %rd29, 1;
	@%p19 bra 	BB1_35;

	shl.b64 	%rd248, %rd29, 2;
	sub.s64 	%rd32, %rd30, %rd248;
	ld.shared.u32 	%r230, [%rd32+116];
	ld.shared.u32 	%r231, [%rd32+120];
	sub.s32 	%r232, %r231, %r230;
	add.s32 	%r32, %r232, -1;
	mul.wide.s32 	%rd249, %r79, 2;
	add.s64 	%rd251, %rd249, %rd188;
	shl.b64 	%rd252, %rd251, 2;
	add.s64 	%rd254, %rd252, %rd95;
	st.shared.u32 	[%rd254+28], %r32;
	setp.eq.s32	%p20, %r32, 0;
	@%p20 bra 	BB1_88;

	mul.wide.s32 	%rd256, %r79, 2;
	add.s64 	%rd258, %rd256, %rd188;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd261, %rd259, %rd95;
	add.s64 	%rd419, %rd261, 160;
	mad.lo.s32 	%r239, %r83, 20, %r392;
	mul.hi.u32 	%r240, %r239, 274877907;
	shr.u32 	%r241, %r240, 6;
	mul.lo.s32 	%r242, %r241, 1000;
	sub.s32 	%r243, %r239, %r242;
	cvta.to.global.u64 	%rd262, %rd88;
	mul.wide.u32 	%rd263, %r243, 4;
	add.s64 	%rd264, %rd262, %rd263;
	ld.global.u32 	%r244, [%rd264];
	rem.s32 	%r245, %r244, %r32;
	ld.shared.u32 	%r246, [%rd32+116];
	add.s32 	%r247, %r246, %r245;
	add.s32 	%r248, %r247, 1;
	st.shared.u32 	[%rd1+24], %r248;
	add.s32 	%r249, %r392, 1;
	mul.wide.s32 	%rd265, %r249, 274877907;
	shr.u64 	%rd266, %rd265, 63;
	cvt.u32.u64	%r250, %rd266;
	shr.s64 	%rd267, %rd265, 38;
	cvt.u32.u64	%r251, %rd267;
	add.s32 	%r252, %r251, %r250;
	mul.lo.s32 	%r253, %r252, 1000;
	sub.s32 	%r402, %r249, %r253;
	cvt.s64.s32	%rd269, %r394;
	add.s64 	%rd270, %rd91, %rd91;
	add.s64 	%rd271, %rd270, %rd90;
	add.s64 	%rd272, %rd271, %rd269;
	shl.b64 	%rd273, %rd272, 2;
	ld.shared.u32 	%r257, [%rd261+76];
	add.s64 	%rd274, %rd273, %rd95;
	ld.shared.u32 	%r34, [%rd274+76];
	sub.s32 	%r258, %r34, %r257;
	cvt.rn.f64.s32	%fd66, %r258;
	mul.lo.s32 	%r259, %r34, %r82;
	cvt.rn.f64.s32	%fd67, %r259;
	sub.f64 	%fd68, %fd67, %fd124;
	add.f64 	%fd17, %fd68, 0d3FB999999999999A;
	div.rn.f64 	%fd126, %fd66, %fd17;
	st.shared.f64 	[%rd1+160], %fd126;
	add.s64 	%rd420, %rd261, 80;
	mov.u64 	%rd421, %rd419;
	@%p17 bra 	BB1_40;

	mov.u32 	%r397, 1;

BB1_39:
	ld.shared.u32 	%r261, [%rd420];
	sub.s32 	%r262, %r34, %r261;
	cvt.rn.f64.s32	%fd69, %r262;
	div.rn.f64 	%fd70, %fd69, %fd17;
	add.f64 	%fd126, %fd126, %fd70;
	add.s64 	%rd421, %rd419, 8;
	st.shared.f64 	[%rd419+8], %fd126;
	add.s64 	%rd420, %rd420, 4;
	add.s32 	%r397, %r397, 1;
	setp.lt.s32	%p22, %r397, %r82;
	mov.u64 	%rd419, %rd421;
	@%p22 bra 	BB1_39;

BB1_40:
	st.shared.u64 	[%rd421], %rd241;
	ld.shared.s32 	%rd277, [%rd1+24];
	add.s64 	%rd279, %rd277, %rd90;
	shl.b64 	%rd280, %rd279, 2;
	add.s64 	%rd282, %rd95, %rd280;
	ld.shared.u32 	%r268, [%rd282];
	add.s32 	%r269, %r268, -1;
	cvta.to.global.u64 	%rd283, %rd86;
	mul.wide.s32 	%rd284, %r269, 4;
	add.s64 	%rd285, %rd283, %rd284;
	ld.shared.s32 	%rd286, [%rd1+32];
	add.s64 	%rd290, %rd271, %rd286;
	shl.b64 	%rd291, %rd290, 2;
	add.s64 	%rd292, %rd291, %rd95;
	ld.shared.u32 	%r270, [%rd292+76];
	ld.global.u32 	%r271, [%rd285];
	sub.s32 	%r272, %r270, %r271;
	st.shared.u32 	[%rd292+76], %r272;
	mad.lo.s32 	%r273, %r83, 20, %r402;
	mul.hi.u32 	%r274, %r273, 274877907;
	shr.u32 	%r275, %r274, 6;
	mul.lo.s32 	%r276, %r275, 1000;
	sub.s32 	%r277, %r273, %r276;
	mul.wide.u32 	%rd293, %r277, 8;
	add.s64 	%rd294, %rd154, %rd293;
	ld.global.f64 	%fd21, [%rd294];
	st.shared.f64 	[%rd1], %fd21;
	mov.u32 	%r398, 0;

BB1_41:
	st.shared.u32 	[%rd1+32], %r398;
	cvt.s64.s32	%rd42, %r398;
	mul.wide.s32 	%rd295, %r398, 8;
	add.s64 	%rd296, %rd1, %rd295;
	ld.shared.f64 	%fd71, [%rd296+160];
	setp.gt.f64	%p23, %fd21, %fd71;
	add.s32 	%r398, %r398, 1;
	@%p23 bra 	BB1_41;

	ld.shared.s32 	%rd297, [%rd1+24];
	add.s64 	%rd299, %rd297, %rd90;
	shl.b64 	%rd300, %rd299, 2;
	add.s64 	%rd302, %rd95, %rd300;
	ld.shared.u32 	%r282, [%rd302];
	add.s32 	%r283, %r282, -1;
	mul.wide.s32 	%rd304, %r283, 4;
	add.s64 	%rd305, %rd283, %rd304;
	add.s64 	%rd309, %rd42, %rd93;
	shl.b64 	%rd310, %rd309, 2;
	add.s64 	%rd311, %rd95, %rd310;
	ld.shared.u32 	%r284, [%rd311+76];
	ld.global.u32 	%r285, [%rd305];
	add.s32 	%r286, %r284, %r285;
	st.shared.u32 	[%rd311+76], %r286;
	ld.shared.u32 	%r401, [%rd1+24];
	cvt.s64.s32	%rd312, %r401;
	add.s64 	%rd313, %rd312, %rd90;
	shl.b64 	%rd314, %rd313, 2;
	add.s64 	%rd315, %rd95, %rd314;
	ld.shared.u32 	%r40, [%rd315];
	ld.shared.s32 	%rd316, [%rd1+32];
	add.s64 	%rd319, %rd271, %rd316;
	shl.b64 	%rd320, %rd319, 2;
	add.s64 	%rd321, %rd320, %rd95;
	ld.shared.u32 	%r41, [%rd321+120];
	ld.shared.u32 	%r399, [%rd321+116];
	setp.lt.s32	%p24, %r399, %r41;
	@%p24 bra 	BB1_44;

	mov.u32 	%r400, 0;
	bra.uni 	BB1_46;

BB1_44:
	add.s32 	%r289, %r40, -1;
	mad.lo.s32 	%r43, %r289, %r80, -1;
	mul.wide.u32 	%rd322, %r182, 4;
	add.s64 	%rd324, %rd95, %rd322;
	mul.wide.s32 	%rd325, %r399, 4;
	add.s64 	%rd326, %rd324, %rd325;
	add.s64 	%rd422, %rd326, 4;
	cvta.to.global.u64 	%rd44, %rd87;
	mov.f64 	%fd127, 0d40F86A0000000000;
	mov.u32 	%r400, 0;

BB1_45:
	ld.shared.u32 	%r293, [%rd422+-4];
	add.s32 	%r294, %r43, %r293;
	mul.wide.s32 	%rd327, %r294, 8;
	add.s64 	%rd328, %rd44, %rd327;
	ld.shared.u32 	%r295, [%rd422];
	add.s32 	%r296, %r43, %r295;
	mul.wide.s32 	%rd329, %r296, 8;
	add.s64 	%rd330, %rd44, %rd329;
	ld.global.f64 	%fd73, [%rd330];
	ld.global.f64 	%fd74, [%rd328];
	add.f64 	%fd75, %fd74, %fd73;
	add.s32 	%r297, %r293, -1;
	mad.lo.s32 	%r298, %r297, %r80, %r295;
	add.s32 	%r299, %r298, -1;
	mul.wide.s32 	%rd331, %r299, 8;
	add.s64 	%rd332, %rd44, %rd331;
	ld.global.f64 	%fd76, [%rd332];
	sub.f64 	%fd77, %fd75, %fd76;
	setp.lt.f64	%p25, %fd77, %fd127;
	selp.f64	%fd127, %fd77, %fd127, %p25;
	selp.b32	%r400, %r399, %r400, %p25;
	add.s64 	%rd422, %rd422, 4;
	add.s32 	%r399, %r399, 1;
	setp.lt.s32	%p26, %r399, %r41;
	@%p26 bra 	BB1_45;

BB1_46:
	cvt.s64.s32	%rd334, %r400;
	add.s64 	%rd335, %rd334, %rd90;
	shl.b64 	%rd336, %rd335, 2;
	add.s64 	%rd47, %rd95, %rd336;
	setp.lt.s32	%p27, %r401, %r400;
	@%p27 bra 	BB1_51;

	add.s32 	%r49, %r400, 1;
	setp.le.s32	%p28, %r401, %r49;
	@%p28 bra 	BB1_50;

	mul.wide.u32 	%rd338, %r182, 4;
	add.s64 	%rd340, %rd95, %rd338;
	mul.wide.s32 	%rd341, %r401, 4;
	add.s64 	%rd423, %rd340, %rd341;

BB1_49:
	mov.u64 	%rd49, %rd423;
	add.s64 	%rd423, %rd49, -4;
	ld.shared.u32 	%r307, [%rd49+-4];
	st.shared.u32 	[%rd49], %r307;
	add.s32 	%r401, %r401, -1;
	setp.gt.s32	%p29, %r401, %r49;
	@%p29 bra 	BB1_49;

BB1_50:
	st.shared.u32 	[%rd47+4], %r40;
	mov.u64 	%rd342, 1;
	mov.u64 	%rd425, %rd342;
	bra.uni 	BB1_54;

BB1_51:
	mul.wide.u32 	%rd343, %r182, 4;
	add.s64 	%rd345, %rd95, %rd343;
	mul.wide.s32 	%rd346, %r401, 4;
	add.s64 	%rd347, %rd345, %rd346;
	add.s64 	%rd424, %rd347, 4;

BB1_52:
	ld.shared.u32 	%r311, [%rd424];
	st.shared.u32 	[%rd424+-4], %r311;
	add.s64 	%rd424, %rd424, 4;
	add.s32 	%r401, %r401, 1;
	setp.lt.s32	%p30, %r401, %r400;
	@%p30 bra 	BB1_52;

	st.shared.u32 	[%rd47], %r40;
	mov.u64 	%rd348, 1;
	mov.u64 	%rd425, %rd348;

BB1_54:
	mov.u64 	%rd54, %rd425;
	mad.lo.s32 	%r312, %r79, 2, 70;
	mul.lo.s32 	%r314, %r83, %r312;
	mul.wide.u32 	%rd349, %r314, 4;
	add.s64 	%rd351, %rd95, %rd349;
	add.s64 	%rd426, %rd351, 8;
	add.s32 	%r55, %r384, -1;
	setp.gt.s32	%p31, %r55, 1;
	add.s32 	%r315, %r402, 1;
	mul.wide.s32 	%rd352, %r315, 274877907;
	shr.u64 	%rd353, %rd352, 63;
	cvt.u32.u64	%r316, %rd353;
	shr.s64 	%rd354, %rd352, 38;
	cvt.u32.u64	%r317, %rd354;
	add.s32 	%r318, %r317, %r316;
	mul.lo.s32 	%r319, %r318, 1000;
	sub.s32 	%r392, %r315, %r319;
	st.shared.u64 	[%rd1+16], %rd96;
	cvta.to.global.u64 	%rd56, %rd87;
	mov.f64 	%fd130, 0d0000000000000000;
	@%p31 bra 	BB1_55;
	bra.uni 	BB1_57;

BB1_55:
	mov.u32 	%r403, 1;

BB1_56:
	ld.shared.u32 	%r321, [%rd426+-4];
	add.s32 	%r322, %r321, -1;
	ld.shared.u32 	%r323, [%rd426];
	mad.lo.s32 	%r324, %r322, %r80, %r323;
	add.s32 	%r325, %r324, -1;
	mul.wide.s32 	%rd356, %r325, 8;
	add.s64 	%rd357, %rd56, %rd356;
	ld.global.f64 	%fd80, [%rd357];
	add.f64 	%fd130, %fd130, %fd80;
	st.shared.f64 	[%rd1+16], %fd130;
	add.s64 	%rd426, %rd426, 4;
	add.s32 	%r403, %r403, 1;
	setp.lt.s32	%p32, %r403, %r55;
	@%p32 bra 	BB1_56;

BB1_57:
	mul.wide.s32 	%rd358, %r79, 2;
	cvt.u64.u32	%rd359, %r314;
	add.s64 	%rd360, %rd358, %rd359;
	shl.b64 	%rd361, %rd360, 2;
	add.s64 	%rd363, %rd361, %rd95;
	add.s64 	%rd427, %rd363, 76;
	@%p8 bra 	BB1_62;

	mov.u32 	%r404, 0;

BB1_59:
	ld.shared.u32 	%r330, [%rd427];
	setp.le.s32	%p34, %r330, %r81;
	@%p34 bra 	BB1_61;

	add.f64 	%fd130, %fd130, %fd4;
	st.shared.f64 	[%rd1+16], %fd130;

BB1_61:
	add.s64 	%rd427, %rd427, 4;
	add.s32 	%r404, %r404, 1;
	setp.lt.s32	%p35, %r404, %r82;
	@%p35 bra 	BB1_59;

BB1_62:
	ld.shared.f64 	%fd31, [%rd1+8];
	setp.lt.f64	%p36, %fd130, %fd31;
	@%p36 bra 	BB1_78;

	mad.lo.s32 	%r332, %r83, 20, %r392;
	mul.hi.u32 	%r333, %r332, 274877907;
	shr.u32 	%r334, %r333, 6;
	mul.lo.s32 	%r335, %r334, 1000;
	sub.s32 	%r336, %r332, %r335;
	mul.wide.u32 	%rd365, %r336, 8;
	add.s64 	%rd366, %rd154, %rd365;
	ld.global.f64 	%fd32, [%rd366];
	st.shared.f64 	[%rd1], %fd32;
	add.s32 	%r337, %r392, 1;
	mul.wide.s32 	%rd367, %r337, 274877907;
	shr.u64 	%rd368, %rd367, 63;
	cvt.u32.u64	%r338, %rd368;
	shr.s64 	%rd369, %rd367, 38;
	cvt.u32.u64	%r339, %rd369;
	add.s32 	%r340, %r339, %r338;
	mul.lo.s32 	%r341, %r340, 1000;
	sub.s32 	%r392, %r337, %r341;
	sub.f64 	%fd81, %fd31, %fd130;
	div.rn.f64 	%fd33, %fd81, %fd122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd33;
	}
	mov.b32 	 %f1, %r62;
	abs.f32 	%f2, %f1;
	setp.lt.f32	%p37, %f2, 0f40874911;
	@%p37 bra 	BB1_65;

	setp.lt.s32	%p38, %r62, 0;
	selp.f64	%fd82, 0d0000000000000000, 0d7FF0000000000000, %p38;
	abs.f64 	%fd83, %fd33;
	setp.gtu.f64	%p39, %fd83, 0d7FF0000000000000;
	add.f64 	%fd84, %fd33, %fd33;
	selp.f64	%fd129, %fd84, %fd82, %p39;
	bra.uni 	BB1_69;

BB1_65:
	mov.f64 	%fd85, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd86, %fd33, %fd85;
	mov.f64 	%fd87, 0d4338000000000000;
	add.rn.f64 	%fd88, %fd86, %fd87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd88;
	}
	mov.f64 	%fd89, 0dC338000000000000;
	add.rn.f64 	%fd90, %fd88, %fd89;
	mov.f64 	%fd91, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd92, %fd90, %fd91, %fd33;
	mov.f64 	%fd93, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd94, %fd90, %fd93, %fd92;
	mov.f64 	%fd95, 0d3E928AF3FCA213EA;
	mov.f64 	%fd96, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd97, %fd96, %fd94, %fd95;
	mov.f64 	%fd98, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd99, %fd97, %fd94, %fd98;
	mov.f64 	%fd100, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd101, %fd99, %fd94, %fd100;
	mov.f64 	%fd102, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd103, %fd101, %fd94, %fd102;
	mov.f64 	%fd104, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd105, %fd103, %fd94, %fd104;
	mov.f64 	%fd106, 0d3F81111111122322;
	fma.rn.f64 	%fd107, %fd105, %fd94, %fd106;
	mov.f64 	%fd108, 0d3FA55555555502A1;
	fma.rn.f64 	%fd109, %fd107, %fd94, %fd108;
	mov.f64 	%fd110, 0d3FC5555555555511;
	fma.rn.f64 	%fd111, %fd109, %fd94, %fd110;
	mov.f64 	%fd112, 0d3FE000000000000B;
	fma.rn.f64 	%fd113, %fd111, %fd94, %fd112;
	mov.f64 	%fd114, 0d3FF0000000000000;
	fma.rn.f64 	%fd115, %fd113, %fd94, %fd114;
	fma.rn.f64 	%fd128, %fd115, %fd94, %fd114;
	abs.s32 	%r342, %r63;
	setp.lt.s32	%p40, %r342, 1023;
	@%p40 bra 	BB1_67;

	add.s32 	%r343, %r63, 2046;
	shl.b32 	%r344, %r343, 19;
	and.b32  	%r345, %r344, -1048576;
	shl.b32 	%r346, %r343, 20;
	sub.s32 	%r405, %r346, %r345;
	mov.u32 	%r347, 0;
	mov.b64 	%fd116, {%r347, %r345};
	mul.f64 	%fd128, %fd128, %fd116;
	bra.uni 	BB1_68;

BB1_67:
	shl.b32 	%r348, %r63, 20;
	add.s32 	%r405, %r348, 1072693248;

BB1_68:
	mov.u32 	%r349, 0;
	mov.b64 	%fd117, {%r349, %r405};
	mul.f64 	%fd129, %fd128, %fd117;

BB1_69:
	setp.lt.f64	%p41, %fd32, %fd129;
	@%p41 bra 	BB1_73;

	mul.wide.u32 	%rd370, %r314, 4;
	add.s64 	%rd428, %rd95, %rd370;
	mul.wide.s32 	%rd63, %r79, 4;
	@%p3 bra 	BB1_87;

	mov.u32 	%r406, 0;

BB1_72:
	add.s64 	%rd372, %rd428, %rd63;
	ld.shared.u32 	%r354, [%rd372];
	st.shared.u32 	[%rd428], %r354;
	add.s64 	%rd428, %rd428, 4;
	add.s32 	%r406, %r406, 1;
	setp.lt.s32	%p43, %r406, %r384;
	@%p43 bra 	BB1_72;
	bra.uni 	BB1_87;

BB1_73:
	mul.wide.u32 	%rd374, %r314, 4;
	add.s64 	%rd429, %rd95, %rd374;
	add.s64 	%rd377, %rd91, %rd359;
	shl.b64 	%rd378, %rd377, 2;
	add.s64 	%rd430, %rd95, %rd378;
	@%p3 bra 	BB1_77;

	mov.u32 	%r407, 0;

BB1_75:
	ld.shared.u32 	%r359, [%rd429];
	st.shared.u32 	[%rd430], %r359;
	add.s64 	%rd430, %rd430, 4;
	add.s64 	%rd429, %rd429, 4;
	add.s32 	%r407, %r407, 1;
	setp.lt.s32	%p45, %r407, %r384;
	@%p45 bra 	BB1_75;

	ld.shared.f64 	%fd130, [%rd1+16];

BB1_77:
	st.shared.f64 	[%rd1+8], %fd130;
	bra.uni 	BB1_87;

BB1_78:
	mul.wide.u32 	%rd380, %r314, 4;
	add.s64 	%rd431, %rd95, %rd380;
	add.s64 	%rd383, %rd91, %rd359;
	shl.b64 	%rd384, %rd383, 2;
	add.s64 	%rd432, %rd95, %rd384;
	@%p3 bra 	BB1_82;

	mov.u32 	%r408, 0;

BB1_80:
	ld.shared.u32 	%r364, [%rd431];
	st.shared.u32 	[%rd432], %r364;
	add.s64 	%rd432, %rd432, 4;
	add.s64 	%rd431, %rd431, 4;
	add.s32 	%r408, %r408, 1;
	setp.lt.s32	%p47, %r408, %r384;
	@%p47 bra 	BB1_80;

	ld.shared.f64 	%fd130, [%rd1+16];

BB1_82:
	st.shared.f64 	[%rd1+8], %fd130;
	add.s64 	%rd387, %rd91, %rd91;
	add.s64 	%rd388, %rd387, %rd90;
	add.s64 	%rd389, %rd388, %rd54;
	shl.b64 	%rd390, %rd389, 2;
	add.s64 	%rd392, %rd390, %rd95;
	ld.shared.u32 	%r369, [%rd392+36];
	add.s32 	%r370, %r369, 1;
	st.shared.u32 	[%rd392+36], %r370;
	mul.wide.s32 	%rd394, %r83, 8;
	add.s64 	%rd395, %rd151, %rd394;
	ld.global.f64 	%fd118, [%rd395];
	ld.shared.f64 	%fd44, [%rd1+16];
	setp.geu.f64	%p48, %fd44, %fd118;
	@%p48 bra 	BB1_87;

	mul.wide.u32 	%rd396, %r314, 4;
	add.s64 	%rd433, %rd95, %rd396;
	mul.wide.s32 	%rd399, %r84, 4;
	add.s64 	%rd434, %rd97, %rd399;
	@%p3 bra 	BB1_86;

	mov.u32 	%r409, 0;

BB1_85:
	ld.shared.u32 	%r376, [%rd433];
	st.global.u32 	[%rd434], %r376;
	add.s64 	%rd434, %rd434, 4;
	add.s64 	%rd433, %rd433, 4;
	add.s32 	%r409, %r409, 1;
	setp.lt.s32	%p50, %r409, %r384;
	@%p50 bra 	BB1_85;

BB1_86:
	mul.wide.s32 	%rd401, %r83, 8;
	add.s64 	%rd402, %rd151, %rd401;
	st.global.f64 	[%rd402], %fd44;

BB1_87:
	mov.f64 	%fd119, 0d3FF0000000000000;
	sub.f64 	%fd120, %fd119, %fd48;
	mul.f64 	%fd122, %fd122, %fd120;
	bar.sync 	0;

BB1_88:
	setp.gt.f64	%p51, %fd122, 0d3F847AE147AE147B;
	@%p51 bra 	BB1_90;

BB1_89:
	ret;

BB1_90:
	mul.wide.s32 	%rd403, %r79, 2;
	mad.lo.s32 	%r378, %r79, 2, 70;
	mul.lo.s32 	%r380, %r83, %r378;
	cvt.u64.u32	%rd404, %r380;
	add.s64 	%rd405, %rd403, %rd404;
	shl.b64 	%rd406, %rd405, 2;
	add.s64 	%rd408, %rd406, %rd95;
	ld.shared.u32 	%r391, [%rd408+36];
	ld.shared.u32 	%r390, [%rd1+40];
	bra.uni 	BB1_21;
}


