
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021955                       # Number of seconds simulated
sim_ticks                                 21954917500                       # Number of ticks simulated
final_tick                                21954917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353144                       # Simulator instruction rate (inst/s)
host_op_rate                                   353144                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               92103562                       # Simulator tick rate (ticks/s)
host_mem_usage                                 259964                       # Number of bytes of host memory used
host_seconds                                   238.37                       # Real time elapsed on the host
sim_insts                                    84179709                       # Number of instructions simulated
sim_ops                                      84179709                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst            195904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            138560                       # Number of bytes read from this memory
system.physmem.bytes_read::total               334464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       195904                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          195904                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               3061                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               2165                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5226                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              8923012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6311115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15234127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         8923012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            8923012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             8923012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6311115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15234127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                          5226                       # Number of read requests accepted
system.physmem.writeReqs                            0                       # Number of write requests accepted
system.physmem.readBursts                        5226                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                   334464                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                    334464                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0                 469                       # Per bank write bursts
system.physmem.perBankRdBursts::1                 292                       # Per bank write bursts
system.physmem.perBankRdBursts::2                 302                       # Per bank write bursts
system.physmem.perBankRdBursts::3                 523                       # Per bank write bursts
system.physmem.perBankRdBursts::4                 220                       # Per bank write bursts
system.physmem.perBankRdBursts::5                 223                       # Per bank write bursts
system.physmem.perBankRdBursts::6                 218                       # Per bank write bursts
system.physmem.perBankRdBursts::7                 288                       # Per bank write bursts
system.physmem.perBankRdBursts::8                 239                       # Per bank write bursts
system.physmem.perBankRdBursts::9                 278                       # Per bank write bursts
system.physmem.perBankRdBursts::10                249                       # Per bank write bursts
system.physmem.perBankRdBursts::11                251                       # Per bank write bursts
system.physmem.perBankRdBursts::12                395                       # Per bank write bursts
system.physmem.perBankRdBursts::13                338                       # Per bank write bursts
system.physmem.perBankRdBursts::14                492                       # Per bank write bursts
system.physmem.perBankRdBursts::15                449                       # Per bank write bursts
system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
system.physmem.totGap                     21954815500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                    5226                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                      3223                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      1200                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       523                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                       260                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                        18                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples          861                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      385.932636                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     229.340491                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     360.649518                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127            261     30.31%     30.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255          173     20.09%     50.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383           93     10.80%     61.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511           57      6.62%     67.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639           37      4.30%     72.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767           30      3.48%     75.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895           47      5.46%     81.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023           33      3.83%     84.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151          130     15.10%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total            861                       # Bytes accessed per row activation
system.physmem.totQLat                      128746000                       # Total ticks spent queuing
system.physmem.totMemAccLat                 226733500                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                     26130000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       24635.67                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  43385.67                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                          15.23                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                       15.23                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.12                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.12                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
system.physmem.readRowHits                       4356                       # Number of row buffer hits during reads
system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   83.35                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
system.physmem.avgGap                      4201074.53                       # Average gap between requests
system.physmem.pageHitRate                      83.35                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                    3034500                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                    1593900                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                  18099900                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy           118625520.000000                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy               48811380                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy                6176640                       # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy         312556080                       # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy         154176960                       # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy         5001436845                       # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy               5664547785                       # Total energy per rank (pJ)
system.physmem_0.averagePower              258.008156                       # Core power per rank (mW)
system.physmem_0.totalIdleTime            21831003750                       # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE       11536500                       # Time in different power states
system.physmem_0.memoryStateTime::REF        50426000                       # Time in different power states
system.physmem_0.memoryStateTime::SREF    20744771750                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN    401491250                       # Time in different power states
system.physmem_0.memoryStateTime::ACT        61308000                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN    685384000                       # Time in different power states
system.physmem_1.actEnergy                    3177300                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                    1673595                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                  19213740                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy           106332720.000000                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy               46621440                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy                5256960                       # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy         301076850                       # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy         131936160                       # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy         5018107080                       # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy               5633395845                       # Total energy per rank (pJ)
system.physmem_1.averagePower              256.589251                       # Core power per rank (mW)
system.physmem_1.totalIdleTime            21838957750                       # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE        9258500                       # Time in different power states
system.physmem_1.memoryStateTime::REF        45178000                       # Time in different power states
system.physmem_1.memoryStateTime::SREF    20835144000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN    343577000                       # Time in different power states
system.physmem_1.memoryStateTime::ACT        61468500                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN    660291500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                16102182                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11688137                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            930988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8963257                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7508303                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.767575                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1594537                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           29363                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              25724                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3639                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          560                       # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     24064359                       # DTB read hits
system.cpu.dtb.read_misses                     206311                       # DTB read misses
system.cpu.dtb.read_acv                             4                       # DTB read access violations
system.cpu.dtb.read_accesses                 24270670                       # DTB read accesses
system.cpu.dtb.write_hits                     7168837                       # DTB write hits
system.cpu.dtb.write_misses                      1192                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7170029                       # DTB write accesses
system.cpu.dtb.data_hits                     31233196                       # DTB hits
system.cpu.dtb.data_misses                     207503                       # DTB misses
system.cpu.dtb.data_acv                             4                       # DTB access violations
system.cpu.dtb.data_accesses                 31440699                       # DTB accesses
system.cpu.itb.fetch_hits                    15932695                       # ITB hits
system.cpu.itb.fetch_misses                        79                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                15932774                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  389                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43909836                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16643979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      137979397                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16102182                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9128564                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26000321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1939876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2307                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15932695                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                367713                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43616730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.163451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.433365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19436456     44.56%     44.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2618537      6.00%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1330059      3.05%     53.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1934096      4.43%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3001834      6.88%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1292274      2.96%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1355703      3.11%     71.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   886638      2.03%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11761133     26.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43616730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.366710                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.142335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12867029                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8250930                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19434015                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2106147                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 958609                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              2654207                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 11848                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              132149793                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 49699                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 958609                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13986200                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4658485                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10631                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20305693                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3697112                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              128776944                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 70815                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2027533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1361651                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79521                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            94599397                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             167333600                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        159779432                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           7554167                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68427361                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 26172036                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                950                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            946                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8272242                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26904484                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8704450                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3461355                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1614052                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  111855473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1918                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  99762246                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            119439                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27677681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     21095832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1529                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43616730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.287247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.099564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11270720     25.84%     25.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7659760     17.56%     43.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7470187     17.13%     60.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5700495     13.07%     73.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4466514     10.24%     83.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2981046      6.83%     90.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2041941      4.68%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1170841      2.68%     98.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              855226      1.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43616730                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  484010     20.07%     20.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   538      0.02%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 34926      1.45%     21.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                12192      0.51%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               1012503     41.99%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 682717     28.32%     92.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                160804      6.67%     99.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21053      0.87%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2406      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60662676     60.81%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               489936      0.49%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2847523      2.85%     64.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              115351      0.12%     64.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             2443321      2.45%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             314198      0.31%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              765838      0.77%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                319      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24115562     24.17%     91.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7190219      7.21%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          739060      0.74%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          78236      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               99762246                       # Type of FU issued
system.cpu.iq.rate                           2.271979                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2411149                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          229977416                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         129921960                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     89757276                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            15694394                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9653681                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7189481                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               93785924                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 8387464                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1923320                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6908286                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11342                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        40947                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2203347                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        42864                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 958609                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3613912                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                479107                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           122779790                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            241415                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26904484                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8704450                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1918                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  38391                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                434865                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          40947                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         531949                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       502384                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1034333                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              98436741                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24271214                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1325505                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      10922399                       # number of nop insts executed
system.cpu.iew.exec_refs                     31441282                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12471732                       # Number of branches executed
system.cpu.iew.exec_stores                    7170068                       # Number of stores executed
system.cpu.iew.exec_rate                     2.241792                       # Inst execution rate
system.cpu.iew.wb_sent                       97645487                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      96946757                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66976137                       # num instructions producing a value
system.cpu.iew.wb_consumers                  94960144                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.207860                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.705308                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        30878503                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            919659                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     39122931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.349084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.919383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14724541     37.64%     37.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8532800     21.81%     59.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3880104      9.92%     69.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1909784      4.88%     74.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1376640      3.52%     77.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1034511      2.64%     80.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       692868      1.77%     82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       729092      1.86%     84.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6242591     15.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39122931                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             91903055                       # Number of instructions committed
system.cpu.commit.committedOps               91903055                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26497301                       # Number of memory references committed
system.cpu.commit.loads                      19996198                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   10240685                       # Number of branches committed
system.cpu.commit.fp_insts                    6862061                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  79581076                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1029620                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      7723353      8.40%      8.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         51001453     55.49%     63.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          458252      0.50%     64.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2732553      2.97%     67.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         104605      0.11%     67.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt        2333953      2.54%     70.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        296445      0.32%     70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         754822      0.82%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           318      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19433618     21.15%     92.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6424318      6.99%     99.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       562580      0.61%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        76785      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          91903055                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6242591                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    155660858                       # The number of ROB reads
system.cpu.rob.rob_writes                   250112359                       # The number of ROB writes
system.cpu.timesIdled                            4774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          293106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    84179709                       # Number of Instructions Simulated
system.cpu.committedOps                      84179709                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.521620                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.521620                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.917104                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.917104                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                133010551                       # number of integer regfile reads
system.cpu.int_regfile_writes                72904644                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6263409                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6178123                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  719113                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               158                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1457.034872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28588531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          12734.312249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1457.034872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.355721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.355721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2087                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1389                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.509521                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57198427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57198427                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     22095438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22095438                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6492623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6492623                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          470                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data      28588061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28588061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28588061                       # number of overall hits
system.cpu.dcache.overall_hits::total        28588061                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1079                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8480                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         9559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         9559                       # number of overall misses
system.cpu.dcache.overall_misses::total          9559                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     87318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     87318000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    649645257                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    649645257                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       106000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       106000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    736963257                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    736963257                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    736963257                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    736963257                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22096517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22096517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     28597620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28597620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     28597620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28597620                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001304                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000334                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80924.930491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80924.930491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76609.110495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76609.110495                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       106000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       106000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77096.271263                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77096.271263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77096.271263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77096.271263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43101                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   123.145714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu.dcache.writebacks::total               108                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6751                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6751                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         7315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         7315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7315                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1729                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2244                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     47711000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47711000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    177283495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    177283495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       105000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    224994495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    224994495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    224994495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    224994495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002123                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002123                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92642.718447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92642.718447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102535.277617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102535.277617                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       105000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       105000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100264.926471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100264.926471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100264.926471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100264.926471                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              9511                       # number of replacements
system.cpu.icache.tags.tagsinuse          1600.395362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15918262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11449                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1390.362652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1600.395362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.781443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1938                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          944                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31876835                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31876835                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15918262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15918262                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15918262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15918262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15918262                       # number of overall hits
system.cpu.icache.overall_hits::total        15918262                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        14431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14431                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        14431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        14431                       # number of overall misses
system.cpu.icache.overall_misses::total         14431                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    508617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    508617000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    508617000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    508617000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    508617000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    508617000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15932693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15932693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15932693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15932693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15932693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15932693                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000906                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000906                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000906                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000906                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000906                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35244.750884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35244.750884                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35244.750884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35244.750884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35244.750884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35244.750884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         9511                       # number of writebacks
system.cpu.icache.writebacks::total              9511                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2981                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2981                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2981                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2981                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2981                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2981                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11450                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        11450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        11450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11450                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    378748000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    378748000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    378748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    378748000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    378748000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    378748000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33078.427948                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33078.427948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33078.427948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33078.427948                       # average overall mshr miss latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements                0                       # number of replacements
system.cpu.l2cache.tags.tagsinuse         3489.228607                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              18138                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             5226                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.470723                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::cpu.inst  2006.844021                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data  1482.384585                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.061244                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.045239                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.106483                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         5226                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1370                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3517                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.159485                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           192138                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          192138                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks          108                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          108                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks         9511                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total         9511                       # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         8389                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         8389                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data           54                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst         8389                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data           80                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            8469                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst         8389                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data           80                       # number of overall hits
system.cpu.l2cache.overall_hits::total           8469                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data         1703                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         1703                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3061                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         3061                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data          462                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          462                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         3061                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data         2165                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          5226                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         3061                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data         2165                       # number of overall misses
system.cpu.l2cache.overall_misses::total         5226                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    174274000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    174274000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    273178000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    273178000                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     46458500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     46458500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    273178000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data    220732500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    493910500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    273178000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data    220732500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    493910500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks          108                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          108                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks         9511                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total         9511                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data         1729                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         1729                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        11450                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11450                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst        11450                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data         2245                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        13695                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst        11450                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data         2245                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        13695                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.984962                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.984962                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.267336                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.267336                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.895349                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.895349                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.267336                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.964365                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.381599                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.267336                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.964365                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.381599                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 102333.529066                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 102333.529066                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 89244.691277                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 89244.691277                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100559.523810                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 100559.523810                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 89244.691277                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 101954.965358                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 94510.237275                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 89244.691277                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 101954.965358                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 94510.237275                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1703                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         1703                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3061                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3061                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          462                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         3061                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data         2165                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         5226                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         3061                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data         2165                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         5226                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    157244000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    157244000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    242568000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    242568000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     41838500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     41838500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    242568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    199082500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    441650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    242568000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    199082500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    441650500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.984962                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.984962                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.267336                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.895349                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895349                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.381599                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.267336                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.381599                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92333.529066                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 92333.529066                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 79244.691277                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90559.523810                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90559.523810                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 91954.965358                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84510.237275                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79244.691277                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 91954.965358                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 84510.237275                       # average overall mshr miss latency
system.cpu.toL2Bus.snoop_filter.tot_requests        23364                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests         9669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp         11965                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty          108                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean         9511                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         1729                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         1729                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11450                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq          516                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32410                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4648                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total             37058                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1341440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       150592                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total            1492032                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        13695                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              13695    100.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          13695                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy       21301000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy      17173500                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy       3367500                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          5226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21954917500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3523                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1703                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3523                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       334464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  334464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5226                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6271000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27424000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
