

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Nov 30 08:52:40 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.25|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  141|  141|  141|  141|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- relu_label1  |  140|  140|         2|          -|          -|    70|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_4 (2)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69
:0  br label %1


 <State 2>: 3.25ns
ST_2: i (4)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %._crit_edge ]

ST_2: exitcond (5)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69
:1  %exitcond = icmp eq i7 %i, -58

ST_2: empty (6)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

ST_2: i_1 (7)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69
:3  %i_1 = add i7 %i, 1

ST_2: StgValue_9 (8)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69
:4  br i1 %exitcond, label %4, label %2

ST_2: tmp (11)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:1  %tmp = zext i7 %i to i32

ST_2: data_addr (12)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:2  %data_addr = getelementptr [70 x i32]* %data, i32 0, i32 %tmp

ST_2: data_load (13)  [2/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:3  %data_load = load i32* %data_addr, align 4

ST_2: StgValue_13 (22)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:76
:0  ret void


 <State 3>: 3.25ns
ST_3: StgValue_14 (10)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:70
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind

ST_3: data_load (13)  [1/2] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:3  %data_load = load i32* %data_addr, align 4

ST_3: tmp_12 (14)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:4  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_load, i32 31)

ST_3: StgValue_17 (15)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71
:5  br i1 %tmp_12, label %3, label %._crit_edge

ST_3: StgValue_18 (17)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:73
:0  store i32 0, i32* %data_addr, align 4

ST_3: StgValue_19 (18)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:74
:1  br label %._crit_edge

ST_3: StgValue_20 (20)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69
._crit_edge:0  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69) [4]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:69) [4]  (0 ns)
	'getelementptr' operation ('data_addr', ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71) [12]  (0 ns)
	'load' operation ('data_load', ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71) on array 'data' [13]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_load', ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:71) on array 'data' [13]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
