{"Source Block": ["oh/eproto_rx/hdl/eproto_rx.v@274:311@HdlStmProcess", "        end\n      endcase\n   end // always @ ( posedge rxlclk_p )\n   \n   // 3rd cycle\n   always @( posedge rxlclk_p ) begin\n\n      // default pass-throughs\n      ctrlmode_2    <= ctrlmode_1;\n      dstaddr_2     <= dstaddr_1;\n      datamode_2    <= datamode_1;\n      write_2       <= write_1;\n      access_2      <= access_1 & rxactive_1;  // avoid random non-frame data\n      data_2        <= data_1;\n      srcaddr_2 <= srcaddr_1;\n         \n      case( rxalign_1 )\n        // 7-5: Full packet is complete in 2nd cycle\n        3'd4:\n          srcaddr_2[7:0]  <= rxdata_in[63:56];\n        3'd3:\n          srcaddr_2[15:0] <= rxdata_in[63:48];\n        3'd2:\n          srcaddr_2[23:0] <= rxdata_in[63:40];\n        3'd1:\n          srcaddr_2[31:0] <= rxdata_in[63:32];\n        3'd0: begin\n           data_2[7:0]     <= rxdata_in[63:56];\n           srcaddr_2[31:0] <= rxdata_in[55:24];\n        end\n      endcase // case ( rxalign_1 )\n\n   end // always @ ( posedge rxlclk_p )\n   \n/*  The spec says reads use the 'data' slot for src address, but apparently\n    the silicon has not read this spec.\n      if( write_1 ) begin\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[282, "      ctrlmode_2    <= ctrlmode_1;\n"], [283, "      dstaddr_2     <= dstaddr_1;\n"], [284, "      datamode_2    <= datamode_1;\n"], [285, "      write_2       <= write_1;\n"], [286, "      access_2      <= access_1 & rxactive_1;  // avoid random non-frame data\n"], [288, "      srcaddr_2 <= srcaddr_1;\n"]], "Add": [[286, "      if(~stream_2) begin\n"], [286, "         ctrlmode_2    <= ctrlmode_1;\n"], [286, "         dstaddr_2     <= dstaddr_1;\n"], [286, "         datamode_2    <= datamode_1;\n"], [286, "         write_2       <= write_1;\n"], [286, "         access_2      <= access_1 & rxactive_1;\n"], [286, "      end else begin\n"], [286, "         dstaddr_2     <= dstaddr_2 + 32'h00000008;\n"], [286, "      end\n"], [288, "      srcaddr_2     <= srcaddr_1;\n"], [288, "      stream_2      <= stream_1;\n"]]}}