
mantarray-firmware-channel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003930  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080039f0  080039f0  000139f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ab4  08003ab4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003ab4  08003ab4  00013ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003abc  08003abc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003abc  08003abc  00013abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ac0  08003ac0  00013ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ac4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  20000070  08003b34  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  08003b34  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023164  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004af1  00000000  00000000  000431fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00047cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002ce8  00000000  00000000  00048ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017aeb  00000000  00000000  0004b9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000262e1  00000000  00000000  000634b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085fcc  00000000  00000000  00089794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010f760  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003348  00000000  00000000  0010f7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00018d4a  00000000  00000000  00112afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039d8 	.word	0x080039d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080039d8 	.word	0x080039d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800049c:	b510      	push	{r4, lr}
 800049e:	b082      	sub	sp, #8

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004a0:	2208      	movs	r2, #8
 80004a2:	2100      	movs	r1, #0
 80004a4:	4668      	mov	r0, sp
 80004a6:	f003 fa0d 	bl	80038c4 <memset>
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004aa:	22c2      	movs	r2, #194	; 0xc2
  hadc.Init.OversamplingMode = DISABLE;
 80004ac:	2300      	movs	r3, #0
 80004ae:	4c1e      	ldr	r4, [pc, #120]	; (8000528 <MX_ADC_Init+0x8c>)
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004b0:	32ff      	adds	r2, #255	; 0xff
 80004b2:	6262      	str	r2, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80004b4:	3a96      	subs	r2, #150	; 0x96
 80004b6:	3aff      	subs	r2, #255	; 0xff
 80004b8:	54a3      	strb	r3, [r4, r2]
  hadc.Instance = ADC1;
 80004ba:	4a1c      	ldr	r2, [pc, #112]	; (800052c <MX_ADC_Init+0x90>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc.Init.LowPowerAutoWait = DISABLE;
  hadc.Init.LowPowerFrequencyMode = DISABLE;
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004bc:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 80004be:	6022      	str	r2, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004c0:	2280      	movs	r2, #128	; 0x80
 80004c2:	05d2      	lsls	r2, r2, #23
 80004c4:	6062      	str	r2, [r4, #4]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80004c6:	2201      	movs	r2, #1
  hadc.Init.ContinuousConvMode = DISABLE;
 80004c8:	8423      	strh	r3, [r4, #32]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80004ca:	6122      	str	r2, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004cc:	3203      	adds	r2, #3
  hadc.Init.OversamplingMode = DISABLE;
 80004ce:	63e3      	str	r3, [r4, #60]	; 0x3c
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004d0:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004d2:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004d4:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80004d6:	6363      	str	r3, [r4, #52]	; 0x34
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80004d8:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004da:	60e3      	str	r3, [r4, #12]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004dc:	6162      	str	r2, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80004de:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004e0:	61e3      	str	r3, [r4, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004e2:	f000 fc95 	bl	8000e10 <HAL_ADC_Init>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	d114      	bne.n	8000514 <MX_ADC_Init+0x78>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	4a10      	ldr	r2, [pc, #64]	; (8000530 <MX_ADC_Init+0x94>)
 80004ee:	015b      	lsls	r3, r3, #5
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004f0:	4669      	mov	r1, sp
 80004f2:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80004f4:	9200      	str	r2, [sp, #0]
 80004f6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004f8:	f000 fd6c 	bl	8000fd4 <HAL_ADC_ConfigChannel>
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d10f      	bne.n	8000520 <MX_ADC_Init+0x84>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000500:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_ADC_Init+0x98>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000502:	4669      	mov	r1, sp
 8000504:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000506:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000508:	f000 fd64 	bl	8000fd4 <HAL_ADC_ConfigChannel>
 800050c:	2800      	cmp	r0, #0
 800050e:	d104      	bne.n	800051a <MX_ADC_Init+0x7e>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000510:	b002      	add	sp, #8
 8000512:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000514:	f000 fa0a 	bl	800092c <Error_Handler>
 8000518:	e7e7      	b.n	80004ea <MX_ADC_Init+0x4e>
    Error_Handler();
 800051a:	f000 fa07 	bl	800092c <Error_Handler>
}
 800051e:	e7f7      	b.n	8000510 <MX_ADC_Init+0x74>
    Error_Handler();
 8000520:	f000 fa04 	bl	800092c <Error_Handler>
 8000524:	e7ec      	b.n	8000500 <MX_ADC_Init+0x64>
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	20000098 	.word	0x20000098
 800052c:	40012400 	.word	0x40012400
 8000530:	48040000 	.word	0x48040000
 8000534:	44020000 	.word	0x44020000

08000538 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC1)
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <HAL_ADC_MspInit+0x18>)
 800053a:	6802      	ldr	r2, [r0, #0]
 800053c:	429a      	cmp	r2, r3
 800053e:	d000      	beq.n	8000542 <HAL_ADC_MspInit+0xa>
    __HAL_RCC_ADC1_CLK_ENABLE();
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000540:	4770      	bx	lr
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000542:	2380      	movs	r3, #128	; 0x80
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <HAL_ADC_MspInit+0x1c>)
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800054a:	430b      	orrs	r3, r1
 800054c:	6353      	str	r3, [r2, #52]	; 0x34
}
 800054e:	e7f7      	b.n	8000540 <HAL_ADC_MspInit+0x8>
 8000550:	40012400 	.word	0x40012400
 8000554:	40021000 	.word	0x40021000

08000558 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055a:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055c:	2214      	movs	r2, #20
 800055e:	2100      	movs	r1, #0
 8000560:	a804      	add	r0, sp, #16
 8000562:	f003 f9af 	bl	80038c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2201      	movs	r2, #1
 8000568:	4b29      	ldr	r3, [pc, #164]	; (8000610 <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 800056a:	4d2a      	ldr	r5, [pc, #168]	; (8000614 <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 800056e:	0028      	movs	r0, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000570:	4311      	orrs	r1, r2
 8000572:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000574:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin, GPIO_PIN_RESET);
 8000576:	24a0      	movs	r4, #160	; 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000578:	400a      	ands	r2, r1
 800057a:	9201      	str	r2, [sp, #4]
 800057c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800057e:	2202      	movs	r2, #2
 8000580:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin, GPIO_PIN_RESET);
 8000582:	05e4      	lsls	r4, r4, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000584:	4311      	orrs	r1, r2
 8000586:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000588:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = BUS_C0_Pin|BUS_C2_Pin|BUS_C1_Pin|programmer_TX_line_Pin
                          |programmer_RX_line_Pin|BUS_CLK_Pin|mag_int_c_Pin|mag_int_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2600      	movs	r6, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800058c:	400a      	ands	r2, r1
 800058e:	9202      	str	r2, [sp, #8]
 8000590:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000592:	2204      	movs	r2, #4
 8000594:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin;
 8000596:	2700      	movs	r7, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000598:	4311      	orrs	r1, r2
 800059a:	62d9      	str	r1, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 800059c:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 80005a0:	0209      	lsls	r1, r1, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	401a      	ands	r2, r3
 80005a4:	9203      	str	r2, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a8:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 80005aa:	f001 f9d7 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin, GPIO_PIN_RESET);
 80005ae:	21e0      	movs	r1, #224	; 0xe0
 80005b0:	0020      	movs	r0, r4
 80005b2:	2200      	movs	r2, #0
 80005b4:	0049      	lsls	r1, r1, #1
 80005b6:	f001 f9d1 	bl	800195c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BUS_C0_Pin|BUS_C2_Pin|BUS_C1_Pin|programmer_TX_line_Pin
 80005ba:	2300      	movs	r3, #0
 80005bc:	4a16      	ldr	r2, [pc, #88]	; (8000618 <MX_GPIO_Init+0xc0>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005be:	0020      	movs	r0, r4
 80005c0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = BUS_C0_Pin|BUS_C2_Pin|BUS_C1_Pin|programmer_TX_line_Pin
 80005c2:	9204      	str	r2, [sp, #16]
 80005c4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c8:	f001 f8d8 	bl	800177c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BUS4_Pin|BUS7_Pin|BUS3_Pin|BUS6_Pin
 80005cc:	2300      	movs	r3, #0
 80005ce:	4a13      	ldr	r2, [pc, #76]	; (800061c <MX_GPIO_Init+0xc4>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d0:	a904      	add	r1, sp, #16
 80005d2:	4813      	ldr	r0, [pc, #76]	; (8000620 <MX_GPIO_Init+0xc8>)
  GPIO_InitStruct.Pin = BUS4_Pin|BUS7_Pin|BUS3_Pin|BUS6_Pin
 80005d4:	9204      	str	r2, [sp, #16]
 80005d6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d8:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005da:	f001 f8cf 	bl	800177c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin;
 80005de:	22c0      	movs	r2, #192	; 0xc0
 80005e0:	2301      	movs	r3, #1
 80005e2:	2600      	movs	r6, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005e4:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin;
 80005e6:	0212      	lsls	r2, r2, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005e8:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin;
 80005ea:	9204      	str	r2, [sp, #16]
 80005ec:	9305      	str	r3, [sp, #20]
 80005ee:	9606      	str	r6, [sp, #24]
 80005f0:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f2:	f001 f8c3 	bl	800177c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin;
 80005f6:	22e0      	movs	r2, #224	; 0xe0
 80005f8:	2301      	movs	r3, #1
 80005fa:	0052      	lsls	r2, r2, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	0020      	movs	r0, r4
 80005fe:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin;
 8000600:	9204      	str	r2, [sp, #16]
 8000602:	9305      	str	r3, [sp, #20]
 8000604:	9606      	str	r6, [sp, #24]
 8000606:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	f001 f8b8 	bl	800177c <HAL_GPIO_Init>

}
 800060c:	b00b      	add	sp, #44	; 0x2c
 800060e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000610:	40021000 	.word	0x40021000
 8000614:	50000800 	.word	0x50000800
 8000618:	0000e619 	.word	0x0000e619
 800061c:	000001ff 	.word	0x000001ff
 8000620:	50000400 	.word	0x50000400

08000624 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000624:	b510      	push	{r4, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000626:	4b1e      	ldr	r3, [pc, #120]	; (80006a0 <MX_I2C2_Init+0x7c>)
 8000628:	4c1e      	ldr	r4, [pc, #120]	; (80006a4 <MX_I2C2_Init+0x80>)
 800062a:	6023      	str	r3, [r4, #0]
  hi2c2.Init.Timing = 0x00100413;
 800062c:	4b1e      	ldr	r3, [pc, #120]	; (80006a8 <MX_I2C2_Init+0x84>)
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800062e:	0020      	movs	r0, r4
  hi2c2.Init.Timing = 0x00100413;
 8000630:	6063      	str	r3, [r4, #4]
  hi2c2.Init.OwnAddress1 = 200;
 8000632:	23c8      	movs	r3, #200	; 0xc8
 8000634:	60a3      	str	r3, [r4, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000636:	3bc7      	subs	r3, #199	; 0xc7
 8000638:	60e3      	str	r3, [r4, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800063a:	2300      	movs	r3, #0
 800063c:	6123      	str	r3, [r4, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800063e:	6163      	str	r3, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000640:	61a3      	str	r3, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 8000642:	2380      	movs	r3, #128	; 0x80
 8000644:	031b      	lsls	r3, r3, #12
 8000646:	61e3      	str	r3, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000648:	2380      	movs	r3, #128	; 0x80
 800064a:	029b      	lsls	r3, r3, #10
 800064c:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800064e:	f001 f98b 	bl	8001968 <HAL_I2C_Init>
 8000652:	2800      	cmp	r0, #0
 8000654:	d110      	bne.n	8000678 <MX_I2C2_Init+0x54>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000656:	2100      	movs	r1, #0
 8000658:	0020      	movs	r0, r4
 800065a:	f001 fd2d 	bl	80020b8 <HAL_I2CEx_ConfigAnalogFilter>
 800065e:	2800      	cmp	r0, #0
 8000660:	d112      	bne.n	8000688 <MX_I2C2_Init+0x64>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000662:	2100      	movs	r1, #0
 8000664:	0020      	movs	r0, r4
 8000666:	f001 fd4f 	bl	8002108 <HAL_I2CEx_ConfigDigitalFilter>
 800066a:	2800      	cmp	r0, #0
 800066c:	d114      	bne.n	8000698 <MX_I2C2_Init+0x74>
  {
    Error_Handler();
  }
  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 800066e:	2080      	movs	r0, #128	; 0x80
 8000670:	0180      	lsls	r0, r0, #6
 8000672:	f001 fd6f 	bl	8002154 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000676:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000678:	f000 f958 	bl	800092c <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800067c:	2100      	movs	r1, #0
 800067e:	0020      	movs	r0, r4
 8000680:	f001 fd1a 	bl	80020b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000684:	2800      	cmp	r0, #0
 8000686:	d0ec      	beq.n	8000662 <MX_I2C2_Init+0x3e>
    Error_Handler();
 8000688:	f000 f950 	bl	800092c <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800068c:	2100      	movs	r1, #0
 800068e:	0020      	movs	r0, r4
 8000690:	f001 fd3a 	bl	8002108 <HAL_I2CEx_ConfigDigitalFilter>
 8000694:	2800      	cmp	r0, #0
 8000696:	d0ea      	beq.n	800066e <MX_I2C2_Init+0x4a>
    Error_Handler();
 8000698:	f000 f948 	bl	800092c <Error_Handler>
 800069c:	e7e7      	b.n	800066e <MX_I2C2_Init+0x4a>
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	40005800 	.word	0x40005800
 80006a4:	200000f4 	.word	0x200000f4
 80006a8:	00100413 	.word	0x00100413

080006ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006ac:	b510      	push	{r4, lr}
 80006ae:	0004      	movs	r4, r0
 80006b0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	2214      	movs	r2, #20
 80006b4:	2100      	movs	r1, #0
 80006b6:	a802      	add	r0, sp, #8
 80006b8:	f003 f904 	bl	80038c4 <memset>
  if(i2cHandle->Instance==I2C2)
 80006bc:	4b15      	ldr	r3, [pc, #84]	; (8000714 <HAL_I2C_MspInit+0x68>)
 80006be:	6822      	ldr	r2, [r4, #0]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d001      	beq.n	80006c8 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80006c4:	b008      	add	sp, #32
 80006c6:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c8:	2302      	movs	r3, #2
 80006ca:	4c13      	ldr	r4, [pc, #76]	; (8000718 <HAL_I2C_MspInit+0x6c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006cc:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d0:	4812      	ldr	r0, [pc, #72]	; (800071c <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	431a      	orrs	r2, r3
 80006d4:	62e2      	str	r2, [r4, #44]	; 0x2c
 80006d6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80006d8:	4013      	ands	r3, r2
 80006da:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80006dc:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006de:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80006e0:	2312      	movs	r3, #18
 80006e2:	0112      	lsls	r2, r2, #4
 80006e4:	9202      	str	r2, [sp, #8]
 80006e6:	9303      	str	r3, [sp, #12]
 80006e8:	2201      	movs	r2, #1
 80006ea:	2303      	movs	r3, #3
 80006ec:	9204      	str	r2, [sp, #16]
 80006ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80006f0:	2306      	movs	r3, #6
 80006f2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f4:	f001 f842 	bl	800177c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80006fc:	03db      	lsls	r3, r3, #15
 80006fe:	4313      	orrs	r3, r2
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8000700:	2100      	movs	r1, #0
 8000702:	2200      	movs	r2, #0
 8000704:	2018      	movs	r0, #24
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000706:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8000708:	f000 fcd0 	bl	80010ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 800070c:	2018      	movs	r0, #24
 800070e:	f000 fcff 	bl	8001110 <HAL_NVIC_EnableIRQ>
}
 8000712:	e7d7      	b.n	80006c4 <HAL_I2C_MspInit+0x18>
 8000714:	40005800 	.word	0x40005800
 8000718:	40021000 	.word	0x40021000
 800071c:	50000400 	.word	0x50000400

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b500      	push	{lr}
 8000722:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000724:	2224      	movs	r2, #36	; 0x24
 8000726:	2100      	movs	r1, #0
 8000728:	a80f      	add	r0, sp, #60	; 0x3c
 800072a:	f003 f8cb 	bl	80038c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072e:	2214      	movs	r2, #20
 8000730:	2100      	movs	r1, #0
 8000732:	4668      	mov	r0, sp
 8000734:	f003 f8c6 	bl	80038c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000738:	2220      	movs	r2, #32
 800073a:	2100      	movs	r1, #0
 800073c:	a806      	add	r0, sp, #24
 800073e:	f003 f8c1 	bl	80038c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	491e      	ldr	r1, [pc, #120]	; (80007bc <SystemClock_Config+0x9c>)
 8000744:	4a1e      	ldr	r2, [pc, #120]	; (80007c0 <SystemClock_Config+0xa0>)
 8000746:	680b      	ldr	r3, [r1, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000748:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074a:	401a      	ands	r2, r3
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	011b      	lsls	r3, r3, #4
 8000750:	4313      	orrs	r3, r2
 8000752:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000754:	2322      	movs	r3, #34	; 0x22
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000756:	2210      	movs	r2, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000758:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800075a:	3b21      	subs	r3, #33	; 0x21
 800075c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000760:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000762:	2202      	movs	r2, #2
 8000764:	2300      	movs	r3, #0
 8000766:	9218      	str	r2, [sp, #96]	; 0x60
 8000768:	9319      	str	r3, [sp, #100]	; 0x64
 800076a:	2280      	movs	r2, #128	; 0x80
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	02d2      	lsls	r2, r2, #11
 8000770:	03db      	lsls	r3, r3, #15
 8000772:	921a      	str	r2, [sp, #104]	; 0x68
 8000774:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	f001 fd41 	bl	80021fc <HAL_RCC_OscConfig>
 800077a:	2800      	cmp	r0, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x62>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800077e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000780:	e7fe      	b.n	8000780 <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000782:	220f      	movs	r2, #15
 8000784:	2303      	movs	r3, #3
 8000786:	9200      	str	r2, [sp, #0]
 8000788:	9301      	str	r3, [sp, #4]
 800078a:	2200      	movs	r2, #0
 800078c:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800078e:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000790:	2101      	movs	r1, #1
 8000792:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	9202      	str	r2, [sp, #8]
 8000796:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000798:	f002 f828 	bl	80027ec <HAL_RCC_ClockConfig>
 800079c:	2800      	cmp	r0, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0x84>
 80007a0:	b672      	cpsid	i
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007a4:	2302      	movs	r3, #2
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007a6:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007a8:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007aa:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ac:	f002 f92e 	bl	8002a0c <HAL_RCCEx_PeriphCLKConfig>
 80007b0:	2800      	cmp	r0, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0x98>
 80007b4:	b672      	cpsid	i
  while (1)
 80007b6:	e7fe      	b.n	80007b6 <SystemClock_Config+0x96>
}
 80007b8:	b01d      	add	sp, #116	; 0x74
 80007ba:	bd00      	pop	{pc}
 80007bc:	40007000 	.word	0x40007000
 80007c0:	ffffe7ff 	.word	0xffffe7ff

080007c4 <main>:
{
 80007c4:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80007c6:	f000 faeb 	bl	8000da0 <HAL_Init>
  SystemClock_Config();
 80007ca:	f7ff ffa9 	bl	8000720 <SystemClock_Config>
  MX_GPIO_Init();
 80007ce:	f7ff fec3 	bl	8000558 <MX_GPIO_Init>
  MX_I2C2_Init();
 80007d2:	f7ff ff27 	bl	8000624 <MX_I2C2_Init>
  MX_SPI1_Init();
 80007d6:	f000 f8ab 	bl	8000930 <MX_SPI1_Init>
  MX_ADC_Init();
 80007da:	f7ff fe5f 	bl	800049c <MX_ADC_Init>
  MX_USART2_UART_Init();
 80007de:	f000 fa3d 	bl	8000c5c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80007e2:	f000 f93b 	bl	8000a5c <MX_TIM6_Init>
  MX_TIM21_Init();
 80007e6:	f000 f969 	bl	8000abc <MX_TIM21_Init>
  MX_TIM22_Init();
 80007ea:	f000 f9ad 	bl	8000b48 <MX_TIM22_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80007ee:	20a0      	movs	r0, #160	; 0xa0
 80007f0:	2201      	movs	r2, #1
 80007f2:	2140      	movs	r1, #64	; 0x40
 80007f4:	05c0      	lsls	r0, r0, #23
 80007f6:	f001 f8b1 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80007fa:	20a0      	movs	r0, #160	; 0xa0
 80007fc:	2201      	movs	r2, #1
 80007fe:	2180      	movs	r1, #128	; 0x80
 8000800:	05c0      	lsls	r0, r0, #23
 8000802:	f001 f8ab 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000806:	2180      	movs	r1, #128	; 0x80
 8000808:	20a0      	movs	r0, #160	; 0xa0
 800080a:	2201      	movs	r2, #1
 800080c:	0049      	lsls	r1, r1, #1
 800080e:	05c0      	lsls	r0, r0, #23
 8000810:	f001 f8a4 	bl	800195c <HAL_GPIO_WritePin>
 8000814:	2502      	movs	r5, #2
{
 8000816:	2406      	movs	r4, #6
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000818:	20a0      	movs	r0, #160	; 0xa0
 800081a:	2200      	movs	r2, #0
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	05c0      	lsls	r0, r0, #23
 8000820:	f001 f89c 	bl	800195c <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 8000824:	201e      	movs	r0, #30
 8000826:	f000 fae1 	bl	8000dec <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800082a:	20a0      	movs	r0, #160	; 0xa0
 800082c:	2201      	movs	r2, #1
 800082e:	2180      	movs	r1, #128	; 0x80
 8000830:	05c0      	lsls	r0, r0, #23
 8000832:	f001 f893 	bl	800195c <HAL_GPIO_WritePin>
		  HAL_Delay(50);
 8000836:	3c01      	subs	r4, #1
 8000838:	2032      	movs	r0, #50	; 0x32
 800083a:	f000 fad7 	bl	8000dec <HAL_Delay>
	  for(int i=0;i<6;i++)
 800083e:	2c00      	cmp	r4, #0
 8000840:	d1ea      	bne.n	8000818 <main+0x54>
	  HAL_Delay(100);
 8000842:	2064      	movs	r0, #100	; 0x64
 8000844:	f000 fad2 	bl	8000dec <HAL_Delay>
 8000848:	3406      	adds	r4, #6
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800084a:	2180      	movs	r1, #128	; 0x80
 800084c:	20a0      	movs	r0, #160	; 0xa0
 800084e:	2200      	movs	r2, #0
 8000850:	0049      	lsls	r1, r1, #1
 8000852:	05c0      	lsls	r0, r0, #23
 8000854:	f001 f882 	bl	800195c <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 8000858:	201e      	movs	r0, #30
 800085a:	f000 fac7 	bl	8000dec <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800085e:	2180      	movs	r1, #128	; 0x80
 8000860:	20a0      	movs	r0, #160	; 0xa0
 8000862:	2201      	movs	r2, #1
 8000864:	0049      	lsls	r1, r1, #1
 8000866:	05c0      	lsls	r0, r0, #23
 8000868:	f001 f878 	bl	800195c <HAL_GPIO_WritePin>
		  HAL_Delay(50);
 800086c:	3c01      	subs	r4, #1
 800086e:	2032      	movs	r0, #50	; 0x32
 8000870:	f000 fabc 	bl	8000dec <HAL_Delay>
	  for(int i=0;i<6;i++)
 8000874:	2c00      	cmp	r4, #0
 8000876:	d1e8      	bne.n	800084a <main+0x86>
	  HAL_Delay(100);
 8000878:	2064      	movs	r0, #100	; 0x64
 800087a:	f000 fab7 	bl	8000dec <HAL_Delay>
  for(int j=0;j<2;j++)
 800087e:	2d01      	cmp	r5, #1
 8000880:	d001      	beq.n	8000886 <main+0xc2>
 8000882:	2501      	movs	r5, #1
 8000884:	e7c7      	b.n	8000816 <main+0x52>
  HAL_Delay(200);
 8000886:	20c8      	movs	r0, #200	; 0xc8
 8000888:	f000 fab0 	bl	8000dec <HAL_Delay>
 800088c:	2405      	movs	r4, #5
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800088e:	20a0      	movs	r0, #160	; 0xa0
 8000890:	2200      	movs	r2, #0
 8000892:	2140      	movs	r1, #64	; 0x40
 8000894:	05c0      	lsls	r0, r0, #23
 8000896:	f001 f861 	bl	800195c <HAL_GPIO_WritePin>
	  HAL_Delay(30);
 800089a:	201e      	movs	r0, #30
 800089c:	f000 faa6 	bl	8000dec <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80008a0:	20a0      	movs	r0, #160	; 0xa0
 80008a2:	2201      	movs	r2, #1
 80008a4:	2140      	movs	r1, #64	; 0x40
 80008a6:	05c0      	lsls	r0, r0, #23
 80008a8:	f001 f858 	bl	800195c <HAL_GPIO_WritePin>
	  HAL_Delay(50);
 80008ac:	3c01      	subs	r4, #1
 80008ae:	2032      	movs	r0, #50	; 0x32
 80008b0:	f000 fa9c 	bl	8000dec <HAL_Delay>
  for(int i=0;i<5;i++)
 80008b4:	2c00      	cmp	r4, #0
 80008b6:	d1ea      	bne.n	800088e <main+0xca>
  HAL_Delay(200);
 80008b8:	20c8      	movs	r0, #200	; 0xc8
 80008ba:	f000 fa97 	bl	8000dec <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80008be:	20a0      	movs	r0, #160	; 0xa0
 80008c0:	2200      	movs	r2, #0
 80008c2:	2140      	movs	r1, #64	; 0x40
 80008c4:	05c0      	lsls	r0, r0, #23
 80008c6:	f001 f849 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80008ca:	20a0      	movs	r0, #160	; 0xa0
 80008cc:	2200      	movs	r2, #0
 80008ce:	2180      	movs	r1, #128	; 0x80
 80008d0:	05c0      	lsls	r0, r0, #23
 80008d2:	f001 f843 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	20a0      	movs	r0, #160	; 0xa0
 80008da:	2200      	movs	r2, #0
 80008dc:	0049      	lsls	r1, r1, #1
 80008de:	05c0      	lsls	r0, r0, #23
 80008e0:	f001 f83c 	bl	800195c <HAL_GPIO_WritePin>
  HAL_Delay(200);
 80008e4:	20c8      	movs	r0, #200	; 0xc8
 80008e6:	f000 fa81 	bl	8000dec <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80008ea:	20a0      	movs	r0, #160	; 0xa0
 80008ec:	2201      	movs	r2, #1
 80008ee:	2140      	movs	r1, #64	; 0x40
 80008f0:	05c0      	lsls	r0, r0, #23
 80008f2:	f001 f833 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80008f6:	20a0      	movs	r0, #160	; 0xa0
 80008f8:	2201      	movs	r2, #1
 80008fa:	2180      	movs	r1, #128	; 0x80
 80008fc:	05c0      	lsls	r0, r0, #23
 80008fe:	f001 f82d 	bl	800195c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000902:	2180      	movs	r1, #128	; 0x80
 8000904:	20a0      	movs	r0, #160	; 0xa0
 8000906:	2201      	movs	r2, #1
 8000908:	0049      	lsls	r1, r1, #1
 800090a:	05c0      	lsls	r0, r0, #23
 800090c:	f001 f826 	bl	800195c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000910:	2064      	movs	r0, #100	; 0x64
 8000912:	f000 fa6b 	bl	8000dec <HAL_Delay>
  module_system_init(&my_sys);
 8000916:	4c04      	ldr	r4, [pc, #16]	; (8000928 <main+0x164>)
 8000918:	0020      	movs	r0, r4
 800091a:	f002 fedf 	bl	80036dc <module_system_init>
	  state_machine(&my_sys);
 800091e:	0020      	movs	r0, r4
 8000920:	f002 ff18 	bl	8003754 <state_machine>
  while (1)
 8000924:	e7fb      	b.n	800091e <main+0x15a>
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	20000140 	.word	0x20000140

0800092c <Error_Handler>:
 800092c:	b672      	cpsid	i
  while (1)
 800092e:	e7fe      	b.n	800092e <Error_Handler+0x2>

08000930 <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000930:	4810      	ldr	r0, [pc, #64]	; (8000974 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000932:	2202      	movs	r2, #2
  hspi1.Instance = SPI1;
 8000934:	4b10      	ldr	r3, [pc, #64]	; (8000978 <MX_SPI1_Init+0x48>)
{
 8000936:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8000938:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800093a:	2382      	movs	r3, #130	; 0x82
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800093c:	6102      	str	r2, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800093e:	3a01      	subs	r2, #1
 8000940:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000942:	2280      	movs	r2, #128	; 0x80
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000948:	2300      	movs	r3, #0
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800094a:	0092      	lsls	r2, r2, #2
 800094c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800094e:	3af1      	subs	r2, #241	; 0xf1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000950:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000952:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000954:	3aff      	subs	r2, #255	; 0xff
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000956:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000958:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800095a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800095c:	3307      	adds	r3, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800095e:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8000960:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000962:	f002 f951 	bl	8002c08 <HAL_SPI_Init>
 8000966:	2800      	cmp	r0, #0
 8000968:	d100      	bne.n	800096c <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800096a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800096c:	f7ff ffde 	bl	800092c <Error_Handler>
}
 8000970:	e7fb      	b.n	800096a <MX_SPI1_Init+0x3a>
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	200001c4 	.word	0x200001c4
 8000978:	40013000 	.word	0x40013000

0800097c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800097c:	b510      	push	{r4, lr}
 800097e:	0004      	movs	r4, r0
 8000980:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	2214      	movs	r2, #20
 8000984:	2100      	movs	r1, #0
 8000986:	a802      	add	r0, sp, #8
 8000988:	f002 ff9c 	bl	80038c4 <memset>
  if(spiHandle->Instance==SPI1)
 800098c:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <HAL_SPI_MspInit+0x5c>)
 800098e:	6822      	ldr	r2, [r4, #0]
 8000990:	429a      	cmp	r2, r3
 8000992:	d001      	beq.n	8000998 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000994:	b008      	add	sp, #32
 8000996:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	4b10      	ldr	r3, [pc, #64]	; (80009dc <HAL_SPI_MspInit+0x60>)
 800099c:	0152      	lsls	r2, r2, #5
 800099e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a0:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009a2:	430a      	orrs	r2, r1
 80009a4:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	2201      	movs	r2, #1
 80009a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009aa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4311      	orrs	r1, r2
 80009ae:	62d9      	str	r1, [r3, #44]	; 0x2c
 80009b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b2:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	401a      	ands	r2, r3
 80009b6:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_5;
 80009b8:	22c1      	movs	r2, #193	; 0xc1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_5;
 80009bc:	2302      	movs	r3, #2
 80009be:	0152      	lsls	r2, r2, #5
 80009c0:	9202      	str	r2, [sp, #8]
 80009c2:	9303      	str	r3, [sp, #12]
 80009c4:	2200      	movs	r2, #0
 80009c6:	2303      	movs	r3, #3
 80009c8:	9204      	str	r2, [sp, #16]
 80009ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009cc:	2300      	movs	r3, #0
 80009ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f000 fed4 	bl	800177c <HAL_GPIO_Init>
}
 80009d4:	e7de      	b.n	8000994 <HAL_SPI_MspInit+0x18>
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	40013000 	.word	0x40013000
 80009dc:	40021000 	.word	0x40021000

080009e0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e0:	2101      	movs	r1, #1
 80009e2:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <HAL_MspInit+0x18>)
 80009e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009e6:	430a      	orrs	r2, r1
 80009e8:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80009ee:	0552      	lsls	r2, r2, #21
 80009f0:	430a      	orrs	r2, r1
 80009f2:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f4:	4770      	bx	lr
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	40021000 	.word	0x40021000

080009fc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009fc:	e7fe      	b.n	80009fc <NMI_Handler>
 80009fe:	46c0      	nop			; (mov r8, r8)

08000a00 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a00:	e7fe      	b.n	8000a00 <HardFault_Handler>
 8000a02:	46c0      	nop			; (mov r8, r8)

08000a04 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a04:	4770      	bx	lr
 8000a06:	46c0      	nop			; (mov r8, r8)

08000a08 <PendSV_Handler>:
 8000a08:	4770      	bx	lr
 8000a0a:	46c0      	nop			; (mov r8, r8)

08000a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a0c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0e:	f000 f9db 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a12:	bd10      	pop	{r4, pc}

08000a14 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a14:	490c      	ldr	r1, [pc, #48]	; (8000a48 <_sbrk+0x34>)
 8000a16:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <_sbrk+0x38>)
{
 8000a18:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a1a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a1c:	490c      	ldr	r1, [pc, #48]	; (8000a50 <_sbrk+0x3c>)
{
 8000a1e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000a20:	6808      	ldr	r0, [r1, #0]
 8000a22:	2800      	cmp	r0, #0
 8000a24:	d004      	beq.n	8000a30 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a26:	18c3      	adds	r3, r0, r3
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d806      	bhi.n	8000a3a <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000a2c:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8000a2e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000a30:	4808      	ldr	r0, [pc, #32]	; (8000a54 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 8000a34:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d9f8      	bls.n	8000a2c <_sbrk+0x18>
    errno = ENOMEM;
 8000a3a:	f002 ff0f 	bl	800385c <__errno>
 8000a3e:	230c      	movs	r3, #12
 8000a40:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000a42:	2001      	movs	r0, #1
 8000a44:	4240      	negs	r0, r0
 8000a46:	e7f2      	b.n	8000a2e <_sbrk+0x1a>
 8000a48:	00000400 	.word	0x00000400
 8000a4c:	20002000 	.word	0x20002000
 8000a50:	2000008c 	.word	0x2000008c
 8000a54:	20000390 	.word	0x20000390

08000a58 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a58:	4770      	bx	lr
 8000a5a:	46c0      	nop			; (mov r8, r8)

08000a5c <MX_TIM6_Init>:
TIM_HandleTypeDef htim21;
TIM_HandleTypeDef htim22;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000a5c:	b510      	push	{r4, lr}
 8000a5e:	b082      	sub	sp, #8

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a60:	2208      	movs	r2, #8
 8000a62:	2100      	movs	r1, #0
 8000a64:	4668      	mov	r0, sp
 8000a66:	f002 ff2d 	bl	80038c4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a6a:	4c11      	ldr	r4, [pc, #68]	; (8000ab0 <MX_TIM6_Init+0x54>)
 8000a6c:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_TIM6_Init+0x58>)
  htim6.Init.Prescaler = 31;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 65535;
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a6e:	0020      	movs	r0, r4
  htim6.Instance = TIM6;
 8000a70:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 31;
 8000a72:	231f      	movs	r3, #31
 8000a74:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60a3      	str	r3, [r4, #8]
  htim6.Init.Period = 65535;
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_TIM6_Init+0x5c>)
 8000a7c:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a7e:	2380      	movs	r3, #128	; 0x80
 8000a80:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a82:	f002 f937 	bl	8002cf4 <HAL_TIM_Base_Init>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	d10b      	bne.n	8000aa2 <MX_TIM6_Init+0x46>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a8e:	4669      	mov	r1, sp
 8000a90:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a92:	9200      	str	r2, [sp, #0]
 8000a94:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a96:	f002 fa1b 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a9a:	2800      	cmp	r0, #0
 8000a9c:	d104      	bne.n	8000aa8 <MX_TIM6_Init+0x4c>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000aa2:	f7ff ff43 	bl	800092c <Error_Handler>
 8000aa6:	e7f0      	b.n	8000a8a <MX_TIM6_Init+0x2e>
    Error_Handler();
 8000aa8:	f7ff ff40 	bl	800092c <Error_Handler>
}
 8000aac:	e7f7      	b.n	8000a9e <MX_TIM6_Init+0x42>
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	2000025c 	.word	0x2000025c
 8000ab4:	40001000 	.word	0x40001000
 8000ab8:	0000ffff 	.word	0x0000ffff

08000abc <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8000abc:	b510      	push	{r4, lr}
 8000abe:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac0:	2210      	movs	r2, #16
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	a802      	add	r0, sp, #8
 8000ac6:	f002 fefd 	bl	80038c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aca:	2208      	movs	r2, #8
 8000acc:	2100      	movs	r1, #0
 8000ace:	4668      	mov	r0, sp
 8000ad0:	f002 fef8 	bl	80038c4 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8000ad4:	4c19      	ldr	r4, [pc, #100]	; (8000b3c <MX_TIM21_Init+0x80>)
 8000ad6:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <MX_TIM21_Init+0x84>)
  htim21.Init.Prescaler = 0;
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim21.Init.Period = 65535;
 8000ad8:	4a1a      	ldr	r2, [pc, #104]	; (8000b44 <MX_TIM21_Init+0x88>)
  htim21.Instance = TIM21;
 8000ada:	6023      	str	r3, [r4, #0]
  htim21.Init.Prescaler = 0;
 8000adc:	2300      	movs	r3, #0
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000ade:	0020      	movs	r0, r4
  htim21.Init.Prescaler = 0;
 8000ae0:	6063      	str	r3, [r4, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae2:	60a3      	str	r3, [r4, #8]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae4:	6123      	str	r3, [r4, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ae6:	3380      	adds	r3, #128	; 0x80
  htim21.Init.Period = 65535;
 8000ae8:	60e2      	str	r2, [r4, #12]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000aea:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000aec:	f002 f902 	bl	8002cf4 <HAL_TIM_Base_Init>
 8000af0:	2800      	cmp	r0, #0
 8000af2:	d11a      	bne.n	8000b2a <MX_TIM21_Init+0x6e>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000af4:	2280      	movs	r2, #128	; 0x80
 8000af6:	2300      	movs	r3, #0
 8000af8:	0192      	lsls	r2, r2, #6
 8000afa:	9202      	str	r2, [sp, #8]
 8000afc:	9303      	str	r3, [sp, #12]
 8000afe:	2200      	movs	r2, #0
 8000b00:	2300      	movs	r3, #0
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
  sClockSourceConfig.ClockFilter = 0;
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000b02:	0020      	movs	r0, r4
 8000b04:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000b06:	9204      	str	r2, [sp, #16]
 8000b08:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000b0a:	f002 f939 	bl	8002d80 <HAL_TIM_ConfigClockSource>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d111      	bne.n	8000b36 <MX_TIM21_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b12:	2200      	movs	r2, #0
 8000b14:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000b16:	4669      	mov	r1, sp
 8000b18:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b1a:	9200      	str	r2, [sp, #0]
 8000b1c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000b1e:	f002 f9d7 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d104      	bne.n	8000b30 <MX_TIM21_Init+0x74>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000b26:	b006      	add	sp, #24
 8000b28:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b2a:	f7ff feff 	bl	800092c <Error_Handler>
 8000b2e:	e7e1      	b.n	8000af4 <MX_TIM21_Init+0x38>
    Error_Handler();
 8000b30:	f7ff fefc 	bl	800092c <Error_Handler>
}
 8000b34:	e7f7      	b.n	8000b26 <MX_TIM21_Init+0x6a>
    Error_Handler();
 8000b36:	f7ff fef9 	bl	800092c <Error_Handler>
 8000b3a:	e7ea      	b.n	8000b12 <MX_TIM21_Init+0x56>
 8000b3c:	2000029c 	.word	0x2000029c
 8000b40:	40010800 	.word	0x40010800
 8000b44:	0000ffff 	.word	0x0000ffff

08000b48 <MX_TIM22_Init>:
/* TIM22 init function */
void MX_TIM22_Init(void)
{
 8000b48:	b510      	push	{r4, lr}
 8000b4a:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b4c:	2210      	movs	r2, #16
 8000b4e:	2100      	movs	r1, #0
 8000b50:	a802      	add	r0, sp, #8
 8000b52:	f002 feb7 	bl	80038c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b56:	2208      	movs	r2, #8
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4668      	mov	r0, sp
 8000b5c:	f002 feb2 	bl	80038c4 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000b60:	4c17      	ldr	r4, [pc, #92]	; (8000bc0 <MX_TIM22_Init+0x78>)
 8000b62:	4b18      	ldr	r3, [pc, #96]	; (8000bc4 <MX_TIM22_Init+0x7c>)
  htim22.Init.Prescaler = 31999;
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim22.Init.Period = 9999;
 8000b64:	4a18      	ldr	r2, [pc, #96]	; (8000bc8 <MX_TIM22_Init+0x80>)
  htim22.Instance = TIM22;
 8000b66:	6023      	str	r3, [r4, #0]
  htim22.Init.Prescaler = 31999;
 8000b68:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <MX_TIM22_Init+0x84>)
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000b6a:	0020      	movs	r0, r4
  htim22.Init.Prescaler = 31999;
 8000b6c:	6063      	str	r3, [r4, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60a3      	str	r3, [r4, #8]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b72:	6123      	str	r3, [r4, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b74:	3380      	adds	r3, #128	; 0x80
  htim22.Init.Period = 9999;
 8000b76:	60e2      	str	r2, [r4, #12]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b78:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000b7a:	f002 f8bb 	bl	8002cf4 <HAL_TIM_Base_Init>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	d114      	bne.n	8000bac <MX_TIM22_Init+0x64>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b82:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000b84:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b86:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000b88:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b8a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000b8c:	f002 f8f8 	bl	8002d80 <HAL_TIM_ConfigClockSource>
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d111      	bne.n	8000bb8 <MX_TIM22_Init+0x70>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b94:	2200      	movs	r2, #0
 8000b96:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8000b98:	4669      	mov	r1, sp
 8000b9a:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9c:	9200      	str	r2, [sp, #0]
 8000b9e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8000ba0:	f002 f996 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d104      	bne.n	8000bb2 <MX_TIM22_Init+0x6a>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 8000ba8:	b006      	add	sp, #24
 8000baa:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000bac:	f7ff febe 	bl	800092c <Error_Handler>
 8000bb0:	e7e7      	b.n	8000b82 <MX_TIM22_Init+0x3a>
    Error_Handler();
 8000bb2:	f7ff febb 	bl	800092c <Error_Handler>
}
 8000bb6:	e7f7      	b.n	8000ba8 <MX_TIM22_Init+0x60>
    Error_Handler();
 8000bb8:	f7ff feb8 	bl	800092c <Error_Handler>
 8000bbc:	e7ea      	b.n	8000b94 <MX_TIM22_Init+0x4c>
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	2000021c 	.word	0x2000021c
 8000bc4:	40011400 	.word	0x40011400
 8000bc8:	0000270f 	.word	0x0000270f
 8000bcc:	00007cff 	.word	0x00007cff

08000bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000bd0:	b510      	push	{r4, lr}
 8000bd2:	0004      	movs	r4, r0
 8000bd4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	2214      	movs	r2, #20
 8000bd8:	2100      	movs	r1, #0
 8000bda:	a802      	add	r0, sp, #8
 8000bdc:	f002 fe72 	bl	80038c4 <memset>
  if(tim_baseHandle->Instance==TIM6)
 8000be0:	6823      	ldr	r3, [r4, #0]
 8000be2:	4a1a      	ldr	r2, [pc, #104]	; (8000c4c <HAL_TIM_Base_MspInit+0x7c>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d007      	beq.n	8000bf8 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM21)
 8000be8:	4a19      	ldr	r2, [pc, #100]	; (8000c50 <HAL_TIM_Base_MspInit+0x80>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d010      	beq.n	8000c10 <HAL_TIM_Base_MspInit+0x40>

  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM22)
 8000bee:	4a19      	ldr	r2, [pc, #100]	; (8000c54 <HAL_TIM_Base_MspInit+0x84>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d007      	beq.n	8000c04 <HAL_TIM_Base_MspInit+0x34>
    __HAL_RCC_TIM22_CLK_ENABLE();
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 8000bf4:	b008      	add	sp, #32
 8000bf6:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000bf8:	2110      	movs	r1, #16
 8000bfa:	4a17      	ldr	r2, [pc, #92]	; (8000c58 <HAL_TIM_Base_MspInit+0x88>)
 8000bfc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000bfe:	430b      	orrs	r3, r1
 8000c00:	6393      	str	r3, [r2, #56]	; 0x38
 8000c02:	e7f7      	b.n	8000bf4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000c04:	2120      	movs	r1, #32
 8000c06:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <HAL_TIM_Base_MspInit+0x88>)
 8000c08:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000c0a:	430b      	orrs	r3, r1
 8000c0c:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000c0e:	e7f1      	b.n	8000bf4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000c10:	2104      	movs	r1, #4
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <HAL_TIM_Base_MspInit+0x88>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000c16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	2201      	movs	r2, #1
 8000c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000c22:	4311      	orrs	r1, r2
 8000c24:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c28:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	9201      	str	r2, [sp, #4]
 8000c2e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c30:	2202      	movs	r2, #2
 8000c32:	2302      	movs	r3, #2
 8000c34:	9202      	str	r2, [sp, #8]
 8000c36:	9303      	str	r3, [sp, #12]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	9204      	str	r2, [sp, #16]
 8000c3e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8000c40:	2305      	movs	r3, #5
 8000c42:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f000 fd9a 	bl	800177c <HAL_GPIO_Init>
 8000c48:	e7d4      	b.n	8000bf4 <HAL_TIM_Base_MspInit+0x24>
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40001000 	.word	0x40001000
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40011400 	.word	0x40011400
 8000c58:	40021000 	.word	0x40021000

08000c5c <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c5c:	480e      	ldr	r0, [pc, #56]	; (8000c98 <MX_USART2_UART_Init+0x3c>)
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <MX_USART2_UART_Init+0x40>)
{
 8000c60:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8000c62:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000c64:	23e1      	movs	r3, #225	; 0xe1
 8000c66:	025b      	lsls	r3, r3, #9
 8000c68:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c70:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX;
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c72:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c74:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c76:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000c78:	3320      	adds	r3, #32
 8000c7a:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000c7c:	2380      	movs	r3, #128	; 0x80
  huart2.Init.Mode = UART_MODE_TX;
 8000c7e:	2208      	movs	r2, #8
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000c80:	019b      	lsls	r3, r3, #6
  huart2.Init.Mode = UART_MODE_TX;
 8000c82:	6142      	str	r2, [r0, #20]
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000c84:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8000c86:	f002 fa2f 	bl	80030e8 <HAL_HalfDuplex_Init>
 8000c8a:	2800      	cmp	r0, #0
 8000c8c:	d100      	bne.n	8000c90 <MX_USART2_UART_Init+0x34>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c8e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000c90:	f7ff fe4c 	bl	800092c <Error_Handler>
}
 8000c94:	e7fb      	b.n	8000c8e <MX_USART2_UART_Init+0x32>
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	200002dc 	.word	0x200002dc
 8000c9c:	40004400 	.word	0x40004400

08000ca0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ca0:	b510      	push	{r4, lr}
 8000ca2:	0004      	movs	r4, r0
 8000ca4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	2214      	movs	r2, #20
 8000ca8:	2100      	movs	r1, #0
 8000caa:	a802      	add	r0, sp, #8
 8000cac:	f002 fe0a 	bl	80038c4 <memset>
  if(uartHandle->Instance==USART2)
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_UART_MspInit+0x58>)
 8000cb2:	6822      	ldr	r2, [r4, #0]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d001      	beq.n	8000cbc <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000cb8:	b008      	add	sp, #32
 8000cba:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cbc:	2280      	movs	r2, #128	; 0x80
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <HAL_UART_MspInit+0x5c>)
 8000cc0:	0292      	lsls	r2, r2, #10
 8000cc2:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(tx2_tp_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cca:	2201      	movs	r2, #1
 8000ccc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(tx2_tp_GPIO_Port, &GPIO_InitStruct);
 8000cce:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd0:	4311      	orrs	r1, r2
 8000cd2:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(tx2_tp_GPIO_Port, &GPIO_InitStruct);
 8000cd6:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd8:	401a      	ands	r2, r3
 8000cda:	9201      	str	r2, [sp, #4]
 8000cdc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = tx2_tp_Pin;
 8000cde:	2204      	movs	r2, #4
 8000ce0:	2312      	movs	r3, #18
 8000ce2:	9202      	str	r2, [sp, #8]
 8000ce4:	9303      	str	r3, [sp, #12]
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	2303      	movs	r3, #3
 8000cea:	9204      	str	r2, [sp, #16]
 8000cec:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000cee:	2304      	movs	r3, #4
 8000cf0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(tx2_tp_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f000 fd43 	bl	800177c <HAL_GPIO_Init>
}
 8000cf6:	e7df      	b.n	8000cb8 <HAL_UART_MspInit+0x18>
 8000cf8:	40004400 	.word	0x40004400
 8000cfc:	40021000 	.word	0x40021000

08000d00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000d00:	480d      	ldr	r0, [pc, #52]	; (8000d38 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000d02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d04:	480d      	ldr	r0, [pc, #52]	; (8000d3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d06:	490e      	ldr	r1, [pc, #56]	; (8000d40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d08:	4a0e      	ldr	r2, [pc, #56]	; (8000d44 <LoopForever+0xe>)
  movs r3, #0
 8000d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d0c:	e002      	b.n	8000d14 <LoopCopyDataInit>

08000d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d12:	3304      	adds	r3, #4

08000d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d18:	d3f9      	bcc.n	8000d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d1c:	4c0b      	ldr	r4, [pc, #44]	; (8000d4c <LoopForever+0x16>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d20:	e001      	b.n	8000d26 <LoopFillZerobss>

08000d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d24:	3204      	adds	r2, #4

08000d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d28:	d3fb      	bcc.n	8000d22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d2a:	f7ff fe95 	bl	8000a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d2e:	f002 fd9b 	bl	8003868 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d32:	f7ff fd47 	bl	80007c4 <main>

08000d36 <LoopForever>:

LoopForever:
    b LoopForever
 8000d36:	e7fe      	b.n	8000d36 <LoopForever>
   ldr   r0, =_estack
 8000d38:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d40:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d44:	08003ac4 	.word	0x08003ac4
  ldr r2, =_sbss
 8000d48:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d4c:	2000038c 	.word	0x2000038c

08000d50 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d50:	e7fe      	b.n	8000d50 <ADC1_COMP_IRQHandler>
	...

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b510      	push	{r4, lr}
 8000d56:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d58:	20fa      	movs	r0, #250	; 0xfa
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <HAL_InitTick+0x40>)
 8000d5c:	0080      	lsls	r0, r0, #2
 8000d5e:	7819      	ldrb	r1, [r3, #0]
 8000d60:	f7ff f9d2 	bl	8000108 <__udivsi3>
 8000d64:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <HAL_InitTick+0x44>)
 8000d66:	0001      	movs	r1, r0
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	f7ff f9cd 	bl	8000108 <__udivsi3>
 8000d6e:	f000 f9db 	bl	8001128 <HAL_SYSTICK_Config>
 8000d72:	2800      	cmp	r0, #0
 8000d74:	d10c      	bne.n	8000d90 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8000d76:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d78:	2c03      	cmp	r4, #3
 8000d7a:	d900      	bls.n	8000d7e <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000d7c:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7e:	3802      	subs	r0, #2
 8000d80:	2200      	movs	r2, #0
 8000d82:	0021      	movs	r1, r4
 8000d84:	f000 f992 	bl	80010ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <HAL_InitTick+0x48>)
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000d8e:	e7f5      	b.n	8000d7c <HAL_InitTick+0x28>
    return HAL_ERROR;
 8000d90:	2001      	movs	r0, #1
 8000d92:	e7f3      	b.n	8000d7c <HAL_InitTick+0x28>
 8000d94:	20000004 	.word	0x20000004
 8000d98:	20000000 	.word	0x20000000
 8000d9c:	20000008 	.word	0x20000008

08000da0 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000da0:	2140      	movs	r1, #64	; 0x40
 8000da2:	4a08      	ldr	r2, [pc, #32]	; (8000dc4 <HAL_Init+0x24>)
{
 8000da4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000da6:	6813      	ldr	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000da8:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000daa:	430b      	orrs	r3, r1
 8000dac:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dae:	f7ff ffd1 	bl	8000d54 <HAL_InitTick>
 8000db2:	1e04      	subs	r4, r0, #0
 8000db4:	d002      	beq.n	8000dbc <HAL_Init+0x1c>
    status = HAL_ERROR;
 8000db6:	2401      	movs	r4, #1
}
 8000db8:	0020      	movs	r0, r4
 8000dba:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8000dbc:	f7ff fe10 	bl	80009e0 <HAL_MspInit>
 8000dc0:	e7fa      	b.n	8000db8 <HAL_Init+0x18>
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	40022000 	.word	0x40022000

08000dc8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000dc8:	4a03      	ldr	r2, [pc, #12]	; (8000dd8 <HAL_IncTick+0x10>)
 8000dca:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <HAL_IncTick+0x14>)
 8000dcc:	6811      	ldr	r1, [r2, #0]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	185b      	adds	r3, r3, r1
 8000dd2:	6013      	str	r3, [r2, #0]
}
 8000dd4:	4770      	bx	lr
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	20000360 	.word	0x20000360
 8000ddc:	20000004 	.word	0x20000004

08000de0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000de0:	4b01      	ldr	r3, [pc, #4]	; (8000de8 <HAL_GetTick+0x8>)
 8000de2:	6818      	ldr	r0, [r3, #0]
}
 8000de4:	4770      	bx	lr
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	20000360 	.word	0x20000360

08000dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dec:	b570      	push	{r4, r5, r6, lr}
 8000dee:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000df0:	f7ff fff6 	bl	8000de0 <HAL_GetTick>
 8000df4:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df6:	1c63      	adds	r3, r4, #1
 8000df8:	d002      	beq.n	8000e00 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dfa:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <HAL_Delay+0x20>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e00:	f7ff ffee 	bl	8000de0 <HAL_GetTick>
 8000e04:	1b40      	subs	r0, r0, r5
 8000e06:	42a0      	cmp	r0, r4
 8000e08:	d3fa      	bcc.n	8000e00 <HAL_Delay+0x14>
  {
  }
}
 8000e0a:	bd70      	pop	{r4, r5, r6, pc}
 8000e0c:	20000004 	.word	0x20000004

08000e10 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e10:	b570      	push	{r4, r5, r6, lr}
 8000e12:	1e04      	subs	r4, r0, #0
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000e14:	d100      	bne.n	8000e18 <HAL_ADC_Init+0x8>
 8000e16:	e0aa      	b.n	8000f6e <HAL_ADC_Init+0x15e>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e18:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d100      	bne.n	8000e20 <HAL_ADC_Init+0x10>
 8000e1e:	e09c      	b.n	8000f5a <HAL_ADC_Init+0x14a>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e22:	06db      	lsls	r3, r3, #27
 8000e24:	d42b      	bmi.n	8000e7e <HAL_ADC_Init+0x6e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000e26:	2104      	movs	r1, #4
 8000e28:	0008      	movs	r0, r1
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	689a      	ldr	r2, [r3, #8]
 8000e2e:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e30:	4211      	tst	r1, r2
 8000e32:	d124      	bne.n	8000e7e <HAL_ADC_Init+0x6e>
    __HAL_UNLOCK(hadc);
    return HAL_ERROR;
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000e34:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000e36:	4a61      	ldr	r2, [pc, #388]	; (8000fbc <HAL_ADC_Init+0x1ac>)
 8000e38:	4011      	ands	r1, r2
 8000e3a:	3206      	adds	r2, #6
 8000e3c:	32ff      	adds	r2, #255	; 0xff
 8000e3e:	4311      	orrs	r1, r2
 8000e40:	6561      	str	r1, [r4, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e42:	6899      	ldr	r1, [r3, #8]
 8000e44:	3201      	adds	r2, #1
 8000e46:	400a      	ands	r2, r1
 8000e48:	2a01      	cmp	r2, #1
 8000e4a:	d100      	bne.n	8000e4e <HAL_ADC_Init+0x3e>
 8000e4c:	e091      	b.n	8000f72 <HAL_ADC_Init+0x162>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000e4e:	2580      	movs	r5, #128	; 0x80
 8000e50:	6861      	ldr	r1, [r4, #4]
 8000e52:	05ed      	lsls	r5, r5, #23
 8000e54:	004a      	lsls	r2, r1, #1
 8000e56:	0852      	lsrs	r2, r2, #1
 8000e58:	42aa      	cmp	r2, r5
 8000e5a:	d019      	beq.n	8000e90 <HAL_ADC_Init+0x80>
 8000e5c:	2280      	movs	r2, #128	; 0x80
 8000e5e:	0612      	lsls	r2, r2, #24
 8000e60:	4291      	cmp	r1, r2
 8000e62:	d015      	beq.n	8000e90 <HAL_ADC_Init+0x80>
 8000e64:	691a      	ldr	r2, [r3, #16]
 8000e66:	4e56      	ldr	r6, [pc, #344]	; (8000fc0 <HAL_ADC_Init+0x1b0>)
 8000e68:	0092      	lsls	r2, r2, #2
 8000e6a:	0892      	lsrs	r2, r2, #2
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	4a55      	ldr	r2, [pc, #340]	; (8000fc4 <HAL_ADC_Init+0x1b4>)
 8000e70:	6815      	ldr	r5, [r2, #0]
 8000e72:	4035      	ands	r5, r6
 8000e74:	6015      	str	r5, [r2, #0]
 8000e76:	6815      	ldr	r5, [r2, #0]
 8000e78:	4329      	orrs	r1, r5
 8000e7a:	6011      	str	r1, [r2, #0]
 8000e7c:	e00f      	b.n	8000e9e <HAL_ADC_Init+0x8e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e7e:	2210      	movs	r2, #16
 8000e80:	6d63      	ldr	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000e82:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e84:	4313      	orrs	r3, r2
 8000e86:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2350      	movs	r3, #80	; 0x50
 8000e8c:	54e2      	strb	r2, [r4, r3]
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
}
 8000e8e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	0892      	lsrs	r2, r2, #2
 8000e96:	611a      	str	r2, [r3, #16]
 8000e98:	691a      	ldr	r2, [r3, #16]
 8000e9a:	4311      	orrs	r1, r2
 8000e9c:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000e9e:	2118      	movs	r1, #24
 8000ea0:	68da      	ldr	r2, [r3, #12]
 8000ea2:	438a      	bics	r2, r1
 8000ea4:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	68a1      	ldr	r1, [r4, #8]
 8000eaa:	430a      	orrs	r2, r1
 8000eac:	60da      	str	r2, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000eae:	4a45      	ldr	r2, [pc, #276]	; (8000fc4 <HAL_ADC_Init+0x1b4>)
 8000eb0:	4d45      	ldr	r5, [pc, #276]	; (8000fc8 <HAL_ADC_Init+0x1b8>)
 8000eb2:	6811      	ldr	r1, [r2, #0]
 8000eb4:	4029      	ands	r1, r5
 8000eb6:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000eb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000eba:	6815      	ldr	r5, [r2, #0]
 8000ebc:	0649      	lsls	r1, r1, #25
 8000ebe:	4329      	orrs	r1, r5
 8000ec0:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000ec2:	2280      	movs	r2, #128	; 0x80
 8000ec4:	6899      	ldr	r1, [r3, #8]
 8000ec6:	0552      	lsls	r2, r2, #21
 8000ec8:	4211      	tst	r1, r2
 8000eca:	d04c      	beq.n	8000f66 <HAL_ADC_Init+0x156>
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000ecc:	68da      	ldr	r2, [r3, #12]
 8000ece:	493f      	ldr	r1, [pc, #252]	; (8000fcc <HAL_ADC_Init+0x1bc>)
 8000ed0:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000ed2:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000ed4:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ed6:	68dd      	ldr	r5, [r3, #12]
 8000ed8:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000eda:	2902      	cmp	r1, #2
 8000edc:	d100      	bne.n	8000ee0 <HAL_ADC_Init+0xd0>
 8000ede:	2004      	movs	r0, #4
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ee0:	2120      	movs	r1, #32
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ee2:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ee4:	5c61      	ldrb	r1, [r4, r1]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ee6:	4332      	orrs	r2, r6
 8000ee8:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000eea:	69a5      	ldr	r5, [r4, #24]
 8000eec:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000eee:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000ef0:	69e5      	ldr	r5, [r4, #28]
 8000ef2:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ef4:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000ef6:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ef8:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000efa:	252c      	movs	r5, #44	; 0x2c
 8000efc:	5d65      	ldrb	r5, [r4, r5]
 8000efe:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f00:	432a      	orrs	r2, r5
 8000f02:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f04:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f06:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f08:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f0a:	30ff      	adds	r0, #255	; 0xff
 8000f0c:	4282      	cmp	r2, r0
 8000f0e:	d004      	beq.n	8000f1a <HAL_ADC_Init+0x10a>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000f10:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8000f12:	68d8      	ldr	r0, [r3, #12]
 8000f14:	432a      	orrs	r2, r5
 8000f16:	4302      	orrs	r2, r0
 8000f18:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f1a:	2221      	movs	r2, #33	; 0x21
 8000f1c:	5ca2      	ldrb	r2, [r4, r2]
 8000f1e:	2a01      	cmp	r2, #1
 8000f20:	d03b      	beq.n	8000f9a <HAL_ADC_Init+0x18a>
  if (hadc->Init.OversamplingMode == ENABLE)
 8000f22:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8000f24:	2901      	cmp	r1, #1
 8000f26:	d028      	beq.n	8000f7a <HAL_ADC_Init+0x16a>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000f28:	2201      	movs	r2, #1
 8000f2a:	6919      	ldr	r1, [r3, #16]
 8000f2c:	420a      	tst	r2, r1
 8000f2e:	d002      	beq.n	8000f36 <HAL_ADC_Init+0x126>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000f30:	6919      	ldr	r1, [r3, #16]
 8000f32:	4391      	bics	r1, r2
 8000f34:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000f36:	2107      	movs	r1, #7
 8000f38:	695a      	ldr	r2, [r3, #20]
  return HAL_OK;
 8000f3a:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000f3c:	438a      	bics	r2, r1
 8000f3e:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000f40:	695a      	ldr	r2, [r3, #20]
 8000f42:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000f44:	430a      	orrs	r2, r1
 8000f46:	615a      	str	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8000f48:	2300      	movs	r3, #0
  ADC_STATE_CLR_SET(hadc->State,
 8000f4a:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8000f4c:	65a3      	str	r3, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8000f4e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000f50:	4393      	bics	r3, r2
 8000f52:	3a02      	subs	r2, #2
 8000f54:	4313      	orrs	r3, r2
 8000f56:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8000f58:	e799      	b.n	8000e8e <HAL_ADC_Init+0x7e>
    hadc->Lock = HAL_UNLOCKED;
 8000f5a:	2250      	movs	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8000f5c:	6583      	str	r3, [r0, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8000f5e:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8000f60:	f7ff faea 	bl	8000538 <HAL_ADC_MspInit>
 8000f64:	e75c      	b.n	8000e20 <HAL_ADC_Init+0x10>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000f66:	6899      	ldr	r1, [r3, #8]
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	e7ae      	b.n	8000ecc <HAL_ADC_Init+0xbc>
    return HAL_ERROR;
 8000f6e:	2001      	movs	r0, #1
 8000f70:	e78d      	b.n	8000e8e <HAL_ADC_Init+0x7e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f72:	6819      	ldr	r1, [r3, #0]
 8000f74:	420a      	tst	r2, r1
 8000f76:	d19a      	bne.n	8000eae <HAL_ADC_Init+0x9e>
 8000f78:	e769      	b.n	8000e4e <HAL_ADC_Init+0x3e>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000f7a:	691a      	ldr	r2, [r3, #16]
 8000f7c:	4814      	ldr	r0, [pc, #80]	; (8000fd0 <HAL_ADC_Init+0x1c0>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000f7e:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000f80:	4002      	ands	r2, r0
 8000f82:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000f84:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000f86:	6918      	ldr	r0, [r3, #16]
 8000f88:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8000f8a:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8000f8c:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000f8e:	4302      	orrs	r2, r0
 8000f90:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000f92:	691a      	ldr	r2, [r3, #16]
 8000f94:	4311      	orrs	r1, r2
 8000f96:	6119      	str	r1, [r3, #16]
 8000f98:	e7cd      	b.n	8000f36 <HAL_ADC_Init+0x126>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f9a:	2900      	cmp	r1, #0
 8000f9c:	d105      	bne.n	8000faa <HAL_ADC_Init+0x19a>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	68d9      	ldr	r1, [r3, #12]
 8000fa2:	0252      	lsls	r2, r2, #9
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	e7bb      	b.n	8000f22 <HAL_ADC_Init+0x112>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000faa:	2020      	movs	r0, #32
 8000fac:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000fae:	4301      	orrs	r1, r0
 8000fb0:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	65a2      	str	r2, [r4, #88]	; 0x58
 8000fb8:	e7b3      	b.n	8000f22 <HAL_ADC_Init+0x112>
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	fffffefd 	.word	0xfffffefd
 8000fc0:	ffc3ffff 	.word	0xffc3ffff
 8000fc4:	40012708 	.word	0x40012708
 8000fc8:	fdffffff 	.word	0xfdffffff
 8000fcc:	fffe0219 	.word	0xfffe0219
 8000fd0:	fffffc03 	.word	0xfffffc03

08000fd4 <HAL_ADC_ConfigChannel>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fd4:	2350      	movs	r3, #80	; 0x50
{
 8000fd6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8000fd8:	5cc2      	ldrb	r2, [r0, r3]
{
 8000fda:	0004      	movs	r4, r0
 8000fdc:	b083      	sub	sp, #12
  __HAL_LOCK(hadc);
 8000fde:	2a01      	cmp	r2, #1
 8000fe0:	d055      	beq.n	800108e <HAL_ADC_ConfigChannel+0xba>
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	54c2      	strb	r2, [r0, r3]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000fe6:	6802      	ldr	r2, [r0, #0]
 8000fe8:	6890      	ldr	r0, [r2, #8]
 8000fea:	0740      	lsls	r0, r0, #29
 8000fec:	d42b      	bmi.n	8001046 <HAL_ADC_ConfigChannel+0x72>
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    return HAL_ERROR;
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8000fee:	4b29      	ldr	r3, [pc, #164]	; (8001094 <HAL_ADC_ConfigChannel+0xc0>)
 8000ff0:	6848      	ldr	r0, [r1, #4]
 8000ff2:	4298      	cmp	r0, r3
 8000ff4:	d02f      	beq.n	8001056 <HAL_ADC_ConfigChannel+0x82>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8000ff6:	680d      	ldr	r5, [r1, #0]
 8000ff8:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8000ffa:	036b      	lsls	r3, r5, #13
 8000ffc:	0b5b      	lsrs	r3, r3, #13
 8000ffe:	4303      	orrs	r3, r0
 8001000:	6293      	str	r3, [r2, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001002:	036b      	lsls	r3, r5, #13
 8001004:	d517      	bpl.n	8001036 <HAL_ADC_ConfigChannel+0x62>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	4a23      	ldr	r2, [pc, #140]	; (8001098 <HAL_ADC_ConfigChannel+0xc4>)
 800100a:	041b      	lsls	r3, r3, #16
 800100c:	6811      	ldr	r1, [r2, #0]
 800100e:	430b      	orrs	r3, r1
 8001010:	6013      	str	r3, [r2, #0]
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001012:	4b22      	ldr	r3, [pc, #136]	; (800109c <HAL_ADC_ConfigChannel+0xc8>)
 8001014:	4922      	ldr	r1, [pc, #136]	; (80010a0 <HAL_ADC_ConfigChannel+0xcc>)
 8001016:	6818      	ldr	r0, [r3, #0]
 8001018:	f7ff f876 	bl	8000108 <__udivsi3>
 800101c:	0083      	lsls	r3, r0, #2
 800101e:	181b      	adds	r3, r3, r0
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	9301      	str	r3, [sp, #4]

  while(waitLoopIndex != 0U)
 8001024:	9b01      	ldr	r3, [sp, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d005      	beq.n	8001036 <HAL_ADC_ConfigChannel+0x62>
  {
    waitLoopIndex--;
 800102a:	9b01      	ldr	r3, [sp, #4]
 800102c:	3b01      	subs	r3, #1
 800102e:	9301      	str	r3, [sp, #4]
  while(waitLoopIndex != 0U)
 8001030:	9b01      	ldr	r3, [sp, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f9      	bne.n	800102a <HAL_ADC_ConfigChannel+0x56>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001036:	03ab      	lsls	r3, r5, #14
 8001038:	d422      	bmi.n	8001080 <HAL_ADC_ConfigChannel+0xac>
  __HAL_UNLOCK(hadc);
 800103a:	2350      	movs	r3, #80	; 0x50
 800103c:	2200      	movs	r2, #0
  return HAL_OK;
 800103e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001040:	54e2      	strb	r2, [r4, r3]
}
 8001042:	b003      	add	sp, #12
 8001044:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001046:	2120      	movs	r1, #32
 8001048:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 800104a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800104c:	430a      	orrs	r2, r1
 800104e:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8001050:	2200      	movs	r2, #0
 8001052:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8001054:	e7f5      	b.n	8001042 <HAL_ADC_ConfigChannel+0x6e>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001056:	680b      	ldr	r3, [r1, #0]
 8001058:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800105a:	0359      	lsls	r1, r3, #13
 800105c:	0b49      	lsrs	r1, r1, #13
 800105e:	4388      	bics	r0, r1
 8001060:	6290      	str	r0, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001062:	035a      	lsls	r2, r3, #13
 8001064:	d504      	bpl.n	8001070 <HAL_ADC_ConfigChannel+0x9c>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001066:	490c      	ldr	r1, [pc, #48]	; (8001098 <HAL_ADC_ConfigChannel+0xc4>)
 8001068:	480e      	ldr	r0, [pc, #56]	; (80010a4 <HAL_ADC_ConfigChannel+0xd0>)
 800106a:	680a      	ldr	r2, [r1, #0]
 800106c:	4002      	ands	r2, r0
 800106e:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001070:	039b      	lsls	r3, r3, #14
 8001072:	d5e2      	bpl.n	800103a <HAL_ADC_ConfigChannel+0x66>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001074:	4a08      	ldr	r2, [pc, #32]	; (8001098 <HAL_ADC_ConfigChannel+0xc4>)
 8001076:	490c      	ldr	r1, [pc, #48]	; (80010a8 <HAL_ADC_ConfigChannel+0xd4>)
 8001078:	6813      	ldr	r3, [r2, #0]
 800107a:	400b      	ands	r3, r1
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	e7dc      	b.n	800103a <HAL_ADC_ConfigChannel+0x66>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	4a05      	ldr	r2, [pc, #20]	; (8001098 <HAL_ADC_ConfigChannel+0xc4>)
 8001084:	03db      	lsls	r3, r3, #15
 8001086:	6811      	ldr	r1, [r2, #0]
 8001088:	430b      	orrs	r3, r1
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	e7d5      	b.n	800103a <HAL_ADC_ConfigChannel+0x66>
  __HAL_LOCK(hadc);
 800108e:	2002      	movs	r0, #2
 8001090:	e7d7      	b.n	8001042 <HAL_ADC_ConfigChannel+0x6e>
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	00001001 	.word	0x00001001
 8001098:	40012708 	.word	0x40012708
 800109c:	20000000 	.word	0x20000000
 80010a0:	000f4240 	.word	0x000f4240
 80010a4:	ff7fffff 	.word	0xff7fffff
 80010a8:	ffbfffff 	.word	0xffbfffff

080010ac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ac:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80010ae:	2800      	cmp	r0, #0
 80010b0:	db14      	blt.n	80010dc <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <HAL_NVIC_SetPriority+0x5c>)
 80010b4:	2203      	movs	r2, #3
 80010b6:	469c      	mov	ip, r3
 80010b8:	23ff      	movs	r3, #255	; 0xff
 80010ba:	0884      	lsrs	r4, r0, #2
 80010bc:	4010      	ands	r0, r2
 80010be:	001a      	movs	r2, r3
 80010c0:	26c0      	movs	r6, #192	; 0xc0
 80010c2:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010c4:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c6:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010c8:	400b      	ands	r3, r1
 80010ca:	4083      	lsls	r3, r0
 80010cc:	00a4      	lsls	r4, r4, #2
 80010ce:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010d0:	00b6      	lsls	r6, r6, #2
 80010d2:	59a5      	ldr	r5, [r4, r6]
 80010d4:	4395      	bics	r5, r2
 80010d6:	432b      	orrs	r3, r5
 80010d8:	51a3      	str	r3, [r4, r6]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80010da:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010dc:	4a0b      	ldr	r2, [pc, #44]	; (800110c <HAL_NVIC_SetPriority+0x60>)
 80010de:	230f      	movs	r3, #15
 80010e0:	4694      	mov	ip, r2
 80010e2:	2203      	movs	r2, #3
 80010e4:	4003      	ands	r3, r0
 80010e6:	4010      	ands	r0, r2
 80010e8:	32fc      	adds	r2, #252	; 0xfc
 80010ea:	0015      	movs	r5, r2
 80010ec:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010ee:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010f0:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010f2:	400a      	ands	r2, r1
 80010f4:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010f6:	3b08      	subs	r3, #8
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	4463      	add	r3, ip
 80010fe:	69dc      	ldr	r4, [r3, #28]
 8001100:	43ac      	bics	r4, r5
 8001102:	4322      	orrs	r2, r4
 8001104:	61da      	str	r2, [r3, #28]
 8001106:	e7e8      	b.n	80010da <HAL_NVIC_SetPriority+0x2e>
 8001108:	e000e100 	.word	0xe000e100
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001110:	2800      	cmp	r0, #0
 8001112:	db05      	blt.n	8001120 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001114:	231f      	movs	r3, #31
 8001116:	4018      	ands	r0, r3
 8001118:	3b1e      	subs	r3, #30
 800111a:	4083      	lsls	r3, r0
 800111c:	4a01      	ldr	r2, [pc, #4]	; (8001124 <HAL_NVIC_EnableIRQ+0x14>)
 800111e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001120:	4770      	bx	lr
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	e000e100 	.word	0xe000e100

08001128 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001128:	2280      	movs	r2, #128	; 0x80
 800112a:	1e43      	subs	r3, r0, #1
 800112c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001130:	4293      	cmp	r3, r2
 8001132:	d20e      	bcs.n	8001152 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001134:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001136:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001138:	4807      	ldr	r0, [pc, #28]	; (8001158 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800113c:	6a03      	ldr	r3, [r0, #32]
 800113e:	0609      	lsls	r1, r1, #24
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	430b      	orrs	r3, r1
 8001146:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001148:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800114a:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114e:	3307      	adds	r3, #7
 8001150:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001152:	4770      	bx	lr
 8001154:	e000e010 	.word	0xe000e010
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800115c:	2325      	movs	r3, #37	; 0x25
{
 800115e:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001160:	5cc2      	ldrb	r2, [r0, r3]
 8001162:	2a02      	cmp	r2, #2
 8001164:	d003      	beq.n	800116e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001166:	3b21      	subs	r3, #33	; 0x21
 8001168:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800116a:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800116c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800116e:	240e      	movs	r4, #14
 8001170:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001172:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001174:	6811      	ldr	r1, [r2, #0]
 8001176:	43a1      	bics	r1, r4
 8001178:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800117a:	2101      	movs	r1, #1
 800117c:	6814      	ldr	r4, [r2, #0]
 800117e:	438c      	bics	r4, r1
 8001180:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001182:	221c      	movs	r2, #28
 8001184:	402a      	ands	r2, r5
 8001186:	000d      	movs	r5, r1
 8001188:	4095      	lsls	r5, r2
 800118a:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 800118c:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800118e:	6065      	str	r5, [r4, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001190:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001192:	2324      	movs	r3, #36	; 0x24
 8001194:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 8001196:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001198:	2b00      	cmp	r3, #0
 800119a:	d002      	beq.n	80011a2 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 800119c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800119e:	2000      	movs	r0, #0
 80011a0:	e7e4      	b.n	800116c <HAL_DMA_Abort_IT+0x10>
 80011a2:	2000      	movs	r0, #0
 80011a4:	e7e2      	b.n	800116c <HAL_DMA_Abort_IT+0x10>
 80011a6:	46c0      	nop			; (mov r8, r8)

080011a8 <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 80011a8:	2325      	movs	r3, #37	; 0x25
 80011aa:	5cc0      	ldrb	r0, [r0, r3]
 80011ac:	b2c0      	uxtb	r0, r0
}
 80011ae:	4770      	bx	lr

080011b0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	46de      	mov	lr, fp
 80011b4:	4657      	mov	r7, sl
 80011b6:	464e      	mov	r6, r9
 80011b8:	4645      	mov	r5, r8
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80011ba:	4be9      	ldr	r3, [pc, #932]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 80011bc:	2480      	movs	r4, #128	; 0x80
 80011be:	699a      	ldr	r2, [r3, #24]
{
 80011c0:	b5e0      	push	{r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80011c2:	0013      	movs	r3, r2
 80011c4:	0064      	lsls	r4, r4, #1
{
 80011c6:	b0b5      	sub	sp, #212	; 0xd4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80011c8:	4023      	ands	r3, r4
 80011ca:	4222      	tst	r2, r4
 80011cc:	d100      	bne.n	80011d0 <FLASH_SetErrorCode+0x20>
 80011ce:	e135      	b.n	800143c <FLASH_SetErrorCode+0x28c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80011d0:	2102      	movs	r1, #2
 80011d2:	4ae4      	ldr	r2, [pc, #912]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 80011d4:	2584      	movs	r5, #132	; 0x84
 80011d6:	6953      	ldr	r3, [r2, #20]
 80011d8:	4fe3      	ldr	r7, [pc, #908]	; (8001568 <FLASH_SetErrorCode+0x3b8>)
 80011da:	430b      	orrs	r3, r1
 80011dc:	6153      	str	r3, [r2, #20]
 80011de:	4be3      	ldr	r3, [pc, #908]	; (800156c <FLASH_SetErrorCode+0x3bc>)
 80011e0:	311f      	adds	r1, #31
 80011e2:	9333      	str	r3, [sp, #204]	; 0xcc
 80011e4:	4be2      	ldr	r3, [pc, #904]	; (8001570 <FLASH_SetErrorCode+0x3c0>)
 80011e6:	4ee3      	ldr	r6, [pc, #908]	; (8001574 <FLASH_SetErrorCode+0x3c4>)
 80011e8:	9332      	str	r3, [sp, #200]	; 0xc8
 80011ea:	4be3      	ldr	r3, [pc, #908]	; (8001578 <FLASH_SetErrorCode+0x3c8>)
 80011ec:	48e3      	ldr	r0, [pc, #908]	; (800157c <FLASH_SetErrorCode+0x3cc>)
 80011ee:	9331      	str	r3, [sp, #196]	; 0xc4
 80011f0:	4be3      	ldr	r3, [pc, #908]	; (8001580 <FLASH_SetErrorCode+0x3d0>)
 80011f2:	4ae4      	ldr	r2, [pc, #912]	; (8001584 <FLASH_SetErrorCode+0x3d4>)
 80011f4:	9330      	str	r3, [sp, #192]	; 0xc0
 80011f6:	4be4      	ldr	r3, [pc, #912]	; (8001588 <FLASH_SetErrorCode+0x3d8>)
 80011f8:	31ff      	adds	r1, #255	; 0xff
 80011fa:	932f      	str	r3, [sp, #188]	; 0xbc
 80011fc:	23f2      	movs	r3, #242	; 0xf2
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	932e      	str	r3, [sp, #184]	; 0xb8
 8001202:	23bc      	movs	r3, #188	; 0xbc
 8001204:	019b      	lsls	r3, r3, #6
 8001206:	932d      	str	r3, [sp, #180]	; 0xb4
 8001208:	4be0      	ldr	r3, [pc, #896]	; (800158c <FLASH_SetErrorCode+0x3dc>)
 800120a:	01ad      	lsls	r5, r5, #6
 800120c:	932c      	str	r3, [sp, #176]	; 0xb0
 800120e:	4be0      	ldr	r3, [pc, #896]	; (8001590 <FLASH_SetErrorCode+0x3e0>)
 8001210:	932b      	str	r3, [sp, #172]	; 0xac
 8001212:	4be0      	ldr	r3, [pc, #896]	; (8001594 <FLASH_SetErrorCode+0x3e4>)
 8001214:	932a      	str	r3, [sp, #168]	; 0xa8
 8001216:	4be0      	ldr	r3, [pc, #896]	; (8001598 <FLASH_SetErrorCode+0x3e8>)
 8001218:	9329      	str	r3, [sp, #164]	; 0xa4
 800121a:	4be0      	ldr	r3, [pc, #896]	; (800159c <FLASH_SetErrorCode+0x3ec>)
 800121c:	9328      	str	r3, [sp, #160]	; 0xa0
 800121e:	23e4      	movs	r3, #228	; 0xe4
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	9327      	str	r3, [sp, #156]	; 0x9c
 8001224:	239c      	movs	r3, #156	; 0x9c
 8001226:	019b      	lsls	r3, r3, #6
 8001228:	9326      	str	r3, [sp, #152]	; 0x98
 800122a:	23f0      	movs	r3, #240	; 0xf0
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	9325      	str	r3, [sp, #148]	; 0x94
 8001230:	4bdb      	ldr	r3, [pc, #876]	; (80015a0 <FLASH_SetErrorCode+0x3f0>)
 8001232:	9324      	str	r3, [sp, #144]	; 0x90
 8001234:	4bdb      	ldr	r3, [pc, #876]	; (80015a4 <FLASH_SetErrorCode+0x3f4>)
 8001236:	9323      	str	r3, [sp, #140]	; 0x8c
 8001238:	4bdb      	ldr	r3, [pc, #876]	; (80015a8 <FLASH_SetErrorCode+0x3f8>)
 800123a:	9322      	str	r3, [sp, #136]	; 0x88
 800123c:	4bdb      	ldr	r3, [pc, #876]	; (80015ac <FLASH_SetErrorCode+0x3fc>)
 800123e:	9321      	str	r3, [sp, #132]	; 0x84
 8001240:	4bdb      	ldr	r3, [pc, #876]	; (80015b0 <FLASH_SetErrorCode+0x400>)
 8001242:	9320      	str	r3, [sp, #128]	; 0x80
 8001244:	23b2      	movs	r3, #178	; 0xb2
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	931f      	str	r3, [sp, #124]	; 0x7c
 800124a:	23ac      	movs	r3, #172	; 0xac
 800124c:	019b      	lsls	r3, r3, #6
 800124e:	931e      	str	r3, [sp, #120]	; 0x78
 8001250:	4bd8      	ldr	r3, [pc, #864]	; (80015b4 <FLASH_SetErrorCode+0x404>)
 8001252:	931d      	str	r3, [sp, #116]	; 0x74
 8001254:	4bd8      	ldr	r3, [pc, #864]	; (80015b8 <FLASH_SetErrorCode+0x408>)
 8001256:	931c      	str	r3, [sp, #112]	; 0x70
 8001258:	4bd8      	ldr	r3, [pc, #864]	; (80015bc <FLASH_SetErrorCode+0x40c>)
 800125a:	931b      	str	r3, [sp, #108]	; 0x6c
 800125c:	4bd8      	ldr	r3, [pc, #864]	; (80015c0 <FLASH_SetErrorCode+0x410>)
 800125e:	931a      	str	r3, [sp, #104]	; 0x68
 8001260:	4bd8      	ldr	r3, [pc, #864]	; (80015c4 <FLASH_SetErrorCode+0x414>)
 8001262:	9319      	str	r3, [sp, #100]	; 0x64
 8001264:	23c8      	movs	r3, #200	; 0xc8
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	9318      	str	r3, [sp, #96]	; 0x60
 800126a:	238c      	movs	r3, #140	; 0x8c
 800126c:	019b      	lsls	r3, r3, #6
 800126e:	9317      	str	r3, [sp, #92]	; 0x5c
 8001270:	23b0      	movs	r3, #176	; 0xb0
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	9316      	str	r3, [sp, #88]	; 0x58
 8001276:	23e0      	movs	r3, #224	; 0xe0
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	9315      	str	r3, [sp, #84]	; 0x54
 800127c:	4bd2      	ldr	r3, [pc, #840]	; (80015c8 <FLASH_SetErrorCode+0x418>)
 800127e:	9313      	str	r3, [sp, #76]	; 0x4c
 8001280:	4bd2      	ldr	r3, [pc, #840]	; (80015cc <FLASH_SetErrorCode+0x41c>)
 8001282:	9312      	str	r3, [sp, #72]	; 0x48
 8001284:	4bd2      	ldr	r3, [pc, #840]	; (80015d0 <FLASH_SetErrorCode+0x420>)
 8001286:	9311      	str	r3, [sp, #68]	; 0x44
 8001288:	4bd2      	ldr	r3, [pc, #840]	; (80015d4 <FLASH_SetErrorCode+0x424>)
 800128a:	9310      	str	r3, [sp, #64]	; 0x40
 800128c:	4bd2      	ldr	r3, [pc, #840]	; (80015d8 <FLASH_SetErrorCode+0x428>)
 800128e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001290:	23d2      	movs	r3, #210	; 0xd2
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	930e      	str	r3, [sp, #56]	; 0x38
 8001296:	23b4      	movs	r3, #180	; 0xb4
 8001298:	019b      	lsls	r3, r3, #6
 800129a:	930d      	str	r3, [sp, #52]	; 0x34
 800129c:	4bcf      	ldr	r3, [pc, #828]	; (80015dc <FLASH_SetErrorCode+0x42c>)
 800129e:	930c      	str	r3, [sp, #48]	; 0x30
 80012a0:	4bcf      	ldr	r3, [pc, #828]	; (80015e0 <FLASH_SetErrorCode+0x430>)
 80012a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80012a4:	4bcf      	ldr	r3, [pc, #828]	; (80015e4 <FLASH_SetErrorCode+0x434>)
 80012a6:	930a      	str	r3, [sp, #40]	; 0x28
 80012a8:	4bcf      	ldr	r3, [pc, #828]	; (80015e8 <FLASH_SetErrorCode+0x438>)
 80012aa:	9309      	str	r3, [sp, #36]	; 0x24
 80012ac:	4bcf      	ldr	r3, [pc, #828]	; (80015ec <FLASH_SetErrorCode+0x43c>)
 80012ae:	9308      	str	r3, [sp, #32]
 80012b0:	23a4      	movs	r3, #164	; 0xa4
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	9307      	str	r3, [sp, #28]
 80012b6:	2394      	movs	r3, #148	; 0x94
 80012b8:	019b      	lsls	r3, r3, #6
 80012ba:	9306      	str	r3, [sp, #24]
 80012bc:	23d0      	movs	r3, #208	; 0xd0
 80012be:	011b      	lsls	r3, r3, #4
 80012c0:	9305      	str	r3, [sp, #20]
 80012c2:	4bcb      	ldr	r3, [pc, #812]	; (80015f0 <FLASH_SetErrorCode+0x440>)
 80012c4:	9303      	str	r3, [sp, #12]
 80012c6:	4bcb      	ldr	r3, [pc, #812]	; (80015f4 <FLASH_SetErrorCode+0x444>)
 80012c8:	9302      	str	r3, [sp, #8]
 80012ca:	4bcb      	ldr	r3, [pc, #812]	; (80015f8 <FLASH_SetErrorCode+0x448>)
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	4bcb      	ldr	r3, [pc, #812]	; (80015fc <FLASH_SetErrorCode+0x44c>)
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	4bcb      	ldr	r3, [pc, #812]	; (8001600 <FLASH_SetErrorCode+0x450>)
 80012d4:	469b      	mov	fp, r3
 80012d6:	2392      	movs	r3, #146	; 0x92
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	469a      	mov	sl, r3
 80012dc:	23a4      	movs	r3, #164	; 0xa4
 80012de:	019b      	lsls	r3, r3, #6
 80012e0:	4699      	mov	r9, r3
 80012e2:	4bc8      	ldr	r3, [pc, #800]	; (8001604 <FLASH_SetErrorCode+0x454>)
 80012e4:	469c      	mov	ip, r3
 80012e6:	2390      	movs	r3, #144	; 0x90
 80012e8:	011b      	lsls	r3, r3, #4
 80012ea:	4698      	mov	r8, r3
 80012ec:	23a0      	movs	r3, #160	; 0xa0
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	9304      	str	r3, [sp, #16]
 80012f2:	23c0      	movs	r3, #192	; 0xc0
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	9314      	str	r3, [sp, #80]	; 0x50
    flags |= FLASH_FLAG_WRPERR;
 80012f8:	0023      	movs	r3, r4
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 80012fa:	4c99      	ldr	r4, [pc, #612]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 80012fc:	69a4      	ldr	r4, [r4, #24]
 80012fe:	05a4      	lsls	r4, r4, #22
 8001300:	d53d      	bpl.n	800137e <FLASH_SetErrorCode+0x1ce>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001302:	2101      	movs	r1, #1
 8001304:	4a97      	ldr	r2, [pc, #604]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 8001306:	6953      	ldr	r3, [r2, #20]
 8001308:	430b      	orrs	r3, r1
 800130a:	6153      	str	r3, [r2, #20]
 800130c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800130e:	9313      	str	r3, [sp, #76]	; 0x4c
 8001310:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8001312:	9312      	str	r3, [sp, #72]	; 0x48
 8001314:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8001316:	9311      	str	r3, [sp, #68]	; 0x44
 8001318:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800131a:	9310      	str	r3, [sp, #64]	; 0x40
 800131c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800131e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001320:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8001322:	930e      	str	r3, [sp, #56]	; 0x38
 8001324:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8001326:	930d      	str	r3, [sp, #52]	; 0x34
 8001328:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800132a:	930c      	str	r3, [sp, #48]	; 0x30
 800132c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800132e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001330:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8001332:	930a      	str	r3, [sp, #40]	; 0x28
 8001334:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8001336:	9309      	str	r3, [sp, #36]	; 0x24
 8001338:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800133a:	9308      	str	r3, [sp, #32]
 800133c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800133e:	9307      	str	r3, [sp, #28]
 8001340:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001342:	9306      	str	r3, [sp, #24]
 8001344:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8001346:	9305      	str	r3, [sp, #20]
 8001348:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800134a:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800134c:	9303      	str	r3, [sp, #12]
 800134e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001350:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8001352:	9302      	str	r3, [sp, #8]
 8001354:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001356:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800135c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8001362:	9918      	ldr	r1, [sp, #96]	; 0x60
 8001364:	469b      	mov	fp, r3
 8001366:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8001368:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800136a:	469a      	mov	sl, r3
 800136c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800136e:	4699      	mov	r9, r3
 8001370:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8001372:	469c      	mov	ip, r3
 8001374:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8001376:	4698      	mov	r8, r3
 8001378:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800137a:	9304      	str	r3, [sp, #16]
    flags |= FLASH_FLAG_PGAERR;
 800137c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 800137e:	4c78      	ldr	r4, [pc, #480]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 8001380:	69a4      	ldr	r4, [r4, #24]
 8001382:	0564      	lsls	r4, r4, #21
 8001384:	d51d      	bpl.n	80013c2 <FLASH_SetErrorCode+0x212>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8001386:	2108      	movs	r1, #8
 8001388:	4a76      	ldr	r2, [pc, #472]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 800138a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800138c:	6953      	ldr	r3, [r2, #20]
 800138e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001390:	430b      	orrs	r3, r1
 8001392:	6153      	str	r3, [r2, #20]
 8001394:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001396:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001398:	9303      	str	r3, [sp, #12]
 800139a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800139c:	9a08      	ldr	r2, [sp, #32]
 800139e:	9302      	str	r3, [sp, #8]
 80013a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80013a2:	9907      	ldr	r1, [sp, #28]
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80013a8:	9d06      	ldr	r5, [sp, #24]
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80013ae:	469b      	mov	fp, r3
 80013b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80013b2:	469a      	mov	sl, r3
 80013b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80013b6:	4699      	mov	r9, r3
 80013b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013ba:	469c      	mov	ip, r3
 80013bc:	9b05      	ldr	r3, [sp, #20]
 80013be:	4698      	mov	r8, r3
    flags |= FLASH_FLAG_SIZERR;
 80013c0:	9b04      	ldr	r3, [sp, #16]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80013c2:	4c67      	ldr	r4, [pc, #412]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 80013c4:	69a4      	ldr	r4, [r4, #24]
 80013c6:	0524      	lsls	r4, r4, #20
 80013c8:	d50d      	bpl.n	80013e6 <FLASH_SetErrorCode+0x236>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80013ca:	2104      	movs	r1, #4
 80013cc:	4a65      	ldr	r2, [pc, #404]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 80013ce:	464d      	mov	r5, r9
 80013d0:	6953      	ldr	r3, [r2, #20]
 80013d2:	9f02      	ldr	r7, [sp, #8]
 80013d4:	430b      	orrs	r3, r1
 80013d6:	6153      	str	r3, [r2, #20]
 80013d8:	9b03      	ldr	r3, [sp, #12]
 80013da:	465a      	mov	r2, fp
 80013dc:	469c      	mov	ip, r3
 80013de:	4651      	mov	r1, sl
    flags |= FLASH_FLAG_OPTVERR;
 80013e0:	4643      	mov	r3, r8
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80013e2:	9e01      	ldr	r6, [sp, #4]
 80013e4:	9800      	ldr	r0, [sp, #0]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 80013e6:	4c5e      	ldr	r4, [pc, #376]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 80013e8:	69a4      	ldr	r4, [r4, #24]
 80013ea:	04a4      	lsls	r4, r4, #18
 80013ec:	d508      	bpl.n	8001400 <FLASH_SetErrorCode+0x250>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80013ee:	2110      	movs	r1, #16
 80013f0:	4a5c      	ldr	r2, [pc, #368]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 80013f2:	4660      	mov	r0, ip
 80013f4:	6953      	ldr	r3, [r2, #20]
 80013f6:	430b      	orrs	r3, r1
 80013f8:	6153      	str	r3, [r2, #20]
 80013fa:	0031      	movs	r1, r6
 80013fc:	003a      	movs	r2, r7
    flags |= FLASH_FLAG_RDERR;
 80013fe:	002b      	movs	r3, r5
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8001400:	4c57      	ldr	r4, [pc, #348]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 8001402:	69a4      	ldr	r4, [r4, #24]
 8001404:	03a4      	lsls	r4, r4, #14
 8001406:	d506      	bpl.n	8001416 <FLASH_SetErrorCode+0x266>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8001408:	2420      	movs	r4, #32
 800140a:	4a56      	ldr	r2, [pc, #344]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 800140c:	6953      	ldr	r3, [r2, #20]
 800140e:	4323      	orrs	r3, r4
 8001410:	6153      	str	r3, [r2, #20]
 8001412:	0002      	movs	r2, r0
    flags |= HAL_FLASH_ERROR_FWWERR;
 8001414:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8001416:	4952      	ldr	r1, [pc, #328]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 8001418:	6989      	ldr	r1, [r1, #24]
 800141a:	03c9      	lsls	r1, r1, #15
 800141c:	d505      	bpl.n	800142a <FLASH_SetErrorCode+0x27a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 800141e:	2040      	movs	r0, #64	; 0x40
 8001420:	4950      	ldr	r1, [pc, #320]	; (8001564 <FLASH_SetErrorCode+0x3b4>)
 8001422:	694b      	ldr	r3, [r1, #20]
 8001424:	4303      	orrs	r3, r0
 8001426:	614b      	str	r3, [r1, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 8001428:	0013      	movs	r3, r2
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800142a:	4a4d      	ldr	r2, [pc, #308]	; (8001560 <FLASH_SetErrorCode+0x3b0>)
 800142c:	6193      	str	r3, [r2, #24]
}  
 800142e:	b035      	add	sp, #212	; 0xd4
 8001430:	bcf0      	pop	{r4, r5, r6, r7}
 8001432:	46bb      	mov	fp, r7
 8001434:	46b2      	mov	sl, r6
 8001436:	46a9      	mov	r9, r5
 8001438:	46a0      	mov	r8, r4
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143c:	4a72      	ldr	r2, [pc, #456]	; (8001608 <FLASH_SetErrorCode+0x458>)
 800143e:	2480      	movs	r4, #128	; 0x80
 8001440:	9233      	str	r2, [sp, #204]	; 0xcc
 8001442:	3a20      	subs	r2, #32
 8001444:	9232      	str	r2, [sp, #200]	; 0xc8
 8001446:	4a71      	ldr	r2, [pc, #452]	; (800160c <FLASH_SetErrorCode+0x45c>)
 8001448:	0124      	lsls	r4, r4, #4
 800144a:	9231      	str	r2, [sp, #196]	; 0xc4
 800144c:	4a70      	ldr	r2, [pc, #448]	; (8001610 <FLASH_SetErrorCode+0x460>)
 800144e:	46a0      	mov	r8, r4
 8001450:	9230      	str	r2, [sp, #192]	; 0xc0
 8001452:	3a20      	subs	r2, #32
 8001454:	922f      	str	r2, [sp, #188]	; 0xbc
 8001456:	22e2      	movs	r2, #226	; 0xe2
 8001458:	0112      	lsls	r2, r2, #4
 800145a:	922e      	str	r2, [sp, #184]	; 0xb8
 800145c:	22b8      	movs	r2, #184	; 0xb8
 800145e:	0192      	lsls	r2, r2, #6
 8001460:	922d      	str	r2, [sp, #180]	; 0xb4
 8001462:	4a6c      	ldr	r2, [pc, #432]	; (8001614 <FLASH_SetErrorCode+0x464>)
 8001464:	2480      	movs	r4, #128	; 0x80
 8001466:	922c      	str	r2, [sp, #176]	; 0xb0
 8001468:	3a20      	subs	r2, #32
 800146a:	922b      	str	r2, [sp, #172]	; 0xac
 800146c:	4a6a      	ldr	r2, [pc, #424]	; (8001618 <FLASH_SetErrorCode+0x468>)
 800146e:	00e4      	lsls	r4, r4, #3
 8001470:	922a      	str	r2, [sp, #168]	; 0xa8
 8001472:	4a6a      	ldr	r2, [pc, #424]	; (800161c <FLASH_SetErrorCode+0x46c>)
 8001474:	2790      	movs	r7, #144	; 0x90
 8001476:	9229      	str	r2, [sp, #164]	; 0xa4
 8001478:	3a20      	subs	r2, #32
 800147a:	9228      	str	r2, [sp, #160]	; 0xa0
 800147c:	22c4      	movs	r2, #196	; 0xc4
 800147e:	00d2      	lsls	r2, r2, #3
 8001480:	9227      	str	r2, [sp, #156]	; 0x9c
 8001482:	2298      	movs	r2, #152	; 0x98
 8001484:	0192      	lsls	r2, r2, #6
 8001486:	9226      	str	r2, [sp, #152]	; 0x98
 8001488:	22e0      	movs	r2, #224	; 0xe0
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	9225      	str	r2, [sp, #148]	; 0x94
 800148e:	4a64      	ldr	r2, [pc, #400]	; (8001620 <FLASH_SetErrorCode+0x470>)
 8001490:	2580      	movs	r5, #128	; 0x80
 8001492:	9224      	str	r2, [sp, #144]	; 0x90
 8001494:	3a20      	subs	r2, #32
 8001496:	9223      	str	r2, [sp, #140]	; 0x8c
 8001498:	4a62      	ldr	r2, [pc, #392]	; (8001624 <FLASH_SetErrorCode+0x474>)
 800149a:	2120      	movs	r1, #32
 800149c:	9222      	str	r2, [sp, #136]	; 0x88
 800149e:	4a62      	ldr	r2, [pc, #392]	; (8001628 <FLASH_SetErrorCode+0x478>)
 80014a0:	4e62      	ldr	r6, [pc, #392]	; (800162c <FLASH_SetErrorCode+0x47c>)
 80014a2:	9221      	str	r2, [sp, #132]	; 0x84
 80014a4:	3a20      	subs	r2, #32
 80014a6:	9220      	str	r2, [sp, #128]	; 0x80
 80014a8:	22a2      	movs	r2, #162	; 0xa2
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	921f      	str	r2, [sp, #124]	; 0x7c
 80014ae:	22a8      	movs	r2, #168	; 0xa8
 80014b0:	0192      	lsls	r2, r2, #6
 80014b2:	921e      	str	r2, [sp, #120]	; 0x78
 80014b4:	4a5e      	ldr	r2, [pc, #376]	; (8001630 <FLASH_SetErrorCode+0x480>)
 80014b6:	485f      	ldr	r0, [pc, #380]	; (8001634 <FLASH_SetErrorCode+0x484>)
 80014b8:	921d      	str	r2, [sp, #116]	; 0x74
 80014ba:	3a20      	subs	r2, #32
 80014bc:	921c      	str	r2, [sp, #112]	; 0x70
 80014be:	4a5e      	ldr	r2, [pc, #376]	; (8001638 <FLASH_SetErrorCode+0x488>)
 80014c0:	027f      	lsls	r7, r7, #9
 80014c2:	921b      	str	r2, [sp, #108]	; 0x6c
 80014c4:	4a5d      	ldr	r2, [pc, #372]	; (800163c <FLASH_SetErrorCode+0x48c>)
 80014c6:	01ad      	lsls	r5, r5, #6
 80014c8:	921a      	str	r2, [sp, #104]	; 0x68
 80014ca:	3a20      	subs	r2, #32
 80014cc:	9219      	str	r2, [sp, #100]	; 0x64
 80014ce:	2288      	movs	r2, #136	; 0x88
 80014d0:	0092      	lsls	r2, r2, #2
 80014d2:	9218      	str	r2, [sp, #96]	; 0x60
 80014d4:	2288      	movs	r2, #136	; 0x88
 80014d6:	0192      	lsls	r2, r2, #6
 80014d8:	9217      	str	r2, [sp, #92]	; 0x5c
 80014da:	22a0      	movs	r2, #160	; 0xa0
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	9216      	str	r2, [sp, #88]	; 0x58
 80014e0:	22c0      	movs	r2, #192	; 0xc0
 80014e2:	00d2      	lsls	r2, r2, #3
 80014e4:	9215      	str	r2, [sp, #84]	; 0x54
 80014e6:	4a56      	ldr	r2, [pc, #344]	; (8001640 <FLASH_SetErrorCode+0x490>)
 80014e8:	9213      	str	r2, [sp, #76]	; 0x4c
 80014ea:	3a20      	subs	r2, #32
 80014ec:	9212      	str	r2, [sp, #72]	; 0x48
 80014ee:	4a55      	ldr	r2, [pc, #340]	; (8001644 <FLASH_SetErrorCode+0x494>)
 80014f0:	9404      	str	r4, [sp, #16]
 80014f2:	9211      	str	r2, [sp, #68]	; 0x44
 80014f4:	4a54      	ldr	r2, [pc, #336]	; (8001648 <FLASH_SetErrorCode+0x498>)
 80014f6:	2480      	movs	r4, #128	; 0x80
 80014f8:	9210      	str	r2, [sp, #64]	; 0x40
 80014fa:	3a20      	subs	r2, #32
 80014fc:	920f      	str	r2, [sp, #60]	; 0x3c
 80014fe:	22c2      	movs	r2, #194	; 0xc2
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	920e      	str	r2, [sp, #56]	; 0x38
 8001504:	22b0      	movs	r2, #176	; 0xb0
 8001506:	0192      	lsls	r2, r2, #6
 8001508:	920d      	str	r2, [sp, #52]	; 0x34
 800150a:	4a50      	ldr	r2, [pc, #320]	; (800164c <FLASH_SetErrorCode+0x49c>)
 800150c:	00a4      	lsls	r4, r4, #2
 800150e:	920c      	str	r2, [sp, #48]	; 0x30
 8001510:	3a20      	subs	r2, #32
 8001512:	920b      	str	r2, [sp, #44]	; 0x2c
 8001514:	4a4e      	ldr	r2, [pc, #312]	; (8001650 <FLASH_SetErrorCode+0x4a0>)
 8001516:	9414      	str	r4, [sp, #80]	; 0x50
 8001518:	920a      	str	r2, [sp, #40]	; 0x28
 800151a:	4a4e      	ldr	r2, [pc, #312]	; (8001654 <FLASH_SetErrorCode+0x4a4>)
 800151c:	9209      	str	r2, [sp, #36]	; 0x24
 800151e:	3a20      	subs	r2, #32
 8001520:	9208      	str	r2, [sp, #32]
 8001522:	2284      	movs	r2, #132	; 0x84
 8001524:	00d2      	lsls	r2, r2, #3
 8001526:	9207      	str	r2, [sp, #28]
 8001528:	2290      	movs	r2, #144	; 0x90
 800152a:	0192      	lsls	r2, r2, #6
 800152c:	9206      	str	r2, [sp, #24]
 800152e:	22c0      	movs	r2, #192	; 0xc0
 8001530:	0112      	lsls	r2, r2, #4
 8001532:	9205      	str	r2, [sp, #20]
 8001534:	4a48      	ldr	r2, [pc, #288]	; (8001658 <FLASH_SetErrorCode+0x4a8>)
 8001536:	9203      	str	r2, [sp, #12]
 8001538:	3a20      	subs	r2, #32
 800153a:	9202      	str	r2, [sp, #8]
 800153c:	4a47      	ldr	r2, [pc, #284]	; (800165c <FLASH_SetErrorCode+0x4ac>)
 800153e:	9201      	str	r2, [sp, #4]
 8001540:	4a47      	ldr	r2, [pc, #284]	; (8001660 <FLASH_SetErrorCode+0x4b0>)
 8001542:	9200      	str	r2, [sp, #0]
 8001544:	3a20      	subs	r2, #32
 8001546:	4693      	mov	fp, r2
 8001548:	2282      	movs	r2, #130	; 0x82
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	4692      	mov	sl, r2
 800154e:	22a0      	movs	r2, #160	; 0xa0
 8001550:	0192      	lsls	r2, r2, #6
 8001552:	4691      	mov	r9, r2
 8001554:	4a43      	ldr	r2, [pc, #268]	; (8001664 <FLASH_SetErrorCode+0x4b4>)
 8001556:	4694      	mov	ip, r2
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	0252      	lsls	r2, r2, #9
 800155c:	e6cd      	b.n	80012fa <FLASH_SetErrorCode+0x14a>
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	40022000 	.word	0x40022000
 8001564:	20000364 	.word	0x20000364
 8001568:	00012100 	.word	0x00012100
 800156c:	00012f20 	.word	0x00012f20
 8001570:	00012f00 	.word	0x00012f00
 8001574:	00002120 	.word	0x00002120
 8001578:	00002f20 	.word	0x00002f20
 800157c:	00010120 	.word	0x00010120
 8001580:	00010f20 	.word	0x00010f20
 8001584:	00010100 	.word	0x00010100
 8001588:	00010f00 	.word	0x00010f00
 800158c:	00012720 	.word	0x00012720
 8001590:	00012700 	.word	0x00012700
 8001594:	00002720 	.word	0x00002720
 8001598:	00010720 	.word	0x00010720
 800159c:	00010700 	.word	0x00010700
 80015a0:	00012b20 	.word	0x00012b20
 80015a4:	00012b00 	.word	0x00012b00
 80015a8:	00002b20 	.word	0x00002b20
 80015ac:	00010b20 	.word	0x00010b20
 80015b0:	00010b00 	.word	0x00010b00
 80015b4:	00012320 	.word	0x00012320
 80015b8:	00012300 	.word	0x00012300
 80015bc:	00002320 	.word	0x00002320
 80015c0:	00010320 	.word	0x00010320
 80015c4:	00010300 	.word	0x00010300
 80015c8:	00012d20 	.word	0x00012d20
 80015cc:	00012d00 	.word	0x00012d00
 80015d0:	00002d20 	.word	0x00002d20
 80015d4:	00010d20 	.word	0x00010d20
 80015d8:	00010d00 	.word	0x00010d00
 80015dc:	00012520 	.word	0x00012520
 80015e0:	00012500 	.word	0x00012500
 80015e4:	00002520 	.word	0x00002520
 80015e8:	00010520 	.word	0x00010520
 80015ec:	00010500 	.word	0x00010500
 80015f0:	00012920 	.word	0x00012920
 80015f4:	00012900 	.word	0x00012900
 80015f8:	00002920 	.word	0x00002920
 80015fc:	00010920 	.word	0x00010920
 8001600:	00010900 	.word	0x00010900
 8001604:	00012120 	.word	0x00012120
 8001608:	00012e20 	.word	0x00012e20
 800160c:	00002e20 	.word	0x00002e20
 8001610:	00010e20 	.word	0x00010e20
 8001614:	00012620 	.word	0x00012620
 8001618:	00002620 	.word	0x00002620
 800161c:	00010620 	.word	0x00010620
 8001620:	00012a20 	.word	0x00012a20
 8001624:	00002a20 	.word	0x00002a20
 8001628:	00010a20 	.word	0x00010a20
 800162c:	00002020 	.word	0x00002020
 8001630:	00012220 	.word	0x00012220
 8001634:	00010020 	.word	0x00010020
 8001638:	00002220 	.word	0x00002220
 800163c:	00010220 	.word	0x00010220
 8001640:	00012c20 	.word	0x00012c20
 8001644:	00002c20 	.word	0x00002c20
 8001648:	00010c20 	.word	0x00010c20
 800164c:	00012420 	.word	0x00012420
 8001650:	00002420 	.word	0x00002420
 8001654:	00010420 	.word	0x00010420
 8001658:	00012820 	.word	0x00012820
 800165c:	00002820 	.word	0x00002820
 8001660:	00010820 	.word	0x00010820
 8001664:	00012020 	.word	0x00012020

08001668 <FLASH_WaitForLastOperation>:
{
 8001668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800166a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800166c:	f7ff fbb8 	bl	8000de0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001670:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 8001672:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001674:	4f1a      	ldr	r7, [pc, #104]	; (80016e0 <FLASH_WaitForLastOperation+0x78>)
 8001676:	1c63      	adds	r3, r4, #1
 8001678:	d124      	bne.n	80016c4 <FLASH_WaitForLastOperation+0x5c>
 800167a:	2201      	movs	r2, #1
 800167c:	4918      	ldr	r1, [pc, #96]	; (80016e0 <FLASH_WaitForLastOperation+0x78>)
 800167e:	698b      	ldr	r3, [r1, #24]
 8001680:	421a      	tst	r2, r3
 8001682:	d1fc      	bne.n	800167e <FLASH_WaitForLastOperation+0x16>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001684:	2202      	movs	r2, #2
 8001686:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <FLASH_WaitForLastOperation+0x78>)
 8001688:	6999      	ldr	r1, [r3, #24]
 800168a:	420a      	tst	r2, r1
 800168c:	d126      	bne.n	80016dc <FLASH_WaitForLastOperation+0x74>
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 800168e:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <FLASH_WaitForLastOperation+0x78>)
 8001690:	699a      	ldr	r2, [r3, #24]
 8001692:	05d2      	lsls	r2, r2, #23
 8001694:	d412      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 8001696:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 8001698:	0592      	lsls	r2, r2, #22
 800169a:	d40f      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 800169c:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 800169e:	0552      	lsls	r2, r2, #21
 80016a0:	d40c      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80016a2:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80016a4:	0512      	lsls	r2, r2, #20
 80016a6:	d409      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80016a8:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80016aa:	0492      	lsls	r2, r2, #18
 80016ac:	d406      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80016ae:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80016b0:	0392      	lsls	r2, r2, #14
 80016b2:	d403      	bmi.n	80016bc <FLASH_WaitForLastOperation+0x54>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 80016b4:	699b      	ldr	r3, [r3, #24]
  return HAL_OK;
 80016b6:	2000      	movs	r0, #0
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80016b8:	03db      	lsls	r3, r3, #15
 80016ba:	d502      	bpl.n	80016c2 <FLASH_WaitForLastOperation+0x5a>
    FLASH_SetErrorCode();
 80016bc:	f7ff fd78 	bl	80011b0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80016c0:	2001      	movs	r0, #1
}
 80016c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	421e      	tst	r6, r3
 80016c8:	d0dc      	beq.n	8001684 <FLASH_WaitForLastOperation+0x1c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80016ca:	2c00      	cmp	r4, #0
 80016cc:	d004      	beq.n	80016d8 <FLASH_WaitForLastOperation+0x70>
 80016ce:	f7ff fb87 	bl	8000de0 <HAL_GetTick>
 80016d2:	1b40      	subs	r0, r0, r5
 80016d4:	42a0      	cmp	r0, r4
 80016d6:	d9ce      	bls.n	8001676 <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 80016d8:	2003      	movs	r0, #3
 80016da:	e7f2      	b.n	80016c2 <FLASH_WaitForLastOperation+0x5a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80016dc:	619a      	str	r2, [r3, #24]
 80016de:	e7d6      	b.n	800168e <FLASH_WaitForLastOperation+0x26>
 80016e0:	40022000 	.word	0x40022000

080016e4 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 80016e4:	2201      	movs	r2, #1
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 80016e8:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	420a      	tst	r2, r1
 80016ee:	d00a      	beq.n	8001706 <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80016f4:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 80016f8:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 80016fa:	4805      	ldr	r0, [pc, #20]	; (8001710 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80016fc:	60d8      	str	r0, [r3, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016fe:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8001702:	6858      	ldr	r0, [r3, #4]
 8001704:	4010      	ands	r0, r2
}
 8001706:	4770      	bx	lr
 8001708:	40022000 	.word	0x40022000
 800170c:	89abcdef 	.word	0x89abcdef
 8001710:	02030405 	.word	0x02030405

08001714 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8001714:	2101      	movs	r1, #1
 8001716:	4a03      	ldr	r2, [pc, #12]	; (8001724 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 8001718:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 800171a:	6853      	ldr	r3, [r2, #4]
 800171c:	430b      	orrs	r3, r1
 800171e:	6053      	str	r3, [r2, #4]
}
 8001720:	4770      	bx	lr
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	40022000 	.word	0x40022000

08001728 <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8001728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800172a:	4c12      	ldr	r4, [pc, #72]	; (8001774 <HAL_FLASHEx_DATAEEPROM_Program+0x4c>)
{
 800172c:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 800172e:	7c23      	ldrb	r3, [r4, #16]
{
 8001730:	000f      	movs	r7, r1
 8001732:	0016      	movs	r6, r2
  __HAL_LOCK(&pFlash);
 8001734:	2b01      	cmp	r3, #1
 8001736:	d012      	beq.n	800175e <HAL_FLASHEx_DATAEEPROM_Program+0x36>
 8001738:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800173a:	480f      	ldr	r0, [pc, #60]	; (8001778 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
  __HAL_LOCK(&pFlash);
 800173c:	7423      	strb	r3, [r4, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800173e:	f7ff ff93 	bl	8001668 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8001742:	2800      	cmp	r0, #0
 8001744:	d108      	bne.n	8001758 <HAL_FLASHEx_DATAEEPROM_Program+0x30>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001746:	6160      	str	r0, [r4, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8001748:	2d02      	cmp	r5, #2
 800174a:	d00d      	beq.n	8001768 <HAL_FLASHEx_DATAEEPROM_Program+0x40>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 800174c:	2d01      	cmp	r5, #1
 800174e:	d008      	beq.n	8001762 <HAL_FLASHEx_DATAEEPROM_Program+0x3a>
    {
      /* Program halfword (16-bit) at a specified address.*/
      *(__IO uint16_t *)Address = (uint16_t) Data;
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 8001750:	2d00      	cmp	r5, #0
 8001752:	d10b      	bne.n	800176c <HAL_FLASHEx_DATAEEPROM_Program+0x44>
    {
      /* Program byte (8-bit) at a specified address.*/
      *(__IO uint8_t *)Address = (uint8_t) Data;
 8001754:	b2f6      	uxtb	r6, r6
 8001756:	703e      	strb	r6, [r7, #0]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001758:	2300      	movs	r3, #0
 800175a:	7423      	strb	r3, [r4, #16]

  return status;
}
 800175c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 800175e:	2002      	movs	r0, #2
 8001760:	e7fc      	b.n	800175c <HAL_FLASHEx_DATAEEPROM_Program+0x34>
      *(__IO uint16_t *)Address = (uint16_t) Data;
 8001762:	b2b6      	uxth	r6, r6
 8001764:	803e      	strh	r6, [r7, #0]
 8001766:	e7f7      	b.n	8001758 <HAL_FLASHEx_DATAEEPROM_Program+0x30>
      *(__IO uint32_t *)Address = Data;
 8001768:	603e      	str	r6, [r7, #0]
 800176a:	e7f5      	b.n	8001758 <HAL_FLASHEx_DATAEEPROM_Program+0x30>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800176c:	4802      	ldr	r0, [pc, #8]	; (8001778 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
 800176e:	f7ff ff7b 	bl	8001668 <FLASH_WaitForLastOperation>
 8001772:	e7f1      	b.n	8001758 <HAL_FLASHEx_DATAEEPROM_Program+0x30>
 8001774:	20000364 	.word	0x20000364
 8001778:	0000c350 	.word	0x0000c350

0800177c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800177c:	680b      	ldr	r3, [r1, #0]
{
 800177e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001780:	464e      	mov	r6, r9
  while (((GPIO_Init->Pin) >> position) != 0)
 8001782:	4699      	mov	r9, r3
{
 8001784:	46de      	mov	lr, fp
 8001786:	4657      	mov	r7, sl
 8001788:	4645      	mov	r5, r8
  while (((GPIO_Init->Pin) >> position) != 0)
 800178a:	464a      	mov	r2, r9
{
 800178c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t position = 0x00U;
 800178e:	2300      	movs	r3, #0
{
 8001790:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 8001792:	2a00      	cmp	r2, #0
 8001794:	d07a      	beq.n	800188c <HAL_GPIO_Init+0x110>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001796:	2201      	movs	r2, #1
 8001798:	4692      	mov	sl, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	4a69      	ldr	r2, [pc, #420]	; (8001940 <HAL_GPIO_Init+0x1c4>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800179c:	46c8      	mov	r8, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179e:	4693      	mov	fp, r2
        temp = EXTI->IMR;
 80017a0:	4f68      	ldr	r7, [pc, #416]	; (8001944 <HAL_GPIO_Init+0x1c8>)
 80017a2:	9101      	str	r1, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017a4:	4652      	mov	r2, sl
 80017a6:	4644      	mov	r4, r8
 80017a8:	409a      	lsls	r2, r3
 80017aa:	4014      	ands	r4, r2
 80017ac:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 80017ae:	4644      	mov	r4, r8
 80017b0:	4214      	tst	r4, r2
 80017b2:	d067      	beq.n	8001884 <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017b4:	9901      	ldr	r1, [sp, #4]
 80017b6:	6849      	ldr	r1, [r1, #4]
 80017b8:	000e      	movs	r6, r1
 80017ba:	4689      	mov	r9, r1
 80017bc:	2110      	movs	r1, #16
 80017be:	438e      	bics	r6, r1
 80017c0:	1e74      	subs	r4, r6, #1
 80017c2:	2c01      	cmp	r4, #1
 80017c4:	d969      	bls.n	800189a <HAL_GPIO_Init+0x11e>
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017c6:	2503      	movs	r5, #3
 80017c8:	005c      	lsls	r4, r3, #1
 80017ca:	40a5      	lsls	r5, r4
      temp = GPIOx->PUPDR;
 80017cc:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017ce:	43e9      	mvns	r1, r5
 80017d0:	43aa      	bics	r2, r5
 80017d2:	0015      	movs	r5, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d4:	9a01      	ldr	r2, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017d6:	9103      	str	r1, [sp, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d8:	6892      	ldr	r2, [r2, #8]
 80017da:	40a2      	lsls	r2, r4
 80017dc:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 80017de:	60c2      	str	r2, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017e0:	4649      	mov	r1, r9
 80017e2:	2603      	movs	r6, #3
      temp = GPIOx->MODER;
 80017e4:	6802      	ldr	r2, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017e6:	400e      	ands	r6, r1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017e8:	9d03      	ldr	r5, [sp, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ea:	40a6      	lsls	r6, r4
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ec:	2180      	movs	r1, #128	; 0x80
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017ee:	4015      	ands	r5, r2
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017f0:	464a      	mov	r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017f2:	432e      	orrs	r6, r5
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017f4:	0549      	lsls	r1, r1, #21
      GPIOx->MODER = temp;
 80017f6:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017f8:	420a      	tst	r2, r1
 80017fa:	d043      	beq.n	8001884 <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fc:	465a      	mov	r2, fp
 80017fe:	4651      	mov	r1, sl
 8001800:	6b52      	ldr	r2, [r2, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001802:	2503      	movs	r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001804:	430a      	orrs	r2, r1
 8001806:	4659      	mov	r1, fp
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001808:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	634a      	str	r2, [r1, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 800180c:	494e      	ldr	r1, [pc, #312]	; (8001948 <HAL_GPIO_Init+0x1cc>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800180e:	401d      	ands	r5, r3
 8001810:	468c      	mov	ip, r1
 8001812:	00ad      	lsls	r5, r5, #2
 8001814:	40ae      	lsls	r6, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001816:	21a0      	movs	r1, #160	; 0xa0
        temp = SYSCFG->EXTICR[position >> 2U];
 8001818:	089a      	lsrs	r2, r3, #2
 800181a:	0092      	lsls	r2, r2, #2
 800181c:	4462      	add	r2, ip
 800181e:	6894      	ldr	r4, [r2, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001820:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001822:	43b4      	bics	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001824:	4288      	cmp	r0, r1
 8001826:	d012      	beq.n	800184e <HAL_GPIO_Init+0xd2>
 8001828:	4e48      	ldr	r6, [pc, #288]	; (800194c <HAL_GPIO_Init+0x1d0>)
 800182a:	42b0      	cmp	r0, r6
 800182c:	d100      	bne.n	8001830 <HAL_GPIO_Init+0xb4>
 800182e:	e07b      	b.n	8001928 <HAL_GPIO_Init+0x1ac>
 8001830:	4e47      	ldr	r6, [pc, #284]	; (8001950 <HAL_GPIO_Init+0x1d4>)
 8001832:	42b0      	cmp	r0, r6
 8001834:	d100      	bne.n	8001838 <HAL_GPIO_Init+0xbc>
 8001836:	e07b      	b.n	8001930 <HAL_GPIO_Init+0x1b4>
 8001838:	4e46      	ldr	r6, [pc, #280]	; (8001954 <HAL_GPIO_Init+0x1d8>)
 800183a:	42b0      	cmp	r0, r6
 800183c:	d100      	bne.n	8001840 <HAL_GPIO_Init+0xc4>
 800183e:	e06f      	b.n	8001920 <HAL_GPIO_Init+0x1a4>
 8001840:	4e45      	ldr	r6, [pc, #276]	; (8001958 <HAL_GPIO_Init+0x1dc>)
 8001842:	42b0      	cmp	r0, r6
 8001844:	d100      	bne.n	8001848 <HAL_GPIO_Init+0xcc>
 8001846:	e077      	b.n	8001938 <HAL_GPIO_Init+0x1bc>
 8001848:	2606      	movs	r6, #6
 800184a:	40ae      	lsls	r6, r5
 800184c:	4334      	orrs	r4, r6
        temp &= ~((uint32_t)iocurrent);
 800184e:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001850:	6094      	str	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001852:	43cd      	mvns	r5, r1
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001854:	4649      	mov	r1, r9
        temp = EXTI->IMR;
 8001856:	683a      	ldr	r2, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001858:	03c9      	lsls	r1, r1, #15
 800185a:	d45e      	bmi.n	800191a <HAL_GPIO_Init+0x19e>
        temp &= ~((uint32_t)iocurrent);
 800185c:	402a      	ands	r2, r5
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800185e:	4649      	mov	r1, r9
        EXTI->IMR = temp;
 8001860:	603a      	str	r2, [r7, #0]
        temp = EXTI->EMR;
 8001862:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001864:	0389      	lsls	r1, r1, #14
 8001866:	d455      	bmi.n	8001914 <HAL_GPIO_Init+0x198>
        temp &= ~((uint32_t)iocurrent);
 8001868:	402a      	ands	r2, r5
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800186a:	607a      	str	r2, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800186c:	464a      	mov	r2, r9
        temp = EXTI->RTSR;
 800186e:	68bc      	ldr	r4, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001870:	02d2      	lsls	r2, r2, #11
 8001872:	d44c      	bmi.n	800190e <HAL_GPIO_Init+0x192>
        temp &= ~((uint32_t)iocurrent);
 8001874:	402c      	ands	r4, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001876:	4649      	mov	r1, r9
        EXTI->RTSR = temp;
 8001878:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 800187a:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800187c:	0289      	lsls	r1, r1, #10
 800187e:	d441      	bmi.n	8001904 <HAL_GPIO_Init+0x188>
        temp &= ~((uint32_t)iocurrent);
 8001880:	402a      	ands	r2, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8001882:	60fa      	str	r2, [r7, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001884:	4642      	mov	r2, r8
      }
    }
    position++;
 8001886:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8001888:	40da      	lsrs	r2, r3
 800188a:	d18b      	bne.n	80017a4 <HAL_GPIO_Init+0x28>
  }
}
 800188c:	b005      	add	sp, #20
 800188e:	bcf0      	pop	{r4, r5, r6, r7}
 8001890:	46bb      	mov	fp, r7
 8001892:	46b2      	mov	sl, r6
 8001894:	46a9      	mov	r9, r5
 8001896:	46a0      	mov	r8, r4
 8001898:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800189a:	2103      	movs	r1, #3
 800189c:	005c      	lsls	r4, r3, #1
 800189e:	40a1      	lsls	r1, r4
 80018a0:	468c      	mov	ip, r1
 80018a2:	43c9      	mvns	r1, r1
 80018a4:	9103      	str	r1, [sp, #12]
 80018a6:	4661      	mov	r1, ip
        temp = GPIOx->OSPEEDR;
 80018a8:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80018aa:	438d      	bics	r5, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ac:	9901      	ldr	r1, [sp, #4]
 80018ae:	68c9      	ldr	r1, [r1, #12]
 80018b0:	40a1      	lsls	r1, r4
 80018b2:	430d      	orrs	r5, r1
        GPIOx->OSPEEDR = temp;
 80018b4:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80018b6:	6845      	ldr	r5, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018b8:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018ba:	4395      	bics	r5, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018bc:	464a      	mov	r2, r9
 80018be:	0912      	lsrs	r2, r2, #4
 80018c0:	400a      	ands	r2, r1
 80018c2:	409a      	lsls	r2, r3
 80018c4:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 80018c6:	6042      	str	r2, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018c8:	4662      	mov	r2, ip
      temp = GPIOx->PUPDR;
 80018ca:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018cc:	9901      	ldr	r1, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018ce:	4395      	bics	r5, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018d0:	688a      	ldr	r2, [r1, #8]
 80018d2:	40a2      	lsls	r2, r4
 80018d4:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 80018d6:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d8:	2e02      	cmp	r6, #2
 80018da:	d000      	beq.n	80018de <HAL_GPIO_Init+0x162>
 80018dc:	e780      	b.n	80017e0 <HAL_GPIO_Init+0x64>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018de:	2507      	movs	r5, #7
 80018e0:	401d      	ands	r5, r3
 80018e2:	00ad      	lsls	r5, r5, #2
 80018e4:	360d      	adds	r6, #13
 80018e6:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 80018e8:	08da      	lsrs	r2, r3, #3
 80018ea:	0092      	lsls	r2, r2, #2
 80018ec:	1882      	adds	r2, r0, r2
 80018ee:	6a11      	ldr	r1, [r2, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018f0:	43b1      	bics	r1, r6
 80018f2:	468c      	mov	ip, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018f4:	9901      	ldr	r1, [sp, #4]
 80018f6:	6909      	ldr	r1, [r1, #16]
 80018f8:	40a9      	lsls	r1, r5
 80018fa:	000d      	movs	r5, r1
 80018fc:	4661      	mov	r1, ip
 80018fe:	430d      	orrs	r5, r1
        GPIOx->AFR[position >> 3U] = temp;
 8001900:	6215      	str	r5, [r2, #32]
 8001902:	e76d      	b.n	80017e0 <HAL_GPIO_Init+0x64>
          temp |= iocurrent;
 8001904:	9902      	ldr	r1, [sp, #8]
 8001906:	4311      	orrs	r1, r2
 8001908:	000a      	movs	r2, r1
        EXTI->FTSR = temp;
 800190a:	60fa      	str	r2, [r7, #12]
 800190c:	e7ba      	b.n	8001884 <HAL_GPIO_Init+0x108>
          temp |= iocurrent;
 800190e:	9a02      	ldr	r2, [sp, #8]
 8001910:	4314      	orrs	r4, r2
 8001912:	e7b0      	b.n	8001876 <HAL_GPIO_Init+0xfa>
          temp |= iocurrent;
 8001914:	9902      	ldr	r1, [sp, #8]
 8001916:	430a      	orrs	r2, r1
 8001918:	e7a7      	b.n	800186a <HAL_GPIO_Init+0xee>
          temp |= iocurrent;
 800191a:	9902      	ldr	r1, [sp, #8]
 800191c:	430a      	orrs	r2, r1
 800191e:	e79e      	b.n	800185e <HAL_GPIO_Init+0xe2>
 8001920:	2103      	movs	r1, #3
 8001922:	40a9      	lsls	r1, r5
 8001924:	430c      	orrs	r4, r1
 8001926:	e792      	b.n	800184e <HAL_GPIO_Init+0xd2>
 8001928:	4651      	mov	r1, sl
 800192a:	40a9      	lsls	r1, r5
 800192c:	430c      	orrs	r4, r1
 800192e:	e78e      	b.n	800184e <HAL_GPIO_Init+0xd2>
 8001930:	2602      	movs	r6, #2
 8001932:	40ae      	lsls	r6, r5
 8001934:	4334      	orrs	r4, r6
 8001936:	e78a      	b.n	800184e <HAL_GPIO_Init+0xd2>
 8001938:	2605      	movs	r6, #5
 800193a:	40ae      	lsls	r6, r5
 800193c:	4334      	orrs	r4, r6
 800193e:	e786      	b.n	800184e <HAL_GPIO_Init+0xd2>
 8001940:	40021000 	.word	0x40021000
 8001944:	40010400 	.word	0x40010400
 8001948:	40010000 	.word	0x40010000
 800194c:	50000400 	.word	0x50000400
 8001950:	50000800 	.word	0x50000800
 8001954:	50000c00 	.word	0x50000c00
 8001958:	50001c00 	.word	0x50001c00

0800195c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800195c:	2a00      	cmp	r2, #0
 800195e:	d001      	beq.n	8001964 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001960:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001962:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8001964:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001966:	e7fc      	b.n	8001962 <HAL_GPIO_WritePin+0x6>

08001968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001968:	b510      	push	{r4, lr}
 800196a:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800196c:	d04d      	beq.n	8001a0a <HAL_I2C_Init+0xa2>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800196e:	2341      	movs	r3, #65	; 0x41
 8001970:	5cc3      	ldrb	r3, [r0, r3]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d043      	beq.n	8001a00 <HAL_I2C_Init+0x98>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001978:	2341      	movs	r3, #65	; 0x41
 800197a:	2224      	movs	r2, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800197c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800197e:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8001980:	6823      	ldr	r3, [r4, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	438a      	bics	r2, r1
 8001986:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001988:	6861      	ldr	r1, [r4, #4]
 800198a:	4a21      	ldr	r2, [pc, #132]	; (8001a10 <HAL_I2C_Init+0xa8>)
 800198c:	400a      	ands	r2, r1
 800198e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	4920      	ldr	r1, [pc, #128]	; (8001a14 <HAL_I2C_Init+0xac>)
 8001994:	400a      	ands	r2, r1
 8001996:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001998:	68e2      	ldr	r2, [r4, #12]
 800199a:	2a01      	cmp	r2, #1
 800199c:	d02a      	beq.n	80019f4 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800199e:	2184      	movs	r1, #132	; 0x84
 80019a0:	68a0      	ldr	r0, [r4, #8]
 80019a2:	0209      	lsls	r1, r1, #8
 80019a4:	4301      	orrs	r1, r0
 80019a6:	6099      	str	r1, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019a8:	2a02      	cmp	r2, #2
 80019aa:	d102      	bne.n	80019b2 <HAL_I2C_Init+0x4a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80019ac:	2280      	movs	r2, #128	; 0x80
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019b2:	6859      	ldr	r1, [r3, #4]
 80019b4:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <HAL_I2C_Init+0xb0>)
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80019b6:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019b8:	430a      	orrs	r2, r1
 80019ba:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	4915      	ldr	r1, [pc, #84]	; (8001a14 <HAL_I2C_Init+0xac>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80019c4:	6961      	ldr	r1, [r4, #20]
 80019c6:	6922      	ldr	r2, [r4, #16]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	69a1      	ldr	r1, [r4, #24]
 80019cc:	0209      	lsls	r1, r1, #8
 80019ce:	430a      	orrs	r2, r1
 80019d0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019d2:	6a21      	ldr	r1, [r4, #32]
 80019d4:	69e2      	ldr	r2, [r4, #28]
 80019d6:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 80019d8:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019da:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e2:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80019e4:	2241      	movs	r2, #65	; 0x41
 80019e6:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e8:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80019ea:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ec:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 80019ee:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019f0:	54a3      	strb	r3, [r4, r2]
}
 80019f2:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019f4:	2280      	movs	r2, #128	; 0x80
 80019f6:	68a1      	ldr	r1, [r4, #8]
 80019f8:	0212      	lsls	r2, r2, #8
 80019fa:	430a      	orrs	r2, r1
 80019fc:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019fe:	e7d8      	b.n	80019b2 <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 8001a00:	3340      	adds	r3, #64	; 0x40
 8001a02:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8001a04:	f7fe fe52 	bl	80006ac <HAL_I2C_MspInit>
 8001a08:	e7b6      	b.n	8001978 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	e7f1      	b.n	80019f2 <HAL_I2C_Init+0x8a>
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	f0ffffff 	.word	0xf0ffffff
 8001a14:	ffff7fff 	.word	0xffff7fff
 8001a18:	02008000 	.word	0x02008000

08001a1c <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8001a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a1e:	2441      	movs	r4, #65	; 0x41
 8001a20:	5d03      	ldrb	r3, [r0, r4]
 8001a22:	b2de      	uxtb	r6, r3
 8001a24:	2b20      	cmp	r3, #32
 8001a26:	d11d      	bne.n	8001a64 <HAL_I2C_Slave_Receive_IT+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a28:	2540      	movs	r5, #64	; 0x40
 8001a2a:	5d43      	ldrb	r3, [r0, r5]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d019      	beq.n	8001a64 <HAL_I2C_Slave_Receive_IT+0x48>

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001a30:	2322      	movs	r3, #34	; 0x22
 8001a32:	5503      	strb	r3, [r0, r4]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8001a34:	3320      	adds	r3, #32
 8001a36:	54c6      	strb	r6, [r0, r3]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a38:	2600      	movs	r6, #0

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8001a3a:	6804      	ldr	r4, [r0, #0]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a3c:	6446      	str	r6, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8001a3e:	6863      	ldr	r3, [r4, #4]
 8001a40:	4f09      	ldr	r7, [pc, #36]	; (8001a68 <HAL_I2C_Slave_Receive_IT+0x4c>)
 8001a42:	403b      	ands	r3, r7
 8001a44:	6063      	str	r3, [r4, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001a46:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a48:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001a4a:	22fc      	movs	r2, #252	; 0xfc
    hi2c->XferSize    = hi2c->XferCount;
 8001a4c:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <HAL_I2C_Slave_Receive_IT+0x50>)
    hi2c->pBuffPtr    = pData;
 8001a50:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a52:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <HAL_I2C_Slave_Receive_IT+0x54>)
 8001a56:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8001a58:	5546      	strb	r6, [r0, r5]
    return HAL_OK;
 8001a5a:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001a5c:	6823      	ldr	r3, [r4, #0]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	6023      	str	r3, [r4, #0]
}
 8001a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8001a64:	2002      	movs	r0, #2
 8001a66:	e7fc      	b.n	8001a62 <HAL_I2C_Slave_Receive_IT+0x46>
 8001a68:	ffff7fff 	.word	0xffff7fff
 8001a6c:	ffff0000 	.word	0xffff0000
 8001a70:	08001ef1 	.word	0x08001ef1

08001a74 <HAL_I2C_SlaveTxCpltCallback>:
 8001a74:	4770      	bx	lr
 8001a76:	46c0      	nop			; (mov r8, r8)

08001a78 <HAL_I2C_SlaveRxCpltCallback>:
 8001a78:	4770      	bx	lr
 8001a7a:	46c0      	nop			; (mov r8, r8)

08001a7c <I2C_ITSlaveSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a7c:	2142      	movs	r1, #66	; 0x42
{
 8001a7e:	b510      	push	{r4, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a80:	2400      	movs	r4, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001a82:	6803      	ldr	r3, [r0, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a86:	5444      	strb	r4, [r0, r1]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001a88:	3941      	subs	r1, #65	; 0x41
 8001a8a:	0454      	lsls	r4, r2, #17
 8001a8c:	d50b      	bpl.n	8001aa6 <I2C_ITSlaveSeqCplt+0x2a>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4920      	ldr	r1, [pc, #128]	; (8001b14 <I2C_ITSlaveSeqCplt+0x98>)
 8001a92:	400a      	ands	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001a96:	2241      	movs	r2, #65	; 0x41
 8001a98:	5c81      	ldrb	r1, [r0, r2]
 8001a9a:	2929      	cmp	r1, #41	; 0x29
 8001a9c:	d00e      	beq.n	8001abc <I2C_ITSlaveSeqCplt+0x40>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001a9e:	5c81      	ldrb	r1, [r0, r2]
 8001aa0:	292a      	cmp	r1, #42	; 0x2a
 8001aa2:	d021      	beq.n	8001ae8 <I2C_ITSlaveSeqCplt+0x6c>
}
 8001aa4:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001aa6:	0bd2      	lsrs	r2, r2, #15
 8001aa8:	4211      	tst	r1, r2
 8001aaa:	d0f4      	beq.n	8001a96 <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	491a      	ldr	r1, [pc, #104]	; (8001b18 <I2C_ITSlaveSeqCplt+0x9c>)
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001ab4:	2241      	movs	r2, #65	; 0x41
 8001ab6:	5c81      	ldrb	r1, [r0, r2]
 8001ab8:	2929      	cmp	r1, #41	; 0x29
 8001aba:	d1f0      	bne.n	8001a9e <I2C_ITSlaveSeqCplt+0x22>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001abc:	2421      	movs	r4, #33	; 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001abe:	3901      	subs	r1, #1
 8001ac0:	5481      	strb	r1, [r0, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001ac2:	6304      	str	r4, [r0, #48]	; 0x30
  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ac4:	5c82      	ldrb	r2, [r0, r2]
 8001ac6:	4011      	ands	r1, r2
 8001ac8:	3928      	subs	r1, #40	; 0x28
 8001aca:	424a      	negs	r2, r1
 8001acc:	4151      	adcs	r1, r2
 8001ace:	22b0      	movs	r2, #176	; 0xb0
 8001ad0:	4249      	negs	r1, r1
 8001ad2:	4011      	ands	r1, r2
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001ad4:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ad6:	39f3      	subs	r1, #243	; 0xf3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001ad8:	4011      	ands	r1, r2
 8001ada:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2340      	movs	r3, #64	; 0x40
 8001ae0:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001ae2:	f7ff ffc7 	bl	8001a74 <HAL_I2C_SlaveTxCpltCallback>
 8001ae6:	e7dd      	b.n	8001aa4 <I2C_ITSlaveSeqCplt+0x28>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001ae8:	2422      	movs	r4, #34	; 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001aea:	3902      	subs	r1, #2
 8001aec:	5481      	strb	r1, [r0, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001aee:	6304      	str	r4, [r0, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001af0:	5c82      	ldrb	r2, [r0, r2]
 8001af2:	4011      	ands	r1, r2
 8001af4:	3928      	subs	r1, #40	; 0x28
 8001af6:	424a      	negs	r2, r1
 8001af8:	4151      	adcs	r1, r2
 8001afa:	22b0      	movs	r2, #176	; 0xb0
 8001afc:	4249      	negs	r1, r1
 8001afe:	4011      	ands	r1, r2
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001b00:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001b02:	39f5      	subs	r1, #245	; 0xf5
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001b04:	4011      	ands	r1, r2
 8001b06:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2340      	movs	r3, #64	; 0x40
 8001b0c:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001b0e:	f7ff ffb3 	bl	8001a78 <HAL_I2C_SlaveRxCpltCallback>
}
 8001b12:	e7c7      	b.n	8001aa4 <I2C_ITSlaveSeqCplt+0x28>
 8001b14:	ffffbfff 	.word	0xffffbfff
 8001b18:	ffff7fff 	.word	0xffff7fff

08001b1c <HAL_I2C_AddrCallback>:
}
 8001b1c:	4770      	bx	lr
 8001b1e:	46c0      	nop			; (mov r8, r8)

08001b20 <I2C_ITAddrCplt.isra.0.part.0>:
    transferdirection = I2C_GET_DIR(hi2c);
 8001b20:	6803      	ldr	r3, [r0, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8001b22:	b5f0      	push	{r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 8001b24:	6999      	ldr	r1, [r3, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001b26:	699c      	ldr	r4, [r3, #24]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8001b28:	46c6      	mov	lr, r8
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001b2a:	0c24      	lsrs	r4, r4, #16
 8001b2c:	0022      	movs	r2, r4
 8001b2e:	25fe      	movs	r5, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b30:	68c6      	ldr	r6, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8001b32:	03c9      	lsls	r1, r1, #15
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001b34:	689c      	ldr	r4, [r3, #8]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8001b36:	b500      	push	{lr}
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001b38:	68df      	ldr	r7, [r3, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8001b3a:	0fc9      	lsrs	r1, r1, #31
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001b3c:	402a      	ands	r2, r5
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b3e:	2e02      	cmp	r6, #2
 8001b40:	d113      	bne.n	8001b6a <I2C_ITAddrCplt.isra.0.part.0+0x4a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001b42:	05a4      	lsls	r4, r4, #22
 8001b44:	0da6      	lsrs	r6, r4, #22
 8001b46:	46b4      	mov	ip, r6
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8001b48:	2606      	movs	r6, #6
 8001b4a:	0f64      	lsrs	r4, r4, #29
 8001b4c:	4054      	eors	r4, r2
 8001b4e:	0032      	movs	r2, r6
 8001b50:	4022      	ands	r2, r4
 8001b52:	4690      	mov	r8, r2
 8001b54:	4226      	tst	r6, r4
 8001b56:	d112      	bne.n	8001b7e <I2C_ITAddrCplt.isra.0.part.0+0x5e>
        hi2c->AddrEventCount++;
 8001b58:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8001b5a:	3401      	adds	r4, #1
 8001b5c:	6484      	str	r4, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8001b5e:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001b60:	2a02      	cmp	r2, #2
 8001b62:	d018      	beq.n	8001b96 <I2C_ITAddrCplt.isra.0.part.0+0x76>
}
 8001b64:	bc80      	pop	{r7}
 8001b66:	46b8      	mov	r8, r7
 8001b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001b6a:	25b8      	movs	r5, #184	; 0xb8
 8001b6c:	681c      	ldr	r4, [r3, #0]
 8001b6e:	43ac      	bics	r4, r5
 8001b70:	601c      	str	r4, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8001b72:	2340      	movs	r3, #64	; 0x40
 8001b74:	2400      	movs	r4, #0
 8001b76:	54c4      	strb	r4, [r0, r3]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001b78:	f7ff ffd0 	bl	8001b1c <HAL_I2C_AddrCallback>
}
 8001b7c:	e7f2      	b.n	8001b64 <I2C_ITAddrCplt.isra.0.part.0+0x44>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001b7e:	24b8      	movs	r4, #184	; 0xb8
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	43a2      	bics	r2, r4
 8001b84:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8001b86:	2340      	movs	r3, #64	; 0x40
 8001b88:	2200      	movs	r2, #0
 8001b8a:	54c2      	strb	r2, [r0, r3]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001b8c:	002a      	movs	r2, r5
 8001b8e:	403a      	ands	r2, r7
 8001b90:	f7ff ffc4 	bl	8001b1c <HAL_I2C_AddrCallback>
 8001b94:	e7e6      	b.n	8001b64 <I2C_ITAddrCplt.isra.0.part.0+0x44>
          hi2c->AddrEventCount = 0U;
 8001b96:	4642      	mov	r2, r8
 8001b98:	6482      	str	r2, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	61da      	str	r2, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8001b9e:	4642      	mov	r2, r8
 8001ba0:	2340      	movs	r3, #64	; 0x40
 8001ba2:	54c2      	strb	r2, [r0, r3]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001ba4:	4662      	mov	r2, ip
 8001ba6:	f7ff ffb9 	bl	8001b1c <HAL_I2C_AddrCallback>
 8001baa:	e7db      	b.n	8001b64 <I2C_ITAddrCplt.isra.0.part.0+0x44>

08001bac <HAL_I2C_ListenCpltCallback>:
 8001bac:	4770      	bx	lr
 8001bae:	46c0      	nop			; (mov r8, r8)

08001bb0 <HAL_I2C_ErrorCallback>:
 8001bb0:	4770      	bx	lr
 8001bb2:	46c0      	nop			; (mov r8, r8)

08001bb4 <HAL_I2C_AbortCpltCallback>:
 8001bb4:	4770      	bx	lr
 8001bb6:	46c0      	nop			; (mov r8, r8)

08001bb8 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001bb8:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8001bba:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8001bbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8001bc6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001bcc:	2200      	movs	r2, #0
 8001bce:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001bd0:	2341      	movs	r3, #65	; 0x41
 8001bd2:	5cc2      	ldrb	r2, [r0, r3]
 8001bd4:	2a60      	cmp	r2, #96	; 0x60
 8001bd6:	d006      	beq.n	8001be6 <I2C_DMAAbort+0x2e>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bd8:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8001bda:	2240      	movs	r2, #64	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bdc:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001bde:	5483      	strb	r3, [r0, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8001be0:	f7ff ffe6 	bl	8001bb0 <HAL_I2C_ErrorCallback>
}
 8001be4:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8001be6:	3a40      	subs	r2, #64	; 0x40
 8001be8:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bea:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8001bec:	3220      	adds	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bee:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001bf0:	5483      	strb	r3, [r0, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 8001bf2:	f7ff ffdf 	bl	8001bb4 <HAL_I2C_AbortCpltCallback>
}
 8001bf6:	e7f5      	b.n	8001be4 <I2C_DMAAbort+0x2c>

08001bf8 <I2C_ITError>:
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001bf8:	2241      	movs	r2, #65	; 0x41
{
 8001bfa:	b570      	push	{r4, r5, r6, lr}
 8001bfc:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001bfe:	5c83      	ldrb	r3, [r0, r2]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001c00:	2500      	movs	r5, #0
 8001c02:	2042      	movs	r0, #66	; 0x42
 8001c04:	5425      	strb	r5, [r4, r0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001c06:	4845      	ldr	r0, [pc, #276]	; (8001d1c <I2C_ITError+0x124>)
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001c08:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001c0a:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001c0c:	8565      	strh	r5, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8001c0e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001c10:	4308      	orrs	r0, r1
 8001c12:	6460      	str	r0, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d834      	bhi.n	8001c82 <I2C_ITError+0x8a>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c18:	2028      	movs	r0, #40	; 0x28
 8001c1a:	5ca3      	ldrb	r3, [r4, r2]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c1c:	5ca2      	ldrb	r2, [r4, r2]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c1e:	4003      	ands	r3, r0
 8001c20:	3b28      	subs	r3, #40	; 0x28
 8001c22:	4259      	negs	r1, r3
 8001c24:	414b      	adcs	r3, r1
 8001c26:	21b0      	movs	r1, #176	; 0xb0
 8001c28:	425b      	negs	r3, r3
 8001c2a:	400b      	ands	r3, r1
 8001c2c:	3bf7      	subs	r3, #247	; 0xf7
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c2e:	4010      	ands	r0, r2
 8001c30:	2828      	cmp	r0, #40	; 0x28
 8001c32:	d001      	beq.n	8001c38 <I2C_ITError+0x40>
 8001c34:	23f7      	movs	r3, #247	; 0xf7
 8001c36:	425b      	negs	r3, r3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001c38:	6821      	ldr	r1, [r4, #0]
 8001c3a:	680a      	ldr	r2, [r1, #0]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	600b      	str	r3, [r1, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001c40:	2228      	movs	r2, #40	; 0x28
 8001c42:	2341      	movs	r3, #65	; 0x41
 8001c44:	54e2      	strb	r2, [r4, r3]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001c46:	4b36      	ldr	r3, [pc, #216]	; (8001d20 <I2C_ITError+0x128>)
 8001c48:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001c4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  tmppreviousstate = hi2c->PreviousState;
 8001c4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001c4e:	2800      	cmp	r0, #0
 8001c50:	d004      	beq.n	8001c5c <I2C_ITError+0x64>
 8001c52:	001a      	movs	r2, r3
 8001c54:	2510      	movs	r5, #16
 8001c56:	3a11      	subs	r2, #17
 8001c58:	43aa      	bics	r2, r5
 8001c5a:	d021      	beq.n	8001ca0 <I2C_ITError+0xa8>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001c5c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001c5e:	2800      	cmp	r0, #0
 8001c60:	d003      	beq.n	8001c6a <I2C_ITError+0x72>
 8001c62:	2210      	movs	r2, #16
 8001c64:	3b12      	subs	r3, #18
 8001c66:	4393      	bics	r3, r2
 8001c68:	d02f      	beq.n	8001cca <I2C_ITError+0xd2>
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001c6a:	2341      	movs	r3, #65	; 0x41
 8001c6c:	5ce2      	ldrb	r2, [r4, r3]
 8001c6e:	2a60      	cmp	r2, #96	; 0x60
 8001c70:	d049      	beq.n	8001d06 <I2C_ITError+0x10e>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001c72:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8001c74:	2240      	movs	r2, #64	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001c76:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ErrorCallback(hi2c);
 8001c78:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8001c7a:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8001c7c:	f7ff ff98 	bl	8001bb0 <HAL_I2C_ErrorCallback>
}
 8001c80:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001c82:	20fe      	movs	r0, #254	; 0xfe
 8001c84:	6821      	ldr	r1, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c86:	5ca3      	ldrb	r3, [r4, r2]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c88:	5ca3      	ldrb	r3, [r4, r2]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001c8a:	680b      	ldr	r3, [r1, #0]
 8001c8c:	4383      	bics	r3, r0
 8001c8e:	600b      	str	r3, [r1, #0]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001c90:	5ca3      	ldrb	r3, [r4, r2]
 8001c92:	2b60      	cmp	r3, #96	; 0x60
 8001c94:	d001      	beq.n	8001c9a <I2C_ITError+0xa2>
      hi2c->State         = HAL_I2C_STATE_READY;
 8001c96:	2320      	movs	r3, #32
 8001c98:	54a3      	strb	r3, [r4, r2]
    hi2c->XferISR       = NULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	6363      	str	r3, [r4, #52]	; 0x34
 8001c9e:	e7d4      	b.n	8001c4a <I2C_ITError+0x52>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001ca0:	680b      	ldr	r3, [r1, #0]
 8001ca2:	045b      	lsls	r3, r3, #17
 8001ca4:	d42a      	bmi.n	8001cfc <I2C_ITError+0x104>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001ca6:	f7ff fa7f 	bl	80011a8 <HAL_DMA_GetState>
 8001caa:	2801      	cmp	r0, #1
 8001cac:	d0dd      	beq.n	8001c6a <I2C_ITError+0x72>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001cae:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001cb0:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <I2C_ITError+0x12c>)
      __HAL_UNLOCK(hi2c);
 8001cb2:	2200      	movs	r2, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001cb4:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8001cb6:	2340      	movs	r3, #64	; 0x40
 8001cb8:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001cba:	f7ff fa4f 	bl	800115c <HAL_DMA_Abort_IT>
 8001cbe:	2800      	cmp	r0, #0
 8001cc0:	d0de      	beq.n	8001c80 <I2C_ITError+0x88>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001cc2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001cc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001cc6:	4798      	blx	r3
 8001cc8:	e7da      	b.n	8001c80 <I2C_ITError+0x88>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001cca:	680b      	ldr	r3, [r1, #0]
 8001ccc:	041b      	lsls	r3, r3, #16
 8001cce:	d503      	bpl.n	8001cd8 <I2C_ITError+0xe0>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001cd0:	680b      	ldr	r3, [r1, #0]
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <I2C_ITError+0x130>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	600b      	str	r3, [r1, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001cd8:	f7ff fa66 	bl	80011a8 <HAL_DMA_GetState>
 8001cdc:	2801      	cmp	r0, #1
 8001cde:	d0c4      	beq.n	8001c6a <I2C_ITError+0x72>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001ce0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001ce2:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <I2C_ITError+0x12c>)
      __HAL_UNLOCK(hi2c);
 8001ce4:	2200      	movs	r2, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001ce6:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8001ce8:	2340      	movs	r3, #64	; 0x40
 8001cea:	54e2      	strb	r2, [r4, r3]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001cec:	f7ff fa36 	bl	800115c <HAL_DMA_Abort_IT>
 8001cf0:	2800      	cmp	r0, #0
 8001cf2:	d0c5      	beq.n	8001c80 <I2C_ITError+0x88>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001cf4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001cf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001cf8:	4798      	blx	r3
 8001cfa:	e7c1      	b.n	8001c80 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001cfc:	680b      	ldr	r3, [r1, #0]
 8001cfe:	4a0b      	ldr	r2, [pc, #44]	; (8001d2c <I2C_ITError+0x134>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]
 8001d04:	e7cf      	b.n	8001ca6 <I2C_ITError+0xae>
    hi2c->State = HAL_I2C_STATE_READY;
 8001d06:	3a40      	subs	r2, #64	; 0x40
 8001d08:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001d0a:	2300      	movs	r3, #0
    __HAL_UNLOCK(hi2c);
 8001d0c:	3220      	adds	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001d0e:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 8001d10:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8001d12:	54a3      	strb	r3, [r4, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 8001d14:	f7ff ff4e 	bl	8001bb4 <HAL_I2C_AbortCpltCallback>
}
 8001d18:	e7b2      	b.n	8001c80 <I2C_ITError+0x88>
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	ffff0000 	.word	0xffff0000
 8001d20:	08001ef1 	.word	0x08001ef1
 8001d24:	08001bb9 	.word	0x08001bb9
 8001d28:	ffff7fff 	.word	0xffff7fff
 8001d2c:	ffffbfff 	.word	0xffffbfff

08001d30 <I2C_ITSlaveCplt>:
{
 8001d30:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001d32:	6803      	ldr	r3, [r0, #0]
{
 8001d34:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001d36:	2041      	movs	r0, #65	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d38:	2620      	movs	r6, #32
{
 8001d3a:	46c6      	mov	lr, r8
 8001d3c:	000d      	movs	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001d3e:	6819      	ldr	r1, [r3, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001d40:	5c22      	ldrb	r2, [r4, r0]
{
 8001d42:	b500      	push	{lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d44:	61de      	str	r6, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001d46:	3e18      	subs	r6, #24
 8001d48:	43b2      	bics	r2, r6
 8001d4a:	2a21      	cmp	r2, #33	; 0x21
 8001d4c:	d057      	beq.n	8001dfe <I2C_ITSlaveCplt+0xce>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001d4e:	2a22      	cmp	r2, #34	; 0x22
 8001d50:	d100      	bne.n	8001d54 <I2C_ITSlaveCplt+0x24>
 8001d52:	e07d      	b.n	8001e50 <I2C_ITSlaveCplt+0x120>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001d54:	2280      	movs	r2, #128	; 0x80
 8001d56:	6858      	ldr	r0, [r3, #4]
 8001d58:	0212      	lsls	r2, r2, #8
 8001d5a:	4302      	orrs	r2, r0
 8001d5c:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	485f      	ldr	r0, [pc, #380]	; (8001ee0 <I2C_ITSlaveCplt+0x1b0>)
 8001d62:	4002      	ands	r2, r0
 8001d64:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d66:	699a      	ldr	r2, [r3, #24]
 8001d68:	0792      	lsls	r2, r2, #30
 8001d6a:	d501      	bpl.n	8001d70 <I2C_ITSlaveCplt+0x40>
    hi2c->Instance->TXDR = 0x00U;
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d70:	2201      	movs	r2, #1
 8001d72:	6998      	ldr	r0, [r3, #24]
 8001d74:	4202      	tst	r2, r0
 8001d76:	d102      	bne.n	8001d7e <I2C_ITSlaveCplt+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d78:	6998      	ldr	r0, [r3, #24]
 8001d7a:	4302      	orrs	r2, r0
 8001d7c:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	0448      	lsls	r0, r1, #17
 8001d82:	d543      	bpl.n	8001e0c <I2C_ITSlaveCplt+0xdc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4957      	ldr	r1, [pc, #348]	; (8001ee4 <I2C_ITSlaveCplt+0x1b4>)
 8001d88:	400a      	ands	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8001d8c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001d8e:	2a00      	cmp	r2, #0
 8001d90:	d003      	beq.n	8001d9a <I2C_ITSlaveCplt+0x6a>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	6852      	ldr	r2, [r2, #4]
 8001d96:	b292      	uxth	r2, r2
 8001d98:	8562      	strh	r2, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001d9a:	076a      	lsls	r2, r5, #29
 8001d9c:	d50a      	bpl.n	8001db4 <I2C_ITSlaveCplt+0x84>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001d9e:	2204      	movs	r2, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001da2:	4395      	bics	r5, r2
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001da4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001da6:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8001da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001daa:	3301      	adds	r3, #1
 8001dac:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8001dae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d146      	bne.n	8001e42 <I2C_ITSlaveCplt+0x112>
  if (hi2c->XferCount != 0U)
 8001db4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <I2C_ITSlaveCplt+0x92>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001dba:	2204      	movs	r2, #4
 8001dbc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc2:	2600      	movs	r6, #0
 8001dc4:	2742      	movs	r7, #66	; 0x42
 8001dc6:	55e6      	strb	r6, [r4, r7]
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001dc8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 8001dca:	6366      	str	r6, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001dcc:	4698      	mov	r8, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d145      	bne.n	8001e5e <I2C_ITSlaveCplt+0x12e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001dd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001dd4:	4d44      	ldr	r5, [pc, #272]	; (8001ee8 <I2C_ITSlaveCplt+0x1b8>)
 8001dd6:	42ab      	cmp	r3, r5
 8001dd8:	d123      	bne.n	8001e22 <I2C_ITSlaveCplt+0xf2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001dda:	2341      	movs	r3, #65	; 0x41
 8001ddc:	5ce2      	ldrb	r2, [r4, r3]
 8001dde:	2a22      	cmp	r2, #34	; 0x22
 8001de0:	d100      	bne.n	8001de4 <I2C_ITSlaveCplt+0xb4>
 8001de2:	e072      	b.n	8001eca <I2C_ITSlaveCplt+0x19a>
    hi2c->State = HAL_I2C_STATE_READY;
 8001de4:	2220      	movs	r2, #32
 8001de6:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001de8:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 8001dea:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 8001dec:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001dee:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001df0:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8001df2:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001df4:	f7ff fe3e 	bl	8001a74 <HAL_I2C_SlaveTxCpltCallback>
}
 8001df8:	bc80      	pop	{r7}
 8001dfa:	46b8      	mov	r8, r7
 8001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001dfe:	5c20      	ldrb	r0, [r4, r0]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e00:	6818      	ldr	r0, [r3, #0]
 8001e02:	36f2      	adds	r6, #242	; 0xf2
 8001e04:	43b0      	bics	r0, r6
 8001e06:	6018      	str	r0, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001e08:	6322      	str	r2, [r4, #48]	; 0x30
 8001e0a:	e7a3      	b.n	8001d54 <I2C_ITSlaveCplt+0x24>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001e0c:	0bc9      	lsrs	r1, r1, #15
 8001e0e:	420a      	tst	r2, r1
 8001e10:	d0c3      	beq.n	8001d9a <I2C_ITSlaveCplt+0x6a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4935      	ldr	r1, [pc, #212]	; (8001eec <I2C_ITSlaveCplt+0x1bc>)
 8001e16:	400a      	ands	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8001e1a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001e1c:	2a00      	cmp	r2, #0
 8001e1e:	d1b8      	bne.n	8001d92 <I2C_ITSlaveCplt+0x62>
 8001e20:	e7bb      	b.n	8001d9a <I2C_ITSlaveCplt+0x6a>
    I2C_ITSlaveSeqCplt(hi2c);
 8001e22:	0020      	movs	r0, r4
 8001e24:	f7ff fe2a 	bl	8001a7c <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8001e28:	2341      	movs	r3, #65	; 0x41
 8001e2a:	2220      	movs	r2, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e2c:	62e5      	str	r5, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001e30:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 8001e32:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 8001e34:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001e36:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8001e38:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8001e3a:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_ListenCpltCallback(hi2c);
 8001e3c:	f7ff feb6 	bl	8001bac <HAL_I2C_ListenCpltCallback>
 8001e40:	e7da      	b.n	8001df8 <I2C_ITSlaveCplt+0xc8>
      hi2c->XferSize--;
 8001e42:	3b01      	subs	r3, #1
 8001e44:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001e46:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001e4e:	e7b1      	b.n	8001db4 <I2C_ITSlaveCplt+0x84>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e50:	26fc      	movs	r6, #252	; 0xfc
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001e52:	5c20      	ldrb	r0, [r4, r0]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e54:	6818      	ldr	r0, [r3, #0]
 8001e56:	43b0      	bics	r0, r6
 8001e58:	6018      	str	r0, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001e5a:	6322      	str	r2, [r4, #48]	; 0x30
 8001e5c:	e77a      	b.n	8001d54 <I2C_ITSlaveCplt+0x24>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001e5e:	0020      	movs	r0, r4
 8001e60:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001e62:	f7ff fec9 	bl	8001bf8 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001e66:	2341      	movs	r3, #65	; 0x41
 8001e68:	5ce2      	ldrb	r2, [r4, r3]
 8001e6a:	2a28      	cmp	r2, #40	; 0x28
 8001e6c:	d1c4      	bne.n	8001df8 <I2C_ITSlaveCplt+0xc8>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ee8 <I2C_ITSlaveCplt+0x1b8>)
 8001e70:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 8001e72:	2220      	movs	r2, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e74:	6326      	str	r6, [r4, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8001e76:	54e2      	strb	r2, [r4, r3]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e78:	55e6      	strb	r6, [r4, r7]
  hi2c->XferISR = NULL;
 8001e7a:	6366      	str	r6, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001e7c:	076b      	lsls	r3, r5, #29
 8001e7e:	d513      	bpl.n	8001ea8 <I2C_ITSlaveCplt+0x178>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e80:	6823      	ldr	r3, [r4, #0]
 8001e82:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8001e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8001e8e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d009      	beq.n	8001ea8 <I2C_ITSlaveCplt+0x178>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e94:	2204      	movs	r2, #4
      hi2c->XferSize--;
 8001e96:	3b01      	subs	r3, #1
 8001e98:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001e9a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ea2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	6463      	str	r3, [r4, #68]	; 0x44
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ea8:	2341      	movs	r3, #65	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001eaa:	21fe      	movs	r1, #254	; 0xfe
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001eac:	5ce2      	ldrb	r2, [r4, r3]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001eae:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001eb0:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 8001eb2:	0020      	movs	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	438a      	bics	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eba:	2210      	movs	r2, #16
 8001ebc:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8001ebe:	2340      	movs	r3, #64	; 0x40
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 8001ec4:	f7ff fe72 	bl	8001bac <HAL_I2C_ListenCpltCallback>
}
 8001ec8:	e796      	b.n	8001df8 <I2C_ITSlaveCplt+0xc8>
    hi2c->State = HAL_I2C_STATE_READY;
 8001eca:	3a02      	subs	r2, #2
 8001ecc:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ece:	4643      	mov	r3, r8
    __HAL_UNLOCK(hi2c);
 8001ed0:	4642      	mov	r2, r8
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ed2:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001ed4:	2340      	movs	r3, #64	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001ed6:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8001ed8:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001eda:	f7ff fdcd 	bl	8001a78 <HAL_I2C_SlaveRxCpltCallback>
 8001ede:	e78b      	b.n	8001df8 <I2C_ITSlaveCplt+0xc8>
 8001ee0:	fe00e800 	.word	0xfe00e800
 8001ee4:	ffffbfff 	.word	0xffffbfff
 8001ee8:	ffff0000 	.word	0xffff0000
 8001eec:	ffff7fff 	.word	0xffff7fff

08001ef0 <I2C_Slave_ISR_IT>:
{
 8001ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef2:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 8001ef4:	2240      	movs	r2, #64	; 0x40
 8001ef6:	5c83      	ldrb	r3, [r0, r2]
{
 8001ef8:	0004      	movs	r4, r0
 8001efa:	000d      	movs	r5, r1
  uint32_t tmpoptions = hi2c->XferOptions;
 8001efc:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d100      	bne.n	8001f04 <I2C_Slave_ISR_IT+0x14>
 8001f02:	e081      	b.n	8002008 <I2C_Slave_ISR_IT+0x118>
 8001f04:	2301      	movs	r3, #1
 8001f06:	5483      	strb	r3, [r0, r2]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001f08:	094a      	lsrs	r2, r1, #5
 8001f0a:	4213      	tst	r3, r2
 8001f0c:	d003      	beq.n	8001f16 <I2C_Slave_ISR_IT+0x26>
 8001f0e:	0972      	lsrs	r2, r6, #5
 8001f10:	4213      	tst	r3, r2
 8001f12:	d000      	beq.n	8001f16 <I2C_Slave_ISR_IT+0x26>
 8001f14:	e063      	b.n	8001fde <I2C_Slave_ISR_IT+0xee>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001f16:	2301      	movs	r3, #1
 8001f18:	06ea      	lsls	r2, r5, #27
 8001f1a:	d518      	bpl.n	8001f4e <I2C_Slave_ISR_IT+0x5e>
 8001f1c:	0932      	lsrs	r2, r6, #4
 8001f1e:	4213      	tst	r3, r2
 8001f20:	d015      	beq.n	8001f4e <I2C_Slave_ISR_IT+0x5e>
    if (hi2c->XferCount == 0U)
 8001f22:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001f24:	b291      	uxth	r1, r2
 8001f26:	2a00      	cmp	r2, #0
 8001f28:	d15f      	bne.n	8001fea <I2C_Slave_ISR_IT+0xfa>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001f2a:	3241      	adds	r2, #65	; 0x41
 8001f2c:	5ca0      	ldrb	r0, [r4, r2]
 8001f2e:	2828      	cmp	r0, #40	; 0x28
 8001f30:	d100      	bne.n	8001f34 <I2C_Slave_ISR_IT+0x44>
 8001f32:	e073      	b.n	800201c <I2C_Slave_ISR_IT+0x12c>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001f34:	2341      	movs	r3, #65	; 0x41
 8001f36:	5ce3      	ldrb	r3, [r4, r3]
 8001f38:	2b29      	cmp	r3, #41	; 0x29
 8001f3a:	d100      	bne.n	8001f3e <I2C_Slave_ISR_IT+0x4e>
 8001f3c:	e0a3      	b.n	8002086 <I2C_Slave_ISR_IT+0x196>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f3e:	2210      	movs	r2, #16
 8001f40:	6823      	ldr	r3, [r4, #0]
 8001f42:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8001f44:	2340      	movs	r3, #64	; 0x40
 8001f46:	2200      	movs	r2, #0
  return HAL_OK;
 8001f48:	2000      	movs	r0, #0
  __HAL_UNLOCK(hi2c);
 8001f4a:	54e2      	strb	r2, [r4, r3]
}
 8001f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001f4e:	2301      	movs	r3, #1
 8001f50:	076a      	lsls	r2, r5, #29
 8001f52:	d40f      	bmi.n	8001f74 <I2C_Slave_ISR_IT+0x84>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001f54:	2301      	movs	r3, #1
 8001f56:	072a      	lsls	r2, r5, #28
 8001f58:	d52a      	bpl.n	8001fb0 <I2C_Slave_ISR_IT+0xc0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001f5a:	08f2      	lsrs	r2, r6, #3
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001f5c:	4213      	tst	r3, r2
 8001f5e:	d027      	beq.n	8001fb0 <I2C_Slave_ISR_IT+0xc0>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001f60:	3340      	adds	r3, #64	; 0x40
 8001f62:	5ce2      	ldrb	r2, [r4, r3]
 8001f64:	3b19      	subs	r3, #25
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b28      	cmp	r3, #40	; 0x28
 8001f6a:	d053      	beq.n	8002014 <I2C_Slave_ISR_IT+0x124>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001f6c:	2208      	movs	r2, #8
 8001f6e:	6823      	ldr	r3, [r4, #0]
 8001f70:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001f72:	e7e7      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001f74:	08b2      	lsrs	r2, r6, #2
 8001f76:	4213      	tst	r3, r2
 8001f78:	d0ec      	beq.n	8001f54 <I2C_Slave_ISR_IT+0x64>
    if (hi2c->XferCount > 0U)
 8001f7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00d      	beq.n	8001f9c <I2C_Slave_ISR_IT+0xac>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f80:	6823      	ldr	r3, [r4, #0]
 8001f82:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001f8e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001f90:	3b01      	subs	r3, #1
 8001f92:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001f94:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f96:	3b01      	subs	r3, #1
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8001f9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1d0      	bne.n	8001f44 <I2C_Slave_ISR_IT+0x54>
 8001fa2:	4b43      	ldr	r3, [pc, #268]	; (80020b0 <I2C_Slave_ISR_IT+0x1c0>)
 8001fa4:	429f      	cmp	r7, r3
 8001fa6:	d0cd      	beq.n	8001f44 <I2C_Slave_ISR_IT+0x54>
        I2C_ITSlaveSeqCplt(hi2c);
 8001fa8:	0020      	movs	r0, r4
 8001faa:	f7ff fd67 	bl	8001a7c <I2C_ITSlaveSeqCplt>
 8001fae:	e7c9      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	07aa      	lsls	r2, r5, #30
 8001fb4:	d5c6      	bpl.n	8001f44 <I2C_Slave_ISR_IT+0x54>
 8001fb6:	0876      	lsrs	r6, r6, #1
 8001fb8:	4233      	tst	r3, r6
 8001fba:	d0c3      	beq.n	8001f44 <I2C_Slave_ISR_IT+0x54>
    if (hi2c->XferCount > 0U)
 8001fbc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d024      	beq.n	800200c <I2C_Slave_ISR_IT+0x11c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc4:	6822      	ldr	r2, [r4, #0]
 8001fc6:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8001fc8:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fca:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001fcc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001fce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001fd6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	8523      	strh	r3, [r4, #40]	; 0x28
 8001fdc:	e7b2      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001fde:	f7ff fea7 	bl	8001d30 <I2C_ITSlaveCplt>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	06ea      	lsls	r2, r5, #27
 8001fe6:	d5b2      	bpl.n	8001f4e <I2C_Slave_ISR_IT+0x5e>
 8001fe8:	e798      	b.n	8001f1c <I2C_Slave_ISR_IT+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fea:	2210      	movs	r2, #16
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ff0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ff2:	3a0c      	subs	r2, #12
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001ff8:	4b2e      	ldr	r3, [pc, #184]	; (80020b4 <I2C_Slave_ISR_IT+0x1c4>)
 8001ffa:	421f      	tst	r7, r3
 8001ffc:	d1a2      	bne.n	8001f44 <I2C_Slave_ISR_IT+0x54>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001ffe:	0020      	movs	r0, r4
 8002000:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002002:	f7ff fdf9 	bl	8001bf8 <I2C_ITError>
 8002006:	e79d      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
  __HAL_LOCK(hi2c);
 8002008:	2002      	movs	r0, #2
 800200a:	e79f      	b.n	8001f4c <I2C_Slave_ISR_IT+0x5c>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800200c:	4b29      	ldr	r3, [pc, #164]	; (80020b4 <I2C_Slave_ISR_IT+0x1c4>)
 800200e:	421f      	tst	r7, r3
 8002010:	d0ca      	beq.n	8001fa8 <I2C_Slave_ISR_IT+0xb8>
 8002012:	e797      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
 8002014:	0020      	movs	r0, r4
 8002016:	f7ff fd83 	bl	8001b20 <I2C_ITAddrCplt.isra.0.part.0>
 800201a:	e793      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800201c:	2080      	movs	r0, #128	; 0x80
 800201e:	0480      	lsls	r0, r0, #18
 8002020:	4287      	cmp	r7, r0
 8002022:	d000      	beq.n	8002026 <I2C_Slave_ISR_IT+0x136>
 8002024:	e786      	b.n	8001f34 <I2C_Slave_ISR_IT+0x44>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002026:	4822      	ldr	r0, [pc, #136]	; (80020b0 <I2C_Slave_ISR_IT+0x1c0>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002028:	08ad      	lsrs	r5, r5, #2
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800202a:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 800202c:	2020      	movs	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 800202e:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002030:	54a0      	strb	r0, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002032:	3201      	adds	r2, #1
 8002034:	54a1      	strb	r1, [r4, r2]
  hi2c->XferISR = NULL;
 8002036:	6361      	str	r1, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002038:	422b      	tst	r3, r5
 800203a:	d013      	beq.n	8002064 <I2C_Slave_ISR_IT+0x174>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800203c:	6823      	ldr	r3, [r4, #0]
 800203e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002046:	3301      	adds	r3, #1
 8002048:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800204a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800204c:	2b00      	cmp	r3, #0
 800204e:	d009      	beq.n	8002064 <I2C_Slave_ISR_IT+0x174>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002050:	2204      	movs	r2, #4
      hi2c->XferSize--;
 8002052:	3b01      	subs	r3, #1
 8002054:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002056:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002058:	3b01      	subs	r3, #1
 800205a:	b29b      	uxth	r3, r3
 800205c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800205e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002060:	4313      	orrs	r3, r2
 8002062:	6463      	str	r3, [r4, #68]	; 0x44
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002064:	2341      	movs	r3, #65	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002066:	21fe      	movs	r1, #254	; 0xfe
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002068:	5ce2      	ldrb	r2, [r4, r3]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800206a:	5ce3      	ldrb	r3, [r4, r3]
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800206c:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 800206e:	0020      	movs	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	438a      	bics	r2, r1
 8002074:	601a      	str	r2, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002076:	2210      	movs	r2, #16
 8002078:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800207a:	2340      	movs	r3, #64	; 0x40
 800207c:	2200      	movs	r2, #0
 800207e:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 8002080:	f7ff fd94 	bl	8001bac <HAL_I2C_ListenCpltCallback>
}
 8002084:	e75e      	b.n	8001f44 <I2C_Slave_ISR_IT+0x54>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <I2C_Slave_ISR_IT+0x1c0>)
 8002088:	429f      	cmp	r7, r3
 800208a:	d100      	bne.n	800208e <I2C_Slave_ISR_IT+0x19e>
 800208c:	e757      	b.n	8001f3e <I2C_Slave_ISR_IT+0x4e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800208e:	2210      	movs	r2, #16
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002094:	699a      	ldr	r2, [r3, #24]
 8002096:	0792      	lsls	r2, r2, #30
 8002098:	d501      	bpl.n	800209e <I2C_Slave_ISR_IT+0x1ae>
    hi2c->Instance->TXDR = 0x00U;
 800209a:	2200      	movs	r2, #0
 800209c:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800209e:	2201      	movs	r2, #1
 80020a0:	6999      	ldr	r1, [r3, #24]
 80020a2:	420a      	tst	r2, r1
 80020a4:	d000      	beq.n	80020a8 <I2C_Slave_ISR_IT+0x1b8>
 80020a6:	e77f      	b.n	8001fa8 <I2C_Slave_ISR_IT+0xb8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80020a8:	6999      	ldr	r1, [r3, #24]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	619a      	str	r2, [r3, #24]
 80020ae:	e77b      	b.n	8001fa8 <I2C_Slave_ISR_IT+0xb8>
 80020b0:	ffff0000 	.word	0xffff0000
 80020b4:	feffffff 	.word	0xfeffffff

080020b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80020b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ba:	2541      	movs	r5, #65	; 0x41
 80020bc:	5d43      	ldrb	r3, [r0, r5]
{
 80020be:	000a      	movs	r2, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c0:	b2de      	uxtb	r6, r3
 80020c2:	2b20      	cmp	r3, #32
 80020c4:	d11b      	bne.n	80020fe <HAL_I2CEx_ConfigAnalogFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020c6:	2740      	movs	r7, #64	; 0x40
 80020c8:	5dc3      	ldrb	r3, [r0, r7]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d017      	beq.n	80020fe <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020ce:	2101      	movs	r1, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80020d0:	2324      	movs	r3, #36	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80020d2:	468c      	mov	ip, r1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80020d4:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 80020d6:	6803      	ldr	r3, [r0, #0]
 80020d8:	681c      	ldr	r4, [r3, #0]
 80020da:	438c      	bics	r4, r1
 80020dc:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020de:	681c      	ldr	r4, [r3, #0]
 80020e0:	4908      	ldr	r1, [pc, #32]	; (8002104 <HAL_I2CEx_ConfigAnalogFilter+0x4c>)
 80020e2:	400c      	ands	r4, r1
 80020e4:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020e6:	6819      	ldr	r1, [r3, #0]
 80020e8:	4311      	orrs	r1, r2
 80020ea:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020ec:	4661      	mov	r1, ip
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f4:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80020f6:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 80020f8:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 80020fa:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80020fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80020fe:	2002      	movs	r0, #2
 8002100:	e7fc      	b.n	80020fc <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	ffffefff 	.word	0xffffefff

08002108 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002108:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800210a:	2541      	movs	r5, #65	; 0x41
 800210c:	5d43      	ldrb	r3, [r0, r5]
 800210e:	b2de      	uxtb	r6, r3
 8002110:	2b20      	cmp	r3, #32
 8002112:	d11a      	bne.n	800214a <HAL_I2CEx_ConfigDigitalFilter+0x42>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002114:	2740      	movs	r7, #64	; 0x40
 8002116:	5dc3      	ldrb	r3, [r0, r7]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d016      	beq.n	800214a <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800211c:	2324      	movs	r3, #36	; 0x24
 800211e:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002120:	3b23      	subs	r3, #35	; 0x23
 8002122:	469c      	mov	ip, r3
 8002124:	6804      	ldr	r4, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002126:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8002128:	6822      	ldr	r2, [r4, #0]
 800212a:	439a      	bics	r2, r3
 800212c:	6022      	str	r2, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 800212e:	6822      	ldr	r2, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002130:	4b07      	ldr	r3, [pc, #28]	; (8002150 <HAL_I2CEx_ConfigDigitalFilter+0x48>)
 8002132:	401a      	ands	r2, r3
    tmpreg |= DigitalFilter << 8U;
 8002134:	4311      	orrs	r1, r2

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;

    __HAL_I2C_ENABLE(hi2c);
 8002136:	4662      	mov	r2, ip
    hi2c->Instance->CR1 = tmpreg;
 8002138:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 800213a:	6823      	ldr	r3, [r4, #0]
 800213c:	4313      	orrs	r3, r2
 800213e:	6023      	str	r3, [r4, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002140:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002142:	5546      	strb	r6, [r0, r5]
    __HAL_UNLOCK(hi2c);
 8002144:	55c3      	strb	r3, [r0, r7]

    return HAL_OK;
 8002146:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002148:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800214a:	2002      	movs	r0, #2
 800214c:	e7fc      	b.n	8002148 <HAL_I2CEx_ConfigDigitalFilter+0x40>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	fffff0ff 	.word	0xfffff0ff

08002154 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002154:	2301      	movs	r3, #1
 8002156:	4904      	ldr	r1, [pc, #16]	; (8002168 <HAL_I2CEx_EnableFastModePlus+0x14>)
 8002158:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800215a:	431a      	orrs	r2, r3
 800215c:	634a      	str	r2, [r1, #52]	; 0x34

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR2, (uint32_t)ConfigFastModePlus);
 800215e:	4a03      	ldr	r2, [pc, #12]	; (800216c <HAL_I2CEx_EnableFastModePlus+0x18>)
 8002160:	6853      	ldr	r3, [r2, #4]
 8002162:	4303      	orrs	r3, r0
 8002164:	6053      	str	r3, [r2, #4]
}
 8002166:	4770      	bx	lr
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000

08002170 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002170:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8002172:	491c      	ldr	r1, [pc, #112]	; (80021e4 <HAL_RCC_GetSysClockFreq+0x74>)
{
 8002174:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8002176:	68ca      	ldr	r2, [r1, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002178:	4013      	ands	r3, r2
 800217a:	2b08      	cmp	r3, #8
 800217c:	d00b      	beq.n	8002196 <HAL_RCC_GetSysClockFreq+0x26>
 800217e:	2b0c      	cmp	r3, #12
 8002180:	d014      	beq.n	80021ac <HAL_RCC_GetSysClockFreq+0x3c>
 8002182:	2b04      	cmp	r3, #4
 8002184:	d009      	beq.n	800219a <HAL_RCC_GetSysClockFreq+0x2a>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002186:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002188:	684b      	ldr	r3, [r1, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800218a:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800218c:	041b      	lsls	r3, r3, #16
 800218e:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002190:	3301      	adds	r3, #1
 8002192:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 8002194:	bd10      	pop	{r4, pc}
  switch (tmpreg & RCC_CFGR_SWS)
 8002196:	4814      	ldr	r0, [pc, #80]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x78>)
 8002198:	e7fc      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x24>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800219a:	6808      	ldr	r0, [r1, #0]
        sysclockfreq =  HSI_VALUE;
 800219c:	4b13      	ldr	r3, [pc, #76]	; (80021ec <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800219e:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 80021a0:	17c0      	asrs	r0, r0, #31
 80021a2:	4018      	ands	r0, r3
 80021a4:	4b12      	ldr	r3, [pc, #72]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x80>)
 80021a6:	469c      	mov	ip, r3
 80021a8:	4460      	add	r0, ip
 80021aa:	e7f3      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x24>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021ac:	0293      	lsls	r3, r2, #10
 80021ae:	4811      	ldr	r0, [pc, #68]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x84>)
 80021b0:	0f1b      	lsrs	r3, r3, #28
 80021b2:	5cc0      	ldrb	r0, [r0, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021b4:	0212      	lsls	r2, r2, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021b6:	68cb      	ldr	r3, [r1, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021b8:	0f92      	lsrs	r2, r2, #30
 80021ba:	1c54      	adds	r4, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021bc:	03db      	lsls	r3, r3, #15
 80021be:	d40c      	bmi.n	80021da <HAL_RCC_GetSysClockFreq+0x6a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021c0:	680b      	ldr	r3, [r1, #0]
 80021c2:	06db      	lsls	r3, r3, #27
 80021c4:	d50b      	bpl.n	80021de <HAL_RCC_GetSysClockFreq+0x6e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80021c6:	4a0c      	ldr	r2, [pc, #48]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x88>)
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021c8:	2300      	movs	r3, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	f7fe f848 	bl	8000260 <__aeabi_lmul>
 80021d0:	0022      	movs	r2, r4
 80021d2:	2300      	movs	r3, #0
 80021d4:	f7fe f824 	bl	8000220 <__aeabi_uldivmod>
 80021d8:	e7dc      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x24>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021da:	4a03      	ldr	r2, [pc, #12]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x78>)
 80021dc:	e7f4      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x58>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021de:	4a04      	ldr	r2, [pc, #16]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x80>)
 80021e0:	e7f2      	b.n	80021c8 <HAL_RCC_GetSysClockFreq+0x58>
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	40021000 	.word	0x40021000
 80021e8:	007a1200 	.word	0x007a1200
 80021ec:	ff48e500 	.word	0xff48e500
 80021f0:	00f42400 	.word	0x00f42400
 80021f4:	08003a20 	.word	0x08003a20
 80021f8:	003d0900 	.word	0x003d0900

080021fc <HAL_RCC_OscConfig>:
{
 80021fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021fe:	46d6      	mov	lr, sl
 8002200:	464f      	mov	r7, r9
 8002202:	4646      	mov	r6, r8
 8002204:	b5c0      	push	{r6, r7, lr}
 8002206:	0004      	movs	r4, r0
 8002208:	b082      	sub	sp, #8
  if(RCC_OscInitStruct == NULL)
 800220a:	2800      	cmp	r0, #0
 800220c:	d100      	bne.n	8002210 <HAL_RCC_OscConfig+0x14>
 800220e:	e146      	b.n	800249e <HAL_RCC_OscConfig+0x2a2>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002210:	4bc8      	ldr	r3, [pc, #800]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 8002212:	250c      	movs	r5, #12
 8002214:	68da      	ldr	r2, [r3, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002216:	68de      	ldr	r6, [r3, #12]
 8002218:	2380      	movs	r3, #128	; 0x80
 800221a:	025b      	lsls	r3, r3, #9
 800221c:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002220:	4015      	ands	r5, r2
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002222:	07da      	lsls	r2, r3, #31
 8002224:	d533      	bpl.n	800228e <HAL_RCC_OscConfig+0x92>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002226:	2d08      	cmp	r5, #8
 8002228:	d100      	bne.n	800222c <HAL_RCC_OscConfig+0x30>
 800222a:	e12f      	b.n	800248c <HAL_RCC_OscConfig+0x290>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800222c:	2d0c      	cmp	r5, #12
 800222e:	d100      	bne.n	8002232 <HAL_RCC_OscConfig+0x36>
 8002230:	e129      	b.n	8002486 <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002232:	2080      	movs	r0, #128	; 0x80
 8002234:	6861      	ldr	r1, [r4, #4]
 8002236:	0240      	lsls	r0, r0, #9
 8002238:	4281      	cmp	r1, r0
 800223a:	d100      	bne.n	800223e <HAL_RCC_OscConfig+0x42>
 800223c:	e161      	b.n	8002502 <HAL_RCC_OscConfig+0x306>
 800223e:	22a0      	movs	r2, #160	; 0xa0
 8002240:	02d2      	lsls	r2, r2, #11
 8002242:	4291      	cmp	r1, r2
 8002244:	d100      	bne.n	8002248 <HAL_RCC_OscConfig+0x4c>
 8002246:	e245      	b.n	80026d4 <HAL_RCC_OscConfig+0x4d8>
 8002248:	4fba      	ldr	r7, [pc, #744]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 800224a:	4bbb      	ldr	r3, [pc, #748]	; (8002538 <HAL_RCC_OscConfig+0x33c>)
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	401a      	ands	r2, r3
 8002250:	603a      	str	r2, [r7, #0]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4ab9      	ldr	r2, [pc, #740]	; (800253c <HAL_RCC_OscConfig+0x340>)
 8002256:	4003      	ands	r3, r0
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	9b01      	ldr	r3, [sp, #4]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	4013      	ands	r3, r2
 8002260:	603b      	str	r3, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002262:	2900      	cmp	r1, #0
 8002264:	d000      	beq.n	8002268 <HAL_RCC_OscConfig+0x6c>
 8002266:	e150      	b.n	800250a <HAL_RCC_OscConfig+0x30e>
        tickstart = HAL_GetTick();
 8002268:	f7fe fdba 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800226c:	2380      	movs	r3, #128	; 0x80
 800226e:	029b      	lsls	r3, r3, #10
        tickstart = HAL_GetTick();
 8002270:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002272:	4699      	mov	r9, r3
 8002274:	e006      	b.n	8002284 <HAL_RCC_OscConfig+0x88>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002276:	f7fe fdb3 	bl	8000de0 <HAL_GetTick>
 800227a:	4643      	mov	r3, r8
 800227c:	1ac0      	subs	r0, r0, r3
 800227e:	2864      	cmp	r0, #100	; 0x64
 8002280:	d900      	bls.n	8002284 <HAL_RCC_OscConfig+0x88>
 8002282:	e1cc      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002284:	464a      	mov	r2, r9
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	4213      	tst	r3, r2
 800228a:	d1f4      	bne.n	8002276 <HAL_RCC_OscConfig+0x7a>
 800228c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228e:	079a      	lsls	r2, r3, #30
 8002290:	d527      	bpl.n	80022e2 <HAL_RCC_OscConfig+0xe6>
    hsi_state = RCC_OscInitStruct->HSIState;
 8002292:	68e3      	ldr	r3, [r4, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002294:	2d04      	cmp	r5, #4
 8002296:	d100      	bne.n	800229a <HAL_RCC_OscConfig+0x9e>
 8002298:	e16b      	b.n	8002572 <HAL_RCC_OscConfig+0x376>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800229a:	2d0c      	cmp	r5, #12
 800229c:	d100      	bne.n	80022a0 <HAL_RCC_OscConfig+0xa4>
 800229e:	e165      	b.n	800256c <HAL_RCC_OscConfig+0x370>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80022a0:	4ea4      	ldr	r6, [pc, #656]	; (8002534 <HAL_RCC_OscConfig+0x338>)
      if(hsi_state != RCC_HSI_OFF)
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d100      	bne.n	80022a8 <HAL_RCC_OscConfig+0xac>
 80022a6:	e1d1      	b.n	800264c <HAL_RCC_OscConfig+0x450>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80022a8:	2109      	movs	r1, #9
 80022aa:	6832      	ldr	r2, [r6, #0]
 80022ac:	438a      	bics	r2, r1
 80022ae:	4313      	orrs	r3, r2
 80022b0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80022b2:	f7fe fd95 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022b6:	2304      	movs	r3, #4
        tickstart = HAL_GetTick();
 80022b8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ba:	4698      	mov	r8, r3
 80022bc:	e005      	b.n	80022ca <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022be:	f7fe fd8f 	bl	8000de0 <HAL_GetTick>
 80022c2:	1bc0      	subs	r0, r0, r7
 80022c4:	2802      	cmp	r0, #2
 80022c6:	d900      	bls.n	80022ca <HAL_RCC_OscConfig+0xce>
 80022c8:	e1a9      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ca:	4642      	mov	r2, r8
 80022cc:	6833      	ldr	r3, [r6, #0]
 80022ce:	421a      	tst	r2, r3
 80022d0:	d0f5      	beq.n	80022be <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d2:	6872      	ldr	r2, [r6, #4]
 80022d4:	6923      	ldr	r3, [r4, #16]
 80022d6:	499a      	ldr	r1, [pc, #616]	; (8002540 <HAL_RCC_OscConfig+0x344>)
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	400a      	ands	r2, r1
 80022dc:	4313      	orrs	r3, r2
 80022de:	6073      	str	r3, [r6, #4]
 80022e0:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022e2:	06da      	lsls	r2, r3, #27
 80022e4:	d52b      	bpl.n	800233e <HAL_RCC_OscConfig+0x142>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022e6:	2d00      	cmp	r5, #0
 80022e8:	d100      	bne.n	80022ec <HAL_RCC_OscConfig+0xf0>
 80022ea:	e0df      	b.n	80024ac <HAL_RCC_OscConfig+0x2b0>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022ec:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_MSI_ENABLE();
 80022ee:	4e91      	ldr	r6, [pc, #580]	; (8002534 <HAL_RCC_OscConfig+0x338>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d100      	bne.n	80022f6 <HAL_RCC_OscConfig+0xfa>
 80022f4:	e1bf      	b.n	8002676 <HAL_RCC_OscConfig+0x47a>
        __HAL_RCC_MSI_ENABLE();
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	6832      	ldr	r2, [r6, #0]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	4313      	orrs	r3, r2
 80022fe:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002300:	f7fe fd6e 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	009b      	lsls	r3, r3, #2
        tickstart = HAL_GetTick();
 8002308:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800230a:	4698      	mov	r8, r3
 800230c:	e005      	b.n	800231a <HAL_RCC_OscConfig+0x11e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800230e:	f7fe fd67 	bl	8000de0 <HAL_GetTick>
 8002312:	1bc0      	subs	r0, r0, r7
 8002314:	2802      	cmp	r0, #2
 8002316:	d900      	bls.n	800231a <HAL_RCC_OscConfig+0x11e>
 8002318:	e181      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800231a:	4642      	mov	r2, r8
 800231c:	6833      	ldr	r3, [r6, #0]
 800231e:	4213      	tst	r3, r2
 8002320:	d0f5      	beq.n	800230e <HAL_RCC_OscConfig+0x112>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002322:	6873      	ldr	r3, [r6, #4]
 8002324:	4a87      	ldr	r2, [pc, #540]	; (8002544 <HAL_RCC_OscConfig+0x348>)
 8002326:	4013      	ands	r3, r2
 8002328:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800232a:	4313      	orrs	r3, r2
 800232c:	6073      	str	r3, [r6, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800232e:	6872      	ldr	r2, [r6, #4]
 8002330:	6a23      	ldr	r3, [r4, #32]
 8002332:	0212      	lsls	r2, r2, #8
 8002334:	061b      	lsls	r3, r3, #24
 8002336:	0a12      	lsrs	r2, r2, #8
 8002338:	4313      	orrs	r3, r2
 800233a:	6073      	str	r3, [r6, #4]
 800233c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800233e:	071a      	lsls	r2, r3, #28
 8002340:	d519      	bpl.n	8002376 <HAL_RCC_OscConfig+0x17a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002342:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8002344:	4e7b      	ldr	r6, [pc, #492]	; (8002534 <HAL_RCC_OscConfig+0x338>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002346:	2b00      	cmp	r3, #0
 8002348:	d100      	bne.n	800234c <HAL_RCC_OscConfig+0x150>
 800234a:	e16a      	b.n	8002622 <HAL_RCC_OscConfig+0x426>
      __HAL_RCC_LSI_ENABLE();
 800234c:	2201      	movs	r2, #1
 800234e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002350:	4313      	orrs	r3, r2
 8002352:	6533      	str	r3, [r6, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002354:	f7fe fd44 	bl	8000de0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002358:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 800235a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800235c:	4698      	mov	r8, r3
 800235e:	e005      	b.n	800236c <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002360:	f7fe fd3e 	bl	8000de0 <HAL_GetTick>
 8002364:	1bc0      	subs	r0, r0, r7
 8002366:	2802      	cmp	r0, #2
 8002368:	d900      	bls.n	800236c <HAL_RCC_OscConfig+0x170>
 800236a:	e158      	b.n	800261e <HAL_RCC_OscConfig+0x422>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800236c:	4642      	mov	r2, r8
 800236e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002370:	421a      	tst	r2, r3
 8002372:	d0f5      	beq.n	8002360 <HAL_RCC_OscConfig+0x164>
 8002374:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002376:	075a      	lsls	r2, r3, #29
 8002378:	d543      	bpl.n	8002402 <HAL_RCC_OscConfig+0x206>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800237a:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800237c:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800237e:	4a6d      	ldr	r2, [pc, #436]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 8002380:	055b      	lsls	r3, r3, #21
 8002382:	6b91      	ldr	r1, [r2, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8002384:	4682      	mov	sl, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002386:	4219      	tst	r1, r3
 8002388:	d104      	bne.n	8002394 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 800238a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800238c:	430b      	orrs	r3, r1
 800238e:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8002390:	2301      	movs	r3, #1
 8002392:	469a      	mov	sl, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002394:	2780      	movs	r7, #128	; 0x80
 8002396:	4e6c      	ldr	r6, [pc, #432]	; (8002548 <HAL_RCC_OscConfig+0x34c>)
 8002398:	007f      	lsls	r7, r7, #1
 800239a:	6833      	ldr	r3, [r6, #0]
 800239c:	423b      	tst	r3, r7
 800239e:	d100      	bne.n	80023a2 <HAL_RCC_OscConfig+0x1a6>
 80023a0:	e12d      	b.n	80025fe <HAL_RCC_OscConfig+0x402>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a2:	2280      	movs	r2, #128	; 0x80
 80023a4:	68a3      	ldr	r3, [r4, #8]
 80023a6:	0052      	lsls	r2, r2, #1
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d100      	bne.n	80023ae <HAL_RCC_OscConfig+0x1b2>
 80023ac:	e1d7      	b.n	800275e <HAL_RCC_OscConfig+0x562>
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d100      	bne.n	80023b4 <HAL_RCC_OscConfig+0x1b8>
 80023b2:	e108      	b.n	80025c6 <HAL_RCC_OscConfig+0x3ca>
 80023b4:	21a0      	movs	r1, #160	; 0xa0
 80023b6:	00c9      	lsls	r1, r1, #3
 80023b8:	428b      	cmp	r3, r1
 80023ba:	d100      	bne.n	80023be <HAL_RCC_OscConfig+0x1c2>
 80023bc:	e1f1      	b.n	80027a2 <HAL_RCC_OscConfig+0x5a6>
 80023be:	4b5d      	ldr	r3, [pc, #372]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 80023c0:	4962      	ldr	r1, [pc, #392]	; (800254c <HAL_RCC_OscConfig+0x350>)
 80023c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023c4:	400a      	ands	r2, r1
 80023c6:	651a      	str	r2, [r3, #80]	; 0x50
 80023c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023ca:	4961      	ldr	r1, [pc, #388]	; (8002550 <HAL_RCC_OscConfig+0x354>)
 80023cc:	400a      	ands	r2, r1
 80023ce:	651a      	str	r2, [r3, #80]	; 0x50
      tickstart = HAL_GetTick();
 80023d0:	f7fe fd06 	bl	8000de0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023d4:	2780      	movs	r7, #128	; 0x80
 80023d6:	4b57      	ldr	r3, [pc, #348]	; (8002534 <HAL_RCC_OscConfig+0x338>)
      tickstart = HAL_GetTick();
 80023d8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023da:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	4b5d      	ldr	r3, [pc, #372]	; (8002554 <HAL_RCC_OscConfig+0x358>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023de:	00bf      	lsls	r7, r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023e0:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023e2:	e005      	b.n	80023f0 <HAL_RCC_OscConfig+0x1f4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023e4:	f7fe fcfc 	bl	8000de0 <HAL_GetTick>
 80023e8:	1b80      	subs	r0, r0, r6
 80023ea:	4548      	cmp	r0, r9
 80023ec:	d900      	bls.n	80023f0 <HAL_RCC_OscConfig+0x1f4>
 80023ee:	e116      	b.n	800261e <HAL_RCC_OscConfig+0x422>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023f0:	4643      	mov	r3, r8
 80023f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023f4:	423b      	tst	r3, r7
 80023f6:	d0f5      	beq.n	80023e4 <HAL_RCC_OscConfig+0x1e8>
    if(pwrclkchanged == SET)
 80023f8:	4653      	mov	r3, sl
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d100      	bne.n	8002400 <HAL_RCC_OscConfig+0x204>
 80023fe:	e173      	b.n	80026e8 <HAL_RCC_OscConfig+0x4ec>
 8002400:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002402:	069b      	lsls	r3, r3, #26
 8002404:	d520      	bpl.n	8002448 <HAL_RCC_OscConfig+0x24c>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002406:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_HSI48_ENABLE();
 8002408:	4e4a      	ldr	r6, [pc, #296]	; (8002534 <HAL_RCC_OscConfig+0x338>)
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800240a:	2b00      	cmp	r3, #0
 800240c:	d100      	bne.n	8002410 <HAL_RCC_OscConfig+0x214>
 800240e:	e148      	b.n	80026a2 <HAL_RCC_OscConfig+0x4a6>
        __HAL_RCC_HSI48_ENABLE();
 8002410:	2101      	movs	r1, #1
 8002412:	68b2      	ldr	r2, [r6, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002414:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_ENABLE();
 8002416:	430a      	orrs	r2, r1
 8002418:	60b2      	str	r2, [r6, #8]
 800241a:	6b73      	ldr	r3, [r6, #52]	; 0x34
 800241c:	4a4e      	ldr	r2, [pc, #312]	; (8002558 <HAL_RCC_OscConfig+0x35c>)
 800241e:	430b      	orrs	r3, r1
 8002420:	6373      	str	r3, [r6, #52]	; 0x34
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	6a11      	ldr	r1, [r2, #32]
 8002426:	019b      	lsls	r3, r3, #6
 8002428:	430b      	orrs	r3, r1
 800242a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800242c:	f7fe fcd8 	bl	8000de0 <HAL_GetTick>
 8002430:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002432:	e006      	b.n	8002442 <HAL_RCC_OscConfig+0x246>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002434:	f7fe fcd4 	bl	8000de0 <HAL_GetTick>
 8002438:	4643      	mov	r3, r8
 800243a:	1ac0      	subs	r0, r0, r3
 800243c:	2802      	cmp	r0, #2
 800243e:	d900      	bls.n	8002442 <HAL_RCC_OscConfig+0x246>
 8002440:	e0ed      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002442:	68b3      	ldr	r3, [r6, #8]
 8002444:	421f      	tst	r7, r3
 8002446:	d0f5      	beq.n	8002434 <HAL_RCC_OscConfig+0x238>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002448:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800244a:	2b00      	cmp	r3, #0
 800244c:	d019      	beq.n	8002482 <HAL_RCC_OscConfig+0x286>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800244e:	2d0c      	cmp	r5, #12
 8002450:	d100      	bne.n	8002454 <HAL_RCC_OscConfig+0x258>
 8002452:	e189      	b.n	8002768 <HAL_RCC_OscConfig+0x56c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002454:	2b02      	cmp	r3, #2
 8002456:	d100      	bne.n	800245a <HAL_RCC_OscConfig+0x25e>
 8002458:	e14d      	b.n	80026f6 <HAL_RCC_OscConfig+0x4fa>
        __HAL_RCC_PLL_DISABLE();
 800245a:	4c36      	ldr	r4, [pc, #216]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 800245c:	4a3f      	ldr	r2, [pc, #252]	; (800255c <HAL_RCC_OscConfig+0x360>)
 800245e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002460:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002462:	4013      	ands	r3, r2
 8002464:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002466:	f7fe fcbb 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800246a:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 800246c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800246e:	e005      	b.n	800247c <HAL_RCC_OscConfig+0x280>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002470:	f7fe fcb6 	bl	8000de0 <HAL_GetTick>
 8002474:	1b40      	subs	r0, r0, r5
 8002476:	2802      	cmp	r0, #2
 8002478:	d900      	bls.n	800247c <HAL_RCC_OscConfig+0x280>
 800247a:	e0d0      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800247c:	6823      	ldr	r3, [r4, #0]
 800247e:	4233      	tst	r3, r6
 8002480:	d1f6      	bne.n	8002470 <HAL_RCC_OscConfig+0x274>
  return HAL_OK;
 8002482:	2000      	movs	r0, #0
 8002484:	e00c      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002486:	2e00      	cmp	r6, #0
 8002488:	d100      	bne.n	800248c <HAL_RCC_OscConfig+0x290>
 800248a:	e6d2      	b.n	8002232 <HAL_RCC_OscConfig+0x36>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248c:	4a29      	ldr	r2, [pc, #164]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	0392      	lsls	r2, r2, #14
 8002492:	d400      	bmi.n	8002496 <HAL_RCC_OscConfig+0x29a>
 8002494:	e6fb      	b.n	800228e <HAL_RCC_OscConfig+0x92>
 8002496:	6862      	ldr	r2, [r4, #4]
 8002498:	2a00      	cmp	r2, #0
 800249a:	d000      	beq.n	800249e <HAL_RCC_OscConfig+0x2a2>
 800249c:	e6f7      	b.n	800228e <HAL_RCC_OscConfig+0x92>
        return HAL_ERROR;
 800249e:	2001      	movs	r0, #1
}
 80024a0:	b002      	add	sp, #8
 80024a2:	bce0      	pop	{r5, r6, r7}
 80024a4:	46ba      	mov	sl, r7
 80024a6:	46b1      	mov	r9, r6
 80024a8:	46a8      	mov	r8, r5
 80024aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024ac:	4b21      	ldr	r3, [pc, #132]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	059b      	lsls	r3, r3, #22
 80024b2:	d502      	bpl.n	80024ba <HAL_RCC_OscConfig+0x2be>
 80024b4:	69e3      	ldr	r3, [r4, #28]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f1      	beq.n	800249e <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ba:	4a1e      	ldr	r2, [pc, #120]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 80024bc:	4821      	ldr	r0, [pc, #132]	; (8002544 <HAL_RCC_OscConfig+0x348>)
 80024be:	6851      	ldr	r1, [r2, #4]
 80024c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024c2:	4001      	ands	r1, r0
 80024c4:	4319      	orrs	r1, r3
 80024c6:	6051      	str	r1, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024c8:	6850      	ldr	r0, [r2, #4]
 80024ca:	6a21      	ldr	r1, [r4, #32]
 80024cc:	0200      	lsls	r0, r0, #8
 80024ce:	0a00      	lsrs	r0, r0, #8
 80024d0:	0609      	lsls	r1, r1, #24
 80024d2:	4301      	orrs	r1, r0
 80024d4:	6051      	str	r1, [r2, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80024d6:	68d1      	ldr	r1, [r2, #12]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024d8:	2280      	movs	r2, #128	; 0x80
 80024da:	0b5b      	lsrs	r3, r3, #13
 80024dc:	3301      	adds	r3, #1
 80024de:	0212      	lsls	r2, r2, #8
 80024e0:	409a      	lsls	r2, r3
 80024e2:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80024e4:	060a      	lsls	r2, r1, #24
 80024e6:	491e      	ldr	r1, [pc, #120]	; (8002560 <HAL_RCC_OscConfig+0x364>)
 80024e8:	0f12      	lsrs	r2, r2, #28
 80024ea:	5c8a      	ldrb	r2, [r1, r2]
 80024ec:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024ee:	4a1d      	ldr	r2, [pc, #116]	; (8002564 <HAL_RCC_OscConfig+0x368>)
 80024f0:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 80024f2:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <HAL_RCC_OscConfig+0x36c>)
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	f7fe fc2d 	bl	8000d54 <HAL_InitTick>
        if(status != HAL_OK)
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d1d0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	e71d      	b.n	800233e <HAL_RCC_OscConfig+0x142>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002502:	4a0c      	ldr	r2, [pc, #48]	; (8002534 <HAL_RCC_OscConfig+0x338>)
 8002504:	6813      	ldr	r3, [r2, #0]
 8002506:	430b      	orrs	r3, r1
 8002508:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800250a:	f7fe fc69 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <HAL_RCC_OscConfig+0x338>)
        tickstart = HAL_GetTick();
 8002510:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002512:	4699      	mov	r9, r3
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	029b      	lsls	r3, r3, #10
 8002518:	4698      	mov	r8, r3
 800251a:	e004      	b.n	8002526 <HAL_RCC_OscConfig+0x32a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800251c:	f7fe fc60 	bl	8000de0 <HAL_GetTick>
 8002520:	1bc0      	subs	r0, r0, r7
 8002522:	2864      	cmp	r0, #100	; 0x64
 8002524:	d87b      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002526:	464b      	mov	r3, r9
 8002528:	4642      	mov	r2, r8
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4213      	tst	r3, r2
 800252e:	d0f5      	beq.n	800251c <HAL_RCC_OscConfig+0x320>
 8002530:	6823      	ldr	r3, [r4, #0]
 8002532:	e6ac      	b.n	800228e <HAL_RCC_OscConfig+0x92>
 8002534:	40021000 	.word	0x40021000
 8002538:	fffeffff 	.word	0xfffeffff
 800253c:	fffbffff 	.word	0xfffbffff
 8002540:	ffffe0ff 	.word	0xffffe0ff
 8002544:	ffff1fff 	.word	0xffff1fff
 8002548:	40007000 	.word	0x40007000
 800254c:	fffffeff 	.word	0xfffffeff
 8002550:	fffffbff 	.word	0xfffffbff
 8002554:	00001388 	.word	0x00001388
 8002558:	40010000 	.word	0x40010000
 800255c:	feffffff 	.word	0xfeffffff
 8002560:	08003a08 	.word	0x08003a08
 8002564:	20000000 	.word	0x20000000
 8002568:	20000008 	.word	0x20000008
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800256c:	2e00      	cmp	r6, #0
 800256e:	d000      	beq.n	8002572 <HAL_RCC_OscConfig+0x376>
 8002570:	e696      	b.n	80022a0 <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002572:	4a91      	ldr	r2, [pc, #580]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	0752      	lsls	r2, r2, #29
 8002578:	d502      	bpl.n	8002580 <HAL_RCC_OscConfig+0x384>
 800257a:	2b00      	cmp	r3, #0
 800257c:	d100      	bne.n	8002580 <HAL_RCC_OscConfig+0x384>
 800257e:	e78e      	b.n	800249e <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002580:	4e8d      	ldr	r6, [pc, #564]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 8002582:	6922      	ldr	r2, [r4, #16]
 8002584:	6871      	ldr	r1, [r6, #4]
 8002586:	488d      	ldr	r0, [pc, #564]	; (80027bc <HAL_RCC_OscConfig+0x5c0>)
 8002588:	0212      	lsls	r2, r2, #8
 800258a:	4001      	ands	r1, r0
 800258c:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800258e:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002590:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002592:	6832      	ldr	r2, [r6, #0]
 8002594:	438a      	bics	r2, r1
 8002596:	4313      	orrs	r3, r2
 8002598:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800259a:	f7ff fde9 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 800259e:	68f3      	ldr	r3, [r6, #12]
 80025a0:	4a87      	ldr	r2, [pc, #540]	; (80027c0 <HAL_RCC_OscConfig+0x5c4>)
 80025a2:	061b      	lsls	r3, r3, #24
 80025a4:	0f1b      	lsrs	r3, r3, #28
 80025a6:	5cd3      	ldrb	r3, [r2, r3]
 80025a8:	40d8      	lsrs	r0, r3
 80025aa:	4b86      	ldr	r3, [pc, #536]	; (80027c4 <HAL_RCC_OscConfig+0x5c8>)
 80025ac:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 80025ae:	4b86      	ldr	r3, [pc, #536]	; (80027c8 <HAL_RCC_OscConfig+0x5cc>)
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	f7fe fbcf 	bl	8000d54 <HAL_InitTick>
      if(status != HAL_OK)
 80025b6:	2800      	cmp	r0, #0
 80025b8:	d000      	beq.n	80025bc <HAL_RCC_OscConfig+0x3c0>
 80025ba:	e771      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
 80025bc:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025be:	06da      	lsls	r2, r3, #27
 80025c0:	d400      	bmi.n	80025c4 <HAL_RCC_OscConfig+0x3c8>
 80025c2:	e6bc      	b.n	800233e <HAL_RCC_OscConfig+0x142>
 80025c4:	e68f      	b.n	80022e6 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025c6:	4e7c      	ldr	r6, [pc, #496]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 80025c8:	4a80      	ldr	r2, [pc, #512]	; (80027cc <HAL_RCC_OscConfig+0x5d0>)
 80025ca:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80025cc:	4013      	ands	r3, r2
 80025ce:	6533      	str	r3, [r6, #80]	; 0x50
 80025d0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80025d2:	4a7f      	ldr	r2, [pc, #508]	; (80027d0 <HAL_RCC_OscConfig+0x5d4>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	6533      	str	r3, [r6, #80]	; 0x50
      tickstart = HAL_GetTick();
 80025d8:	f7fe fc02 	bl	8000de0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e2:	4b7c      	ldr	r3, [pc, #496]	; (80027d4 <HAL_RCC_OscConfig+0x5d8>)
      tickstart = HAL_GetTick();
 80025e4:	0007      	movs	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e6:	4699      	mov	r9, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025e8:	e004      	b.n	80025f4 <HAL_RCC_OscConfig+0x3f8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ea:	f7fe fbf9 	bl	8000de0 <HAL_GetTick>
 80025ee:	1bc0      	subs	r0, r0, r7
 80025f0:	4548      	cmp	r0, r9
 80025f2:	d814      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025f4:	4642      	mov	r2, r8
 80025f6:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80025f8:	4213      	tst	r3, r2
 80025fa:	d1f6      	bne.n	80025ea <HAL_RCC_OscConfig+0x3ee>
 80025fc:	e6fc      	b.n	80023f8 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025fe:	6833      	ldr	r3, [r6, #0]
 8002600:	433b      	orrs	r3, r7
 8002602:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002604:	f7fe fbec 	bl	8000de0 <HAL_GetTick>
 8002608:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260a:	6833      	ldr	r3, [r6, #0]
 800260c:	423b      	tst	r3, r7
 800260e:	d000      	beq.n	8002612 <HAL_RCC_OscConfig+0x416>
 8002610:	e6c7      	b.n	80023a2 <HAL_RCC_OscConfig+0x1a6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002612:	f7fe fbe5 	bl	8000de0 <HAL_GetTick>
 8002616:	4643      	mov	r3, r8
 8002618:	1ac0      	subs	r0, r0, r3
 800261a:	2864      	cmp	r0, #100	; 0x64
 800261c:	d9f5      	bls.n	800260a <HAL_RCC_OscConfig+0x40e>
            return HAL_TIMEOUT;
 800261e:	2003      	movs	r0, #3
 8002620:	e73e      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
      __HAL_RCC_LSI_DISABLE();
 8002622:	2201      	movs	r2, #1
 8002624:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002626:	4393      	bics	r3, r2
 8002628:	6533      	str	r3, [r6, #80]	; 0x50
      tickstart = HAL_GetTick();
 800262a:	f7fe fbd9 	bl	8000de0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800262e:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002630:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002632:	4698      	mov	r8, r3
 8002634:	e004      	b.n	8002640 <HAL_RCC_OscConfig+0x444>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002636:	f7fe fbd3 	bl	8000de0 <HAL_GetTick>
 800263a:	1bc0      	subs	r0, r0, r7
 800263c:	2802      	cmp	r0, #2
 800263e:	d8ee      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002640:	4642      	mov	r2, r8
 8002642:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002644:	421a      	tst	r2, r3
 8002646:	d1f6      	bne.n	8002636 <HAL_RCC_OscConfig+0x43a>
 8002648:	6823      	ldr	r3, [r4, #0]
 800264a:	e694      	b.n	8002376 <HAL_RCC_OscConfig+0x17a>
        __HAL_RCC_HSI_DISABLE();
 800264c:	2201      	movs	r2, #1
 800264e:	6833      	ldr	r3, [r6, #0]
 8002650:	4393      	bics	r3, r2
 8002652:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002654:	f7fe fbc4 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002658:	2304      	movs	r3, #4
        tickstart = HAL_GetTick();
 800265a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800265c:	4698      	mov	r8, r3
 800265e:	e004      	b.n	800266a <HAL_RCC_OscConfig+0x46e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002660:	f7fe fbbe 	bl	8000de0 <HAL_GetTick>
 8002664:	1bc0      	subs	r0, r0, r7
 8002666:	2802      	cmp	r0, #2
 8002668:	d8d9      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800266a:	4642      	mov	r2, r8
 800266c:	6833      	ldr	r3, [r6, #0]
 800266e:	421a      	tst	r2, r3
 8002670:	d1f6      	bne.n	8002660 <HAL_RCC_OscConfig+0x464>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	e7a3      	b.n	80025be <HAL_RCC_OscConfig+0x3c2>
        __HAL_RCC_MSI_DISABLE();
 8002676:	6833      	ldr	r3, [r6, #0]
 8002678:	4a54      	ldr	r2, [pc, #336]	; (80027cc <HAL_RCC_OscConfig+0x5d0>)
 800267a:	4013      	ands	r3, r2
 800267c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800267e:	f7fe fbaf 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002682:	2380      	movs	r3, #128	; 0x80
 8002684:	009b      	lsls	r3, r3, #2
        tickstart = HAL_GetTick();
 8002686:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002688:	4698      	mov	r8, r3
 800268a:	e004      	b.n	8002696 <HAL_RCC_OscConfig+0x49a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800268c:	f7fe fba8 	bl	8000de0 <HAL_GetTick>
 8002690:	1bc0      	subs	r0, r0, r7
 8002692:	2802      	cmp	r0, #2
 8002694:	d8c3      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002696:	4642      	mov	r2, r8
 8002698:	6833      	ldr	r3, [r6, #0]
 800269a:	4213      	tst	r3, r2
 800269c:	d1f6      	bne.n	800268c <HAL_RCC_OscConfig+0x490>
 800269e:	6823      	ldr	r3, [r4, #0]
 80026a0:	e64d      	b.n	800233e <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI48_DISABLE();
 80026a2:	2201      	movs	r2, #1
 80026a4:	68b3      	ldr	r3, [r6, #8]
 80026a6:	494c      	ldr	r1, [pc, #304]	; (80027d8 <HAL_RCC_OscConfig+0x5dc>)
 80026a8:	4393      	bics	r3, r2
 80026aa:	4a4c      	ldr	r2, [pc, #304]	; (80027dc <HAL_RCC_OscConfig+0x5e0>)
 80026ac:	60b3      	str	r3, [r6, #8]
 80026ae:	6a13      	ldr	r3, [r2, #32]
 80026b0:	400b      	ands	r3, r1
 80026b2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80026b4:	f7fe fb94 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026b8:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 80026ba:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026bc:	4698      	mov	r8, r3
 80026be:	e004      	b.n	80026ca <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026c0:	f7fe fb8e 	bl	8000de0 <HAL_GetTick>
 80026c4:	1bc0      	subs	r0, r0, r7
 80026c6:	2802      	cmp	r0, #2
 80026c8:	d8a9      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026ca:	4642      	mov	r2, r8
 80026cc:	68b3      	ldr	r3, [r6, #8]
 80026ce:	421a      	tst	r2, r3
 80026d0:	d1f6      	bne.n	80026c0 <HAL_RCC_OscConfig+0x4c4>
 80026d2:	e6b9      	b.n	8002448 <HAL_RCC_OscConfig+0x24c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	4a38      	ldr	r2, [pc, #224]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 80026d8:	02db      	lsls	r3, r3, #11
 80026da:	6811      	ldr	r1, [r2, #0]
 80026dc:	430b      	orrs	r3, r1
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	6813      	ldr	r3, [r2, #0]
 80026e2:	4303      	orrs	r3, r0
 80026e4:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026e6:	e710      	b.n	800250a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80026e8:	4a33      	ldr	r2, [pc, #204]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 80026ea:	493d      	ldr	r1, [pc, #244]	; (80027e0 <HAL_RCC_OscConfig+0x5e4>)
 80026ec:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80026ee:	400b      	ands	r3, r1
 80026f0:	6393      	str	r3, [r2, #56]	; 0x38
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	e685      	b.n	8002402 <HAL_RCC_OscConfig+0x206>
        __HAL_RCC_PLL_DISABLE();
 80026f6:	4d30      	ldr	r5, [pc, #192]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 80026f8:	4a3a      	ldr	r2, [pc, #232]	; (80027e4 <HAL_RCC_OscConfig+0x5e8>)
 80026fa:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026fc:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80026fe:	4013      	ands	r3, r2
 8002700:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002702:	f7fe fb6d 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002706:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8002708:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800270a:	e004      	b.n	8002716 <HAL_RCC_OscConfig+0x51a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800270c:	f7fe fb68 	bl	8000de0 <HAL_GetTick>
 8002710:	1b80      	subs	r0, r0, r6
 8002712:	2802      	cmp	r0, #2
 8002714:	d883      	bhi.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002716:	682b      	ldr	r3, [r5, #0]
 8002718:	423b      	tst	r3, r7
 800271a:	d1f7      	bne.n	800270c <HAL_RCC_OscConfig+0x510>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800271c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800271e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002720:	68ea      	ldr	r2, [r5, #12]
 8002722:	430b      	orrs	r3, r1
 8002724:	4930      	ldr	r1, [pc, #192]	; (80027e8 <HAL_RCC_OscConfig+0x5ec>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002726:	4e24      	ldr	r6, [pc, #144]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002728:	400a      	ands	r2, r1
 800272a:	4313      	orrs	r3, r2
 800272c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800272e:	4313      	orrs	r3, r2
 8002730:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	682a      	ldr	r2, [r5, #0]
 8002736:	045b      	lsls	r3, r3, #17
 8002738:	4313      	orrs	r3, r2
 800273a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800273c:	f7fe fb50 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002740:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002742:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002744:	04ad      	lsls	r5, r5, #18
 8002746:	e005      	b.n	8002754 <HAL_RCC_OscConfig+0x558>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002748:	f7fe fb4a 	bl	8000de0 <HAL_GetTick>
 800274c:	1b00      	subs	r0, r0, r4
 800274e:	2802      	cmp	r0, #2
 8002750:	d900      	bls.n	8002754 <HAL_RCC_OscConfig+0x558>
 8002752:	e764      	b.n	800261e <HAL_RCC_OscConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002754:	6833      	ldr	r3, [r6, #0]
 8002756:	422b      	tst	r3, r5
 8002758:	d0f6      	beq.n	8002748 <HAL_RCC_OscConfig+0x54c>
  return HAL_OK;
 800275a:	2000      	movs	r0, #0
 800275c:	e6a0      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800275e:	4a16      	ldr	r2, [pc, #88]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 8002760:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002762:	430b      	orrs	r3, r1
 8002764:	6513      	str	r3, [r2, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002766:	e633      	b.n	80023d0 <HAL_RCC_OscConfig+0x1d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002768:	2b01      	cmp	r3, #1
 800276a:	d100      	bne.n	800276e <HAL_RCC_OscConfig+0x572>
 800276c:	e697      	b.n	800249e <HAL_RCC_OscConfig+0x2a2>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276e:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        pll_config = RCC->CFGR;
 8002774:	68db      	ldr	r3, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002776:	0252      	lsls	r2, r2, #9
        return HAL_ERROR;
 8002778:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800277a:	401a      	ands	r2, r3
 800277c:	428a      	cmp	r2, r1
 800277e:	d000      	beq.n	8002782 <HAL_RCC_OscConfig+0x586>
 8002780:	e68e      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002782:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002784:	6b21      	ldr	r1, [r4, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002786:	0392      	lsls	r2, r2, #14
 8002788:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800278a:	428a      	cmp	r2, r1
 800278c:	d000      	beq.n	8002790 <HAL_RCC_OscConfig+0x594>
 800278e:	e687      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002790:	20c0      	movs	r0, #192	; 0xc0
 8002792:	0400      	lsls	r0, r0, #16
 8002794:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002796:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002798:	1a18      	subs	r0, r3, r0
 800279a:	1e43      	subs	r3, r0, #1
 800279c:	4198      	sbcs	r0, r3
        return HAL_ERROR;
 800279e:	b2c0      	uxtb	r0, r0
 80027a0:	e67e      	b.n	80024a0 <HAL_RCC_OscConfig+0x2a4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a2:	4b05      	ldr	r3, [pc, #20]	; (80027b8 <HAL_RCC_OscConfig+0x5bc>)
 80027a4:	3901      	subs	r1, #1
 80027a6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80027a8:	39ff      	subs	r1, #255	; 0xff
 80027aa:	4301      	orrs	r1, r0
 80027ac:	6519      	str	r1, [r3, #80]	; 0x50
 80027ae:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80027b0:	430a      	orrs	r2, r1
 80027b2:	651a      	str	r2, [r3, #80]	; 0x50
 80027b4:	e60c      	b.n	80023d0 <HAL_RCC_OscConfig+0x1d4>
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	40021000 	.word	0x40021000
 80027bc:	ffffe0ff 	.word	0xffffe0ff
 80027c0:	08003a08 	.word	0x08003a08
 80027c4:	20000000 	.word	0x20000000
 80027c8:	20000008 	.word	0x20000008
 80027cc:	fffffeff 	.word	0xfffffeff
 80027d0:	fffffbff 	.word	0xfffffbff
 80027d4:	00001388 	.word	0x00001388
 80027d8:	ffffdfff 	.word	0xffffdfff
 80027dc:	40010000 	.word	0x40010000
 80027e0:	efffffff 	.word	0xefffffff
 80027e4:	feffffff 	.word	0xfeffffff
 80027e8:	ff02ffff 	.word	0xff02ffff

080027ec <HAL_RCC_ClockConfig>:
{
 80027ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ee:	46ce      	mov	lr, r9
 80027f0:	4647      	mov	r7, r8
 80027f2:	0005      	movs	r5, r0
 80027f4:	000c      	movs	r4, r1
 80027f6:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 80027f8:	2800      	cmp	r0, #0
 80027fa:	d066      	beq.n	80028ca <HAL_RCC_ClockConfig+0xde>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027fc:	2201      	movs	r2, #1
 80027fe:	4e6b      	ldr	r6, [pc, #428]	; (80029ac <HAL_RCC_ClockConfig+0x1c0>)
 8002800:	6833      	ldr	r3, [r6, #0]
 8002802:	4013      	ands	r3, r2
 8002804:	428b      	cmp	r3, r1
 8002806:	d362      	bcc.n	80028ce <HAL_RCC_ClockConfig+0xe2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002808:	682b      	ldr	r3, [r5, #0]
 800280a:	079a      	lsls	r2, r3, #30
 800280c:	d506      	bpl.n	800281c <HAL_RCC_ClockConfig+0x30>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800280e:	20f0      	movs	r0, #240	; 0xf0
 8002810:	4967      	ldr	r1, [pc, #412]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002812:	68ca      	ldr	r2, [r1, #12]
 8002814:	4382      	bics	r2, r0
 8002816:	68a8      	ldr	r0, [r5, #8]
 8002818:	4302      	orrs	r2, r0
 800281a:	60ca      	str	r2, [r1, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281c:	07db      	lsls	r3, r3, #31
 800281e:	d52d      	bpl.n	800287c <HAL_RCC_ClockConfig+0x90>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002820:	4b63      	ldr	r3, [pc, #396]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002822:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002824:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002826:	2a02      	cmp	r2, #2
 8002828:	d04d      	beq.n	80028c6 <HAL_RCC_ClockConfig+0xda>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282a:	2a03      	cmp	r2, #3
 800282c:	d100      	bne.n	8002830 <HAL_RCC_ClockConfig+0x44>
 800282e:	e06f      	b.n	8002910 <HAL_RCC_ClockConfig+0x124>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002830:	2a01      	cmp	r2, #1
 8002832:	d100      	bne.n	8002836 <HAL_RCC_ClockConfig+0x4a>
 8002834:	e0a4      	b.n	8002980 <HAL_RCC_ClockConfig+0x194>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002836:	059b      	lsls	r3, r3, #22
 8002838:	d547      	bpl.n	80028ca <HAL_RCC_ClockConfig+0xde>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800283a:	2103      	movs	r1, #3
 800283c:	4e5c      	ldr	r6, [pc, #368]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 800283e:	68f3      	ldr	r3, [r6, #12]
 8002840:	438b      	bics	r3, r1
 8002842:	4313      	orrs	r3, r2
 8002844:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8002846:	f7fe facb 	bl	8000de0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284a:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800284c:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284e:	2b02      	cmp	r3, #2
 8002850:	d100      	bne.n	8002854 <HAL_RCC_ClockConfig+0x68>
 8002852:	e075      	b.n	8002940 <HAL_RCC_ClockConfig+0x154>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002854:	2b03      	cmp	r3, #3
 8002856:	d100      	bne.n	800285a <HAL_RCC_ClockConfig+0x6e>
 8002858:	e082      	b.n	8002960 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800285a:	2b01      	cmp	r3, #1
 800285c:	d100      	bne.n	8002860 <HAL_RCC_ClockConfig+0x74>
 800285e:	e094      	b.n	800298a <HAL_RCC_ClockConfig+0x19e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002860:	230c      	movs	r3, #12
 8002862:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002864:	4b53      	ldr	r3, [pc, #332]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002866:	4699      	mov	r9, r3
 8002868:	e004      	b.n	8002874 <HAL_RCC_ClockConfig+0x88>
 800286a:	f7fe fab9 	bl	8000de0 <HAL_GetTick>
 800286e:	1bc0      	subs	r0, r0, r7
 8002870:	4548      	cmp	r0, r9
 8002872:	d842      	bhi.n	80028fa <HAL_RCC_ClockConfig+0x10e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002874:	4642      	mov	r2, r8
 8002876:	68f3      	ldr	r3, [r6, #12]
 8002878:	421a      	tst	r2, r3
 800287a:	d1f6      	bne.n	800286a <HAL_RCC_ClockConfig+0x7e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800287c:	2201      	movs	r2, #1
 800287e:	4e4b      	ldr	r6, [pc, #300]	; (80029ac <HAL_RCC_ClockConfig+0x1c0>)
 8002880:	6833      	ldr	r3, [r6, #0]
 8002882:	4013      	ands	r3, r2
 8002884:	42a3      	cmp	r3, r4
 8002886:	d847      	bhi.n	8002918 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	682b      	ldr	r3, [r5, #0]
 800288a:	075a      	lsls	r2, r3, #29
 800288c:	d506      	bpl.n	800289c <HAL_RCC_ClockConfig+0xb0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800288e:	4948      	ldr	r1, [pc, #288]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002890:	4849      	ldr	r0, [pc, #292]	; (80029b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002892:	68ca      	ldr	r2, [r1, #12]
 8002894:	4002      	ands	r2, r0
 8002896:	68e8      	ldr	r0, [r5, #12]
 8002898:	4302      	orrs	r2, r0
 800289a:	60ca      	str	r2, [r1, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289c:	071b      	lsls	r3, r3, #28
 800289e:	d42e      	bmi.n	80028fe <HAL_RCC_ClockConfig+0x112>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028a0:	f7ff fc66 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 80028a4:	4b42      	ldr	r3, [pc, #264]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	4a45      	ldr	r2, [pc, #276]	; (80029bc <HAL_RCC_ClockConfig+0x1d0>)
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	061b      	lsls	r3, r3, #24
 80028ac:	0f1b      	lsrs	r3, r3, #28
 80028ae:	5cd3      	ldrb	r3, [r2, r3]
 80028b0:	40d8      	lsrs	r0, r3
 80028b2:	4b43      	ldr	r3, [pc, #268]	; (80029c0 <HAL_RCC_ClockConfig+0x1d4>)
 80028b4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80028b6:	4b43      	ldr	r3, [pc, #268]	; (80029c4 <HAL_RCC_ClockConfig+0x1d8>)
 80028b8:	6818      	ldr	r0, [r3, #0]
 80028ba:	f7fe fa4b 	bl	8000d54 <HAL_InitTick>
}
 80028be:	bcc0      	pop	{r6, r7}
 80028c0:	46b9      	mov	r9, r7
 80028c2:	46b0      	mov	r8, r6
 80028c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028c6:	039b      	lsls	r3, r3, #14
 80028c8:	d4b7      	bmi.n	800283a <HAL_RCC_ClockConfig+0x4e>
    return HAL_ERROR;
 80028ca:	2001      	movs	r0, #1
 80028cc:	e7f7      	b.n	80028be <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ce:	6833      	ldr	r3, [r6, #0]
 80028d0:	4393      	bics	r3, r2
 80028d2:	430b      	orrs	r3, r1
 80028d4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80028d6:	f7fe fa83 	bl	8000de0 <HAL_GetTick>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028da:	2301      	movs	r3, #1
 80028dc:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028de:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
    tickstart = HAL_GetTick();
 80028e0:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e2:	4699      	mov	r9, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e4:	4642      	mov	r2, r8
 80028e6:	6833      	ldr	r3, [r6, #0]
 80028e8:	4013      	ands	r3, r2
 80028ea:	42a3      	cmp	r3, r4
 80028ec:	d100      	bne.n	80028f0 <HAL_RCC_ClockConfig+0x104>
 80028ee:	e78b      	b.n	8002808 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f0:	f7fe fa76 	bl	8000de0 <HAL_GetTick>
 80028f4:	1bc0      	subs	r0, r0, r7
 80028f6:	4548      	cmp	r0, r9
 80028f8:	d9f4      	bls.n	80028e4 <HAL_RCC_ClockConfig+0xf8>
        return HAL_TIMEOUT;
 80028fa:	2003      	movs	r0, #3
 80028fc:	e7df      	b.n	80028be <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028fe:	492c      	ldr	r1, [pc, #176]	; (80029b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002900:	692b      	ldr	r3, [r5, #16]
 8002902:	68ca      	ldr	r2, [r1, #12]
 8002904:	4830      	ldr	r0, [pc, #192]	; (80029c8 <HAL_RCC_ClockConfig+0x1dc>)
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	4002      	ands	r2, r0
 800290a:	4313      	orrs	r3, r2
 800290c:	60cb      	str	r3, [r1, #12]
 800290e:	e7c7      	b.n	80028a0 <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002910:	019b      	lsls	r3, r3, #6
 8002912:	d492      	bmi.n	800283a <HAL_RCC_ClockConfig+0x4e>
    return HAL_ERROR;
 8002914:	2001      	movs	r0, #1
 8002916:	e7d2      	b.n	80028be <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002918:	6833      	ldr	r3, [r6, #0]
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291a:	0034      	movs	r4, r6
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291c:	4393      	bics	r3, r2
 800291e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002920:	f7fe fa5e 	bl	8000de0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002924:	4b23      	ldr	r3, [pc, #140]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
    tickstart = HAL_GetTick();
 8002926:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002928:	2601      	movs	r6, #1
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800292a:	4698      	mov	r8, r3
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	421e      	tst	r6, r3
 8002930:	d0aa      	beq.n	8002888 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002932:	f7fe fa55 	bl	8000de0 <HAL_GetTick>
 8002936:	1bc0      	subs	r0, r0, r7
 8002938:	4540      	cmp	r0, r8
 800293a:	d9f7      	bls.n	800292c <HAL_RCC_ClockConfig+0x140>
        return HAL_TIMEOUT;
 800293c:	2003      	movs	r0, #3
 800293e:	e7be      	b.n	80028be <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002940:	330a      	adds	r3, #10
 8002942:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002944:	4b1b      	ldr	r3, [pc, #108]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002946:	4699      	mov	r9, r3
 8002948:	e004      	b.n	8002954 <HAL_RCC_ClockConfig+0x168>
 800294a:	f7fe fa49 	bl	8000de0 <HAL_GetTick>
 800294e:	1bc0      	subs	r0, r0, r7
 8002950:	4548      	cmp	r0, r9
 8002952:	d8d2      	bhi.n	80028fa <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002954:	4642      	mov	r2, r8
 8002956:	68f3      	ldr	r3, [r6, #12]
 8002958:	4013      	ands	r3, r2
 800295a:	2b08      	cmp	r3, #8
 800295c:	d1f5      	bne.n	800294a <HAL_RCC_ClockConfig+0x15e>
 800295e:	e78d      	b.n	800287c <HAL_RCC_ClockConfig+0x90>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002960:	3309      	adds	r3, #9
 8002962:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002964:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002966:	4699      	mov	r9, r3
 8002968:	e004      	b.n	8002974 <HAL_RCC_ClockConfig+0x188>
 800296a:	f7fe fa39 	bl	8000de0 <HAL_GetTick>
 800296e:	1bc0      	subs	r0, r0, r7
 8002970:	4548      	cmp	r0, r9
 8002972:	d8c2      	bhi.n	80028fa <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002974:	4642      	mov	r2, r8
 8002976:	68f3      	ldr	r3, [r6, #12]
 8002978:	4013      	ands	r3, r2
 800297a:	2b0c      	cmp	r3, #12
 800297c:	d1f5      	bne.n	800296a <HAL_RCC_ClockConfig+0x17e>
 800297e:	e77d      	b.n	800287c <HAL_RCC_ClockConfig+0x90>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002980:	075b      	lsls	r3, r3, #29
 8002982:	d500      	bpl.n	8002986 <HAL_RCC_ClockConfig+0x19a>
 8002984:	e759      	b.n	800283a <HAL_RCC_ClockConfig+0x4e>
    return HAL_ERROR;
 8002986:	2001      	movs	r0, #1
 8002988:	e799      	b.n	80028be <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800298a:	330b      	adds	r3, #11
 800298c:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298e:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002990:	4699      	mov	r9, r3
 8002992:	e004      	b.n	800299e <HAL_RCC_ClockConfig+0x1b2>
 8002994:	f7fe fa24 	bl	8000de0 <HAL_GetTick>
 8002998:	1bc0      	subs	r0, r0, r7
 800299a:	4548      	cmp	r0, r9
 800299c:	d8ad      	bhi.n	80028fa <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800299e:	4642      	mov	r2, r8
 80029a0:	68f3      	ldr	r3, [r6, #12]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d1f5      	bne.n	8002994 <HAL_RCC_ClockConfig+0x1a8>
 80029a8:	e768      	b.n	800287c <HAL_RCC_ClockConfig+0x90>
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	40022000 	.word	0x40022000
 80029b0:	40021000 	.word	0x40021000
 80029b4:	00001388 	.word	0x00001388
 80029b8:	fffff8ff 	.word	0xfffff8ff
 80029bc:	08003a08 	.word	0x08003a08
 80029c0:	20000000 	.word	0x20000000
 80029c4:	20000008 	.word	0x20000008
 80029c8:	ffffc7ff 	.word	0xffffc7ff

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029cc:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80029ce:	4a05      	ldr	r2, [pc, #20]	; (80029e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	055b      	lsls	r3, r3, #21
 80029d4:	0f5b      	lsrs	r3, r3, #29
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	4a03      	ldr	r2, [pc, #12]	; (80029e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80029da:	6810      	ldr	r0, [r2, #0]
 80029dc:	40d8      	lsrs	r0, r3
}
 80029de:	4770      	bx	lr
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08003a18 	.word	0x08003a18
 80029e8:	20000000 	.word	0x20000000

080029ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029ec:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <HAL_RCC_GetPCLK2Freq+0x14>)
 80029ee:	4a05      	ldr	r2, [pc, #20]	; (8002a04 <HAL_RCC_GetPCLK2Freq+0x18>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	049b      	lsls	r3, r3, #18
 80029f4:	0f5b      	lsrs	r3, r3, #29
 80029f6:	5cd3      	ldrb	r3, [r2, r3]
 80029f8:	4a03      	ldr	r2, [pc, #12]	; (8002a08 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80029fa:	6810      	ldr	r0, [r2, #0]
 80029fc:	40d8      	lsrs	r0, r3
}
 80029fe:	4770      	bx	lr
 8002a00:	40021000 	.word	0x40021000
 8002a04:	08003a18 	.word	0x08003a18
 8002a08:	20000000 	.word	0x20000000

08002a0c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0e:	46ce      	mov	lr, r9
 8002a10:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a12:	6803      	ldr	r3, [r0, #0]
{
 8002a14:	0004      	movs	r4, r0
 8002a16:	b580      	push	{r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a18:	069a      	lsls	r2, r3, #26
 8002a1a:	d52d      	bpl.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x6c>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1c:	2380      	movs	r3, #128	; 0x80
 8002a1e:	4a6f      	ldr	r2, [pc, #444]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a20:	055b      	lsls	r3, r3, #21
 8002a22:	6b91      	ldr	r1, [r2, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8002a24:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a26:	4219      	tst	r1, r3
 8002a28:	d061      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2a:	2680      	movs	r6, #128	; 0x80
 8002a2c:	4d6c      	ldr	r5, [pc, #432]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a2e:	0076      	lsls	r6, r6, #1
 8002a30:	682b      	ldr	r3, [r5, #0]
 8002a32:	4233      	tst	r3, r6
 8002a34:	d065      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a36:	6865      	ldr	r5, [r4, #4]
 8002a38:	22c0      	movs	r2, #192	; 0xc0
 8002a3a:	0028      	movs	r0, r5
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a3c:	4967      	ldr	r1, [pc, #412]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a3e:	0392      	lsls	r2, r2, #14
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a40:	680b      	ldr	r3, [r1, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a42:	4010      	ands	r0, r2
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a44:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a46:	4298      	cmp	r0, r3
 8002a48:	d100      	bne.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002a4a:	e0a1      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x184>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002a4c:	23c0      	movs	r3, #192	; 0xc0
 8002a4e:	002a      	movs	r2, r5
 8002a50:	029b      	lsls	r3, r3, #10
 8002a52:	401a      	ands	r2, r3
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d066      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x11a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002a58:	6d08      	ldr	r0, [r1, #80]	; 0x50
 8002a5a:	0001      	movs	r1, r0
 8002a5c:	4019      	ands	r1, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a5e:	4218      	tst	r0, r3
 8002a60:	d169      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	485d      	ldr	r0, [pc, #372]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a66:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	6502      	str	r2, [r0, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a6c:	2f01      	cmp	r7, #1
 8002a6e:	d103      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a70:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002a72:	495c      	ldr	r1, [pc, #368]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002a74:	400a      	ands	r2, r1
 8002a76:	6382      	str	r2, [r0, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a78:	07da      	lsls	r2, r3, #31
 8002a7a:	d506      	bpl.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a7c:	2003      	movs	r0, #3
 8002a7e:	4957      	ldr	r1, [pc, #348]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a80:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002a82:	4382      	bics	r2, r0
 8002a84:	68a0      	ldr	r0, [r4, #8]
 8002a86:	4302      	orrs	r2, r0
 8002a88:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a8a:	079a      	lsls	r2, r3, #30
 8002a8c:	d506      	bpl.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a8e:	200c      	movs	r0, #12
 8002a90:	4952      	ldr	r1, [pc, #328]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a92:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002a94:	4382      	bics	r2, r0
 8002a96:	68e0      	ldr	r0, [r4, #12]
 8002a98:	4302      	orrs	r2, r0
 8002a9a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a9c:	075a      	lsls	r2, r3, #29
 8002a9e:	d506      	bpl.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002aa0:	494e      	ldr	r1, [pc, #312]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa2:	4851      	ldr	r0, [pc, #324]	; (8002be8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002aa4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002aa6:	4002      	ands	r2, r0
 8002aa8:	6920      	ldr	r0, [r4, #16]
 8002aaa:	4302      	orrs	r2, r0
 8002aac:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002aae:	071a      	lsls	r2, r3, #28
 8002ab0:	d506      	bpl.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ab2:	494a      	ldr	r1, [pc, #296]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ab4:	484d      	ldr	r0, [pc, #308]	; (8002bec <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ab6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002ab8:	4002      	ands	r2, r0
 8002aba:	6960      	ldr	r0, [r4, #20]
 8002abc:	4302      	orrs	r2, r0
 8002abe:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ac0:	065a      	lsls	r2, r3, #25
 8002ac2:	d506      	bpl.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ac4:	4945      	ldr	r1, [pc, #276]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ac6:	484a      	ldr	r0, [pc, #296]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002ac8:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002aca:	4002      	ands	r2, r0
 8002acc:	69e0      	ldr	r0, [r4, #28]
 8002ace:	4302      	orrs	r2, r0
 8002ad0:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8002ad2:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ad4:	061b      	lsls	r3, r3, #24
 8002ad6:	d506      	bpl.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0xda>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002ad8:	4a40      	ldr	r2, [pc, #256]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ada:	4946      	ldr	r1, [pc, #280]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002adc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002ade:	400b      	ands	r3, r1
 8002ae0:	69a1      	ldr	r1, [r4, #24]
 8002ae2:	430b      	orrs	r3, r1
 8002ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8002ae6:	bcc0      	pop	{r6, r7}
 8002ae8:	46b9      	mov	r9, r7
 8002aea:	46b0      	mov	r8, r6
 8002aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af0:	6b91      	ldr	r1, [r2, #56]	; 0x38
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af2:	4d3b      	ldr	r5, [pc, #236]	; (8002be0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	430b      	orrs	r3, r1
 8002af6:	6393      	str	r3, [r2, #56]	; 0x38
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	682b      	ldr	r3, [r5, #0]
 8002afa:	0076      	lsls	r6, r6, #1
      pwrclkchanged = SET;
 8002afc:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	4233      	tst	r3, r6
 8002b00:	d199      	bne.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b02:	682b      	ldr	r3, [r5, #0]
 8002b04:	4333      	orrs	r3, r6
 8002b06:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002b08:	f7fe f96a 	bl	8000de0 <HAL_GetTick>
 8002b0c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0e:	682b      	ldr	r3, [r5, #0]
 8002b10:	4233      	tst	r3, r6
 8002b12:	d000      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8002b14:	e78f      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x2a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b16:	f7fe f963 	bl	8000de0 <HAL_GetTick>
 8002b1a:	4643      	mov	r3, r8
 8002b1c:	1ac0      	subs	r0, r0, r3
 8002b1e:	2864      	cmp	r0, #100	; 0x64
 8002b20:	d9f5      	bls.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x102>
          return HAL_TIMEOUT;
 8002b22:	2003      	movs	r0, #3
 8002b24:	e7df      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0xda>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002b26:	680b      	ldr	r3, [r1, #0]
 8002b28:	039b      	lsls	r3, r3, #14
 8002b2a:	d454      	bmi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b2c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8002b2e:	0019      	movs	r1, r3
 8002b30:	4011      	ands	r1, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b32:	4213      	tst	r3, r2
 8002b34:	d04d      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b36:	6823      	ldr	r3, [r4, #0]
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b38:	4291      	cmp	r1, r2
 8002b3a:	d018      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x162>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b3c:	0699      	lsls	r1, r3, #26
 8002b3e:	d516      	bpl.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x162>
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b40:	4e26      	ldr	r6, [pc, #152]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b42:	6d31      	ldr	r1, [r6, #80]	; 0x50
 8002b44:	468c      	mov	ip, r1
 8002b46:	4660      	mov	r0, ip
 8002b48:	492b      	ldr	r1, [pc, #172]	; (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002b4a:	4001      	ands	r1, r0
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b4c:	6d30      	ldr	r0, [r6, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b4e:	4689      	mov	r9, r1
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b50:	4680      	mov	r8, r0
 8002b52:	2080      	movs	r0, #128	; 0x80
 8002b54:	4641      	mov	r1, r8
 8002b56:	0300      	lsls	r0, r0, #12
 8002b58:	4308      	orrs	r0, r1
 8002b5a:	6530      	str	r0, [r6, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b5c:	6d30      	ldr	r0, [r6, #80]	; 0x50
 8002b5e:	4927      	ldr	r1, [pc, #156]	; (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002b60:	4008      	ands	r0, r1
      RCC->CSR = temp_reg;
 8002b62:	4649      	mov	r1, r9
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b64:	6530      	str	r0, [r6, #80]	; 0x50
      RCC->CSR = temp_reg;
 8002b66:	6531      	str	r1, [r6, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002b68:	4661      	mov	r1, ip
 8002b6a:	05c9      	lsls	r1, r1, #23
 8002b6c:	d419      	bmi.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b6e:	21c0      	movs	r1, #192	; 0xc0
 8002b70:	0289      	lsls	r1, r1, #10
 8002b72:	428a      	cmp	r2, r1
 8002b74:	d000      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002b76:	e775      	b.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8002b78:	20c0      	movs	r0, #192	; 0xc0
 8002b7a:	0380      	lsls	r0, r0, #14
 8002b7c:	4028      	ands	r0, r5
 8002b7e:	4917      	ldr	r1, [pc, #92]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b80:	4d1f      	ldr	r5, [pc, #124]	; (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002b82:	680a      	ldr	r2, [r1, #0]
 8002b84:	402a      	ands	r2, r5
 8002b86:	4302      	orrs	r2, r0
 8002b88:	600a      	str	r2, [r1, #0]
 8002b8a:	22c0      	movs	r2, #192	; 0xc0
 8002b8c:	0292      	lsls	r2, r2, #10
 8002b8e:	e769      	b.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x58>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b90:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8002b92:	22c0      	movs	r2, #192	; 0xc0
 8002b94:	0019      	movs	r1, r3
 8002b96:	0292      	lsls	r2, r2, #10
 8002b98:	4011      	ands	r1, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b9a:	4213      	tst	r3, r2
 8002b9c:	d016      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002b9e:	402a      	ands	r2, r5
 8002ba0:	e7c9      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        tickstart = HAL_GetTick();
 8002ba2:	f7fe f91d 	bl	8000de0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bac:	4b15      	ldr	r3, [pc, #84]	; (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
        tickstart = HAL_GetTick();
 8002bae:	0005      	movs	r5, r0
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb0:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bb2:	e004      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7fe f914 	bl	8000de0 <HAL_GetTick>
 8002bb8:	1b40      	subs	r0, r0, r5
 8002bba:	4548      	cmp	r0, r9
 8002bbc:	d8b1      	bhi.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bbe:	4642      	mov	r2, r8
 8002bc0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002bc2:	4213      	tst	r3, r2
 8002bc4:	d0f6      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002bc6:	22c0      	movs	r2, #192	; 0xc0
 8002bc8:	6865      	ldr	r5, [r4, #4]
 8002bca:	0292      	lsls	r2, r2, #10
 8002bcc:	6823      	ldr	r3, [r4, #0]
 8002bce:	402a      	ands	r2, r5
 8002bd0:	e7cd      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x162>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	e7d3      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x172>
          return HAL_ERROR;
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	e785      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40007000 	.word	0x40007000
 8002be4:	efffffff 	.word	0xefffffff
 8002be8:	fffff3ff 	.word	0xfffff3ff
 8002bec:	ffffcfff 	.word	0xffffcfff
 8002bf0:	fbffffff 	.word	0xfbffffff
 8002bf4:	fff3ffff 	.word	0xfff3ffff
 8002bf8:	fffcffff 	.word	0xfffcffff
 8002bfc:	fff7ffff 	.word	0xfff7ffff
 8002c00:	ffcfffff 	.word	0xffcfffff
 8002c04:	00001388 	.word	0x00001388

08002c08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c0a:	46ce      	mov	lr, r9
 8002c0c:	4647      	mov	r7, r8
 8002c0e:	0004      	movs	r4, r0
 8002c10:	b580      	push	{r7, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c12:	2800      	cmp	r0, #0
 8002c14:	d06a      	beq.n	8002cec <HAL_SPI_Init+0xe4>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c16:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	d04f      	beq.n	8002cbc <HAL_SPI_Init+0xb4>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c20:	6163      	str	r3, [r4, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c22:	2300      	movs	r3, #0
 8002c24:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c26:	3351      	adds	r3, #81	; 0x51
 8002c28:	5ce3      	ldrb	r3, [r4, r3]
 8002c2a:	2600      	movs	r6, #0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d052      	beq.n	8002cd6 <HAL_SPI_Init+0xce>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c30:	2351      	movs	r3, #81	; 0x51
 8002c32:	4698      	mov	r8, r3
 8002c34:	4642      	mov	r2, r8
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c36:	2784      	movs	r7, #132	; 0x84
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c38:	3b4f      	subs	r3, #79	; 0x4f
 8002c3a:	54a3      	strb	r3, [r4, r2]
  __HAL_SPI_DISABLE(hspi);
 8002c3c:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c3e:	6865      	ldr	r5, [r4, #4]
  __HAL_SPI_DISABLE(hspi);
 8002c40:	6811      	ldr	r1, [r2, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c42:	469c      	mov	ip, r3
  __HAL_SPI_DISABLE(hspi);
 8002c44:	333e      	adds	r3, #62	; 0x3e
 8002c46:	4399      	bics	r1, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c48:	33c4      	adds	r3, #196	; 0xc4
 8002c4a:	402b      	ands	r3, r5
 8002c4c:	68a5      	ldr	r5, [r4, #8]
 8002c4e:	023f      	lsls	r7, r7, #8
 8002c50:	402f      	ands	r7, r5
 8002c52:	433b      	orrs	r3, r7
 8002c54:	2780      	movs	r7, #128	; 0x80
 8002c56:	68e5      	ldr	r5, [r4, #12]
 8002c58:	013f      	lsls	r7, r7, #4
 8002c5a:	402f      	ands	r7, r5
 8002c5c:	433b      	orrs	r3, r7
 8002c5e:	4667      	mov	r7, ip
 8002c60:	6925      	ldr	r5, [r4, #16]
  __HAL_SPI_DISABLE(hspi);
 8002c62:	6011      	str	r1, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c64:	402f      	ands	r7, r5
 8002c66:	2501      	movs	r5, #1
 8002c68:	46a9      	mov	r9, r5
 8002c6a:	433b      	orrs	r3, r7
 8002c6c:	464f      	mov	r7, r9
 8002c6e:	6965      	ldr	r5, [r4, #20]
 8002c70:	69a1      	ldr	r1, [r4, #24]
 8002c72:	403d      	ands	r5, r7
 8002c74:	432b      	orrs	r3, r5
 8002c76:	2580      	movs	r5, #128	; 0x80
 8002c78:	00ad      	lsls	r5, r5, #2
 8002c7a:	400d      	ands	r5, r1
 8002c7c:	432b      	orrs	r3, r5
 8002c7e:	2538      	movs	r5, #56	; 0x38
 8002c80:	69e7      	ldr	r7, [r4, #28]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002c82:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c84:	403d      	ands	r5, r7
 8002c86:	432b      	orrs	r3, r5
 8002c88:	2580      	movs	r5, #128	; 0x80
 8002c8a:	6a27      	ldr	r7, [r4, #32]
 8002c8c:	403d      	ands	r5, r7
 8002c8e:	432b      	orrs	r3, r5
 8002c90:	4333      	orrs	r3, r6
 8002c92:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002c94:	2304      	movs	r3, #4
 8002c96:	4019      	ands	r1, r3
 8002c98:	330c      	adds	r3, #12
 8002c9a:	4018      	ands	r0, r3
 8002c9c:	4308      	orrs	r0, r1
 8002c9e:	6050      	str	r0, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ca0:	69d3      	ldr	r3, [r2, #28]
 8002ca2:	4913      	ldr	r1, [pc, #76]	; (8002cf0 <HAL_SPI_Init+0xe8>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8002ca4:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ca6:	400b      	ands	r3, r1
 8002ca8:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002caa:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002cac:	464a      	mov	r2, r9
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cae:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cb0:	4643      	mov	r3, r8
 8002cb2:	54e2      	strb	r2, [r4, r3]
}
 8002cb4:	bcc0      	pop	{r6, r7}
 8002cb6:	46b9      	mov	r9, r7
 8002cb8:	46b0      	mov	r8, r6
 8002cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cbc:	2382      	movs	r3, #130	; 0x82
 8002cbe:	6862      	ldr	r2, [r4, #4]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d0ad      	beq.n	8002c22 <HAL_SPI_Init+0x1a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc6:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cc8:	61e0      	str	r0, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cca:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ccc:	3351      	adds	r3, #81	; 0x51
 8002cce:	5ce3      	ldrb	r3, [r4, r3]
 8002cd0:	2600      	movs	r6, #0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1ac      	bne.n	8002c30 <HAL_SPI_Init+0x28>
    hspi->Lock = HAL_UNLOCKED;
 8002cd6:	3350      	adds	r3, #80	; 0x50
 8002cd8:	54e6      	strb	r6, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8002cda:	2680      	movs	r6, #128	; 0x80
 8002cdc:	0020      	movs	r0, r4
 8002cde:	f7fd fe4d 	bl	800097c <HAL_SPI_MspInit>
 8002ce2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ce4:	01b6      	lsls	r6, r6, #6
 8002ce6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002ce8:	401e      	ands	r6, r3
 8002cea:	e7a1      	b.n	8002c30 <HAL_SPI_Init+0x28>
    return HAL_ERROR;
 8002cec:	2001      	movs	r0, #1
 8002cee:	e7e1      	b.n	8002cb4 <HAL_SPI_Init+0xac>
 8002cf0:	fffff7ff 	.word	0xfffff7ff

08002cf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cf4:	b510      	push	{r4, lr}
 8002cf6:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cf8:	d039      	beq.n	8002d6e <HAL_TIM_Base_Init+0x7a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cfa:	2339      	movs	r3, #57	; 0x39
 8002cfc:	5cc3      	ldrb	r3, [r0, r3]
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d02f      	beq.n	8002d64 <HAL_TIM_Base_Init+0x70>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d04:	2339      	movs	r3, #57	; 0x39
 8002d06:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d08:	2180      	movs	r1, #128	; 0x80
  htim->State = HAL_TIM_STATE_BUSY;
 8002d0a:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d0c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d0e:	05c9      	lsls	r1, r1, #23
  tmpcr1 = TIMx->CR1;
 8002d10:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d12:	428a      	cmp	r2, r1
 8002d14:	d005      	beq.n	8002d22 <HAL_TIM_Base_Init+0x2e>
 8002d16:	4917      	ldr	r1, [pc, #92]	; (8002d74 <HAL_TIM_Base_Init+0x80>)
 8002d18:	428a      	cmp	r2, r1
 8002d1a:	d002      	beq.n	8002d22 <HAL_TIM_Base_Init+0x2e>
 8002d1c:	4916      	ldr	r1, [pc, #88]	; (8002d78 <HAL_TIM_Base_Init+0x84>)
 8002d1e:	428a      	cmp	r2, r1
 8002d20:	d107      	bne.n	8002d32 <HAL_TIM_Base_Init+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d22:	2170      	movs	r1, #112	; 0x70
 8002d24:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 8002d26:	68a1      	ldr	r1, [r4, #8]
 8002d28:	430b      	orrs	r3, r1
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2a:	4914      	ldr	r1, [pc, #80]	; (8002d7c <HAL_TIM_Base_Init+0x88>)
 8002d2c:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d2e:	6921      	ldr	r1, [r4, #16]
 8002d30:	430b      	orrs	r3, r1
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d32:	2180      	movs	r1, #128	; 0x80
 8002d34:	438b      	bics	r3, r1
 8002d36:	6961      	ldr	r1, [r4, #20]
  return HAL_OK;
 8002d38:	2000      	movs	r0, #0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d3a:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8002d3c:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d3e:	68e3      	ldr	r3, [r4, #12]
 8002d40:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d42:	6863      	ldr	r3, [r4, #4]
 8002d44:	6293      	str	r3, [r2, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d46:	2301      	movs	r3, #1
 8002d48:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d4a:	223e      	movs	r2, #62	; 0x3e
 8002d4c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d4e:	3a04      	subs	r2, #4
 8002d50:	54a3      	strb	r3, [r4, r2]
 8002d52:	3201      	adds	r2, #1
 8002d54:	54a3      	strb	r3, [r4, r2]
 8002d56:	3201      	adds	r2, #1
 8002d58:	54a3      	strb	r3, [r4, r2]
 8002d5a:	3201      	adds	r2, #1
 8002d5c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8002d5e:	3a04      	subs	r2, #4
 8002d60:	54a3      	strb	r3, [r4, r2]
}
 8002d62:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002d64:	3338      	adds	r3, #56	; 0x38
 8002d66:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8002d68:	f7fd ff32 	bl	8000bd0 <HAL_TIM_Base_MspInit>
 8002d6c:	e7ca      	b.n	8002d04 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8002d6e:	2001      	movs	r0, #1
 8002d70:	e7f7      	b.n	8002d62 <HAL_TIM_Base_Init+0x6e>
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	40010800 	.word	0x40010800
 8002d78:	40011400 	.word	0x40011400
 8002d7c:	fffffcff 	.word	0xfffffcff

08002d80 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002d80:	2338      	movs	r3, #56	; 0x38
{
 8002d82:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002d84:	5cc2      	ldrb	r2, [r0, r3]
 8002d86:	2a01      	cmp	r2, #1
 8002d88:	d100      	bne.n	8002d8c <HAL_TIM_ConfigClockSource+0xc>
 8002d8a:	e070      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0xee>
 8002d8c:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8e:	2202      	movs	r2, #2
  __HAL_LOCK(htim);
 8002d90:	54c4      	strb	r4, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8002d92:	3301      	adds	r3, #1
 8002d94:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8002d96:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d98:	4d4a      	ldr	r5, [pc, #296]	; (8002ec4 <HAL_TIM_ConfigClockSource+0x144>)
  tmpsmcr = htim->Instance->SMCR;
 8002d9a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d9c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8002d9e:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002da0:	680b      	ldr	r3, [r1, #0]
 8002da2:	2b60      	cmp	r3, #96	; 0x60
 8002da4:	d065      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0xf2>
 8002da6:	d82f      	bhi.n	8002e08 <HAL_TIM_ConfigClockSource+0x88>
 8002da8:	2b40      	cmp	r3, #64	; 0x40
 8002daa:	d049      	beq.n	8002e40 <HAL_TIM_ConfigClockSource+0xc0>
 8002dac:	d91f      	bls.n	8002dee <HAL_TIM_ConfigClockSource+0x6e>
 8002dae:	2b50      	cmp	r3, #80	; 0x50
 8002db0:	d115      	bne.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002db2:	684d      	ldr	r5, [r1, #4]
 8002db4:	68cb      	ldr	r3, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002db6:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002db8:	6a16      	ldr	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dba:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dbc:	43a6      	bics	r6, r4
 8002dbe:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dc0:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8002dc2:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dc4:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dc6:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dc8:	240a      	movs	r4, #10
 8002dca:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8002dcc:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dce:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8002dd0:	6211      	str	r1, [r2, #32]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dd2:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8002dd4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dd6:	438b      	bics	r3, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dd8:	3919      	subs	r1, #25
 8002dda:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ddc:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002dde:	2339      	movs	r3, #57	; 0x39
 8002de0:	2201      	movs	r2, #1
 8002de2:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 8002de4:	2200      	movs	r2, #0
 8002de6:	3b01      	subs	r3, #1
 8002de8:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8002dea:	2000      	movs	r0, #0
}
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002dee:	2b20      	cmp	r3, #32
 8002df0:	d002      	beq.n	8002df8 <HAL_TIM_ConfigClockSource+0x78>
 8002df2:	d920      	bls.n	8002e36 <HAL_TIM_ConfigClockSource+0xb6>
 8002df4:	2b30      	cmp	r3, #48	; 0x30
 8002df6:	d1f2      	bne.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
  tmpsmcr &= ~TIM_SMCR_TS;
 8002df8:	2470      	movs	r4, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8002dfa:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dfc:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dfe:	430b      	orrs	r3, r1
 8002e00:	2107      	movs	r1, #7
 8002e02:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002e04:	6093      	str	r3, [r2, #8]
}
 8002e06:	e7ea      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 8002e08:	2b70      	cmp	r3, #112	; 0x70
 8002e0a:	d04b      	beq.n	8002ea4 <HAL_TIM_ConfigClockSource+0x124>
 8002e0c:	2480      	movs	r4, #128	; 0x80
 8002e0e:	01a4      	lsls	r4, r4, #6
 8002e10:	42a3      	cmp	r3, r4
 8002e12:	d1e4      	bne.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e14:	6893      	ldr	r3, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e16:	4c2c      	ldr	r4, [pc, #176]	; (8002ec8 <HAL_TIM_ConfigClockSource+0x148>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e18:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e1a:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e1c:	688b      	ldr	r3, [r1, #8]
 8002e1e:	68c9      	ldr	r1, [r1, #12]
 8002e20:	432b      	orrs	r3, r5
 8002e22:	0209      	lsls	r1, r1, #8
 8002e24:	430b      	orrs	r3, r1
 8002e26:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e28:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e2a:	2380      	movs	r3, #128	; 0x80
 8002e2c:	6891      	ldr	r1, [r2, #8]
 8002e2e:	01db      	lsls	r3, r3, #7
 8002e30:	430b      	orrs	r3, r1
 8002e32:	6093      	str	r3, [r2, #8]
      break;
 8002e34:	e7d3      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 8002e36:	2110      	movs	r1, #16
 8002e38:	001c      	movs	r4, r3
 8002e3a:	438c      	bics	r4, r1
 8002e3c:	d1cf      	bne.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
 8002e3e:	e7db      	b.n	8002df8 <HAL_TIM_ConfigClockSource+0x78>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e40:	684d      	ldr	r5, [r1, #4]
 8002e42:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8002e44:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e46:	6a16      	ldr	r6, [r2, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e48:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e4a:	43a6      	bics	r6, r4
 8002e4c:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e4e:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8002e50:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e52:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e54:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e56:	240a      	movs	r4, #10
 8002e58:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8002e5a:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8002e5c:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8002e5e:	6211      	str	r1, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e60:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8002e62:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e64:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e66:	3929      	subs	r1, #41	; 0x29
 8002e68:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002e6a:	6093      	str	r3, [r2, #8]
}
 8002e6c:	e7b7      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
  __HAL_LOCK(htim);
 8002e6e:	2002      	movs	r0, #2
 8002e70:	e7bc      	b.n	8002dec <HAL_TIM_ConfigClockSource+0x6c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e72:	2510      	movs	r5, #16
 8002e74:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e76:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e78:	43ac      	bics	r4, r5
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e7a:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e7c:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e7e:	6995      	ldr	r5, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e80:	4e12      	ldr	r6, [pc, #72]	; (8002ecc <HAL_TIM_ConfigClockSource+0x14c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e82:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e84:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e86:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e88:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8002e8a:	6a14      	ldr	r4, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8002e8c:	6191      	str	r1, [r2, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e8e:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e90:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	4323      	orrs	r3, r4
  TIMx->CCER = tmpccer;
 8002e96:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8002e98:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e9a:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e9c:	3909      	subs	r1, #9
 8002e9e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002ea0:	6093      	str	r3, [r2, #8]
}
 8002ea2:	e79c      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
  tmpsmcr = TIMx->SMCR;
 8002ea4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea6:	4c08      	ldr	r4, [pc, #32]	; (8002ec8 <HAL_TIM_ConfigClockSource+0x148>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ea8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eaa:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eac:	688b      	ldr	r3, [r1, #8]
 8002eae:	68c9      	ldr	r1, [r1, #12]
 8002eb0:	432b      	orrs	r3, r5
 8002eb2:	0209      	lsls	r1, r1, #8
 8002eb4:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eb6:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eb8:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8002eba:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002ebc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ebe:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8002ec0:	6093      	str	r3, [r2, #8]
      break;
 8002ec2:	e78c      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x5e>
 8002ec4:	ffff0088 	.word	0xffff0088
 8002ec8:	ffff00ff 	.word	0xffff00ff
 8002ecc:	ffff0fff 	.word	0xffff0fff

08002ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ed0:	2338      	movs	r3, #56	; 0x38
{
 8002ed2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002ed4:	5cc3      	ldrb	r3, [r0, r3]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d021      	beq.n	8002f1e <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eda:	2339      	movs	r3, #57	; 0x39
 8002edc:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ede:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee0:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 8002ee2:	6803      	ldr	r3, [r0, #0]
 8002ee4:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002ee6:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ee8:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002eea:	680d      	ldr	r5, [r1, #0]
 8002eec:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ef0:	2280      	movs	r2, #128	; 0x80
 8002ef2:	05d2      	lsls	r2, r2, #23
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d005      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8002ef8:	4a0a      	ldr	r2, [pc, #40]	; (8002f24 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d002      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d104      	bne.n	8002f0e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f04:	2280      	movs	r2, #128	; 0x80
 8002f06:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f08:	684a      	ldr	r2, [r1, #4]
 8002f0a:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f0c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f0e:	2339      	movs	r3, #57	; 0x39
 8002f10:	2201      	movs	r2, #1
 8002f12:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8002f14:	2200      	movs	r2, #0
 8002f16:	3b01      	subs	r3, #1
 8002f18:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002f1a:	2000      	movs	r0, #0
}
 8002f1c:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002f1e:	2002      	movs	r0, #2
 8002f20:	e7fc      	b.n	8002f1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	40010800 	.word	0x40010800
 8002f28:	40011400 	.word	0x40011400

08002f2c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f2c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002f2e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f30:	07da      	lsls	r2, r3, #31
 8002f32:	d506      	bpl.n	8002f42 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f34:	6801      	ldr	r1, [r0, #0]
 8002f36:	4c28      	ldr	r4, [pc, #160]	; (8002fd8 <UART_AdvFeatureConfig+0xac>)
 8002f38:	684a      	ldr	r2, [r1, #4]
 8002f3a:	4022      	ands	r2, r4
 8002f3c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002f3e:	4322      	orrs	r2, r4
 8002f40:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f42:	079a      	lsls	r2, r3, #30
 8002f44:	d506      	bpl.n	8002f54 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f46:	6801      	ldr	r1, [r0, #0]
 8002f48:	4c24      	ldr	r4, [pc, #144]	; (8002fdc <UART_AdvFeatureConfig+0xb0>)
 8002f4a:	684a      	ldr	r2, [r1, #4]
 8002f4c:	4022      	ands	r2, r4
 8002f4e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002f50:	4322      	orrs	r2, r4
 8002f52:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f54:	075a      	lsls	r2, r3, #29
 8002f56:	d506      	bpl.n	8002f66 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f58:	6801      	ldr	r1, [r0, #0]
 8002f5a:	4c21      	ldr	r4, [pc, #132]	; (8002fe0 <UART_AdvFeatureConfig+0xb4>)
 8002f5c:	684a      	ldr	r2, [r1, #4]
 8002f5e:	4022      	ands	r2, r4
 8002f60:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002f62:	4322      	orrs	r2, r4
 8002f64:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f66:	071a      	lsls	r2, r3, #28
 8002f68:	d506      	bpl.n	8002f78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f6a:	6801      	ldr	r1, [r0, #0]
 8002f6c:	4c1d      	ldr	r4, [pc, #116]	; (8002fe4 <UART_AdvFeatureConfig+0xb8>)
 8002f6e:	684a      	ldr	r2, [r1, #4]
 8002f70:	4022      	ands	r2, r4
 8002f72:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002f74:	4322      	orrs	r2, r4
 8002f76:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f78:	06da      	lsls	r2, r3, #27
 8002f7a:	d506      	bpl.n	8002f8a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f7c:	6801      	ldr	r1, [r0, #0]
 8002f7e:	4c1a      	ldr	r4, [pc, #104]	; (8002fe8 <UART_AdvFeatureConfig+0xbc>)
 8002f80:	688a      	ldr	r2, [r1, #8]
 8002f82:	4022      	ands	r2, r4
 8002f84:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002f86:	4322      	orrs	r2, r4
 8002f88:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f8a:	069a      	lsls	r2, r3, #26
 8002f8c:	d506      	bpl.n	8002f9c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f8e:	6801      	ldr	r1, [r0, #0]
 8002f90:	4c16      	ldr	r4, [pc, #88]	; (8002fec <UART_AdvFeatureConfig+0xc0>)
 8002f92:	688a      	ldr	r2, [r1, #8]
 8002f94:	4022      	ands	r2, r4
 8002f96:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002f98:	4322      	orrs	r2, r4
 8002f9a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f9c:	065a      	lsls	r2, r3, #25
 8002f9e:	d50a      	bpl.n	8002fb6 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fa0:	6801      	ldr	r1, [r0, #0]
 8002fa2:	4d13      	ldr	r5, [pc, #76]	; (8002ff0 <UART_AdvFeatureConfig+0xc4>)
 8002fa4:	684a      	ldr	r2, [r1, #4]
 8002fa6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002fa8:	402a      	ands	r2, r5
 8002faa:	4322      	orrs	r2, r4
 8002fac:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fae:	2280      	movs	r2, #128	; 0x80
 8002fb0:	0352      	lsls	r2, r2, #13
 8002fb2:	4294      	cmp	r4, r2
 8002fb4:	d009      	beq.n	8002fca <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fb6:	061b      	lsls	r3, r3, #24
 8002fb8:	d506      	bpl.n	8002fc8 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fba:	6802      	ldr	r2, [r0, #0]
 8002fbc:	490d      	ldr	r1, [pc, #52]	; (8002ff4 <UART_AdvFeatureConfig+0xc8>)
 8002fbe:	6853      	ldr	r3, [r2, #4]
 8002fc0:	400b      	ands	r3, r1
 8002fc2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	6053      	str	r3, [r2, #4]
  }
}
 8002fc8:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fca:	684a      	ldr	r2, [r1, #4]
 8002fcc:	4c0a      	ldr	r4, [pc, #40]	; (8002ff8 <UART_AdvFeatureConfig+0xcc>)
 8002fce:	4022      	ands	r2, r4
 8002fd0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002fd2:	4322      	orrs	r2, r4
 8002fd4:	604a      	str	r2, [r1, #4]
 8002fd6:	e7ee      	b.n	8002fb6 <UART_AdvFeatureConfig+0x8a>
 8002fd8:	fffdffff 	.word	0xfffdffff
 8002fdc:	fffeffff 	.word	0xfffeffff
 8002fe0:	fffbffff 	.word	0xfffbffff
 8002fe4:	ffff7fff 	.word	0xffff7fff
 8002fe8:	ffffefff 	.word	0xffffefff
 8002fec:	ffffdfff 	.word	0xffffdfff
 8002ff0:	ffefffff 	.word	0xffefffff
 8002ff4:	fff7ffff 	.word	0xfff7ffff
 8002ff8:	ff9fffff 	.word	0xff9fffff

08002ffc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ffe:	2380      	movs	r3, #128	; 0x80
 8003000:	2200      	movs	r2, #0
{
 8003002:	46c6      	mov	lr, r8
 8003004:	0004      	movs	r4, r0
 8003006:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003008:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800300a:	f7fd fee9 	bl	8000de0 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800300e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003010:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	0712      	lsls	r2, r2, #28
 8003016:	d40d      	bmi.n	8003034 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	0752      	lsls	r2, r2, #29
 800301c:	d433      	bmi.n	8003086 <UART_CheckIdleState+0x8a>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800301e:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

  __HAL_UNLOCK(huart);
 8003020:	2274      	movs	r2, #116	; 0x74
  huart->gState = HAL_UART_STATE_READY;
 8003022:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003024:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003026:	2300      	movs	r3, #0

  return HAL_OK;
 8003028:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800302a:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 800302c:	54a3      	strb	r3, [r4, r2]
}
 800302e:	bc80      	pop	{r7}
 8003030:	46b8      	mov	r8, r7
 8003032:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003034:	69da      	ldr	r2, [r3, #28]
 8003036:	0292      	lsls	r2, r2, #10
 8003038:	d4ee      	bmi.n	8003018 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800303a:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800303c:	2680      	movs	r6, #128	; 0x80
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800303e:	049b      	lsls	r3, r3, #18
 8003040:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003042:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003044:	0136      	lsls	r6, r6, #4
 8003046:	e007      	b.n	8003058 <UART_CheckIdleState+0x5c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003048:	4217      	tst	r7, r2
 800304a:	d002      	beq.n	8003052 <UART_CheckIdleState+0x56>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800304c:	69da      	ldr	r2, [r3, #28]
 800304e:	4232      	tst	r2, r6
 8003050:	d133      	bne.n	80030ba <UART_CheckIdleState+0xbe>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003052:	69da      	ldr	r2, [r3, #28]
 8003054:	0292      	lsls	r2, r2, #10
 8003056:	d4df      	bmi.n	8003018 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003058:	f7fd fec2 	bl	8000de0 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800305c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800305e:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003060:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003062:	4540      	cmp	r0, r8
 8003064:	d3f0      	bcc.n	8003048 <UART_CheckIdleState+0x4c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003066:	491f      	ldr	r1, [pc, #124]	; (80030e4 <UART_CheckIdleState+0xe8>)
      return HAL_TIMEOUT;
 8003068:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800306a:	400a      	ands	r2, r1
 800306c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	31a3      	adds	r1, #163	; 0xa3
 8003072:	31ff      	adds	r1, #255	; 0xff
 8003074:	438a      	bics	r2, r1
 8003076:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003078:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 800307a:	2200      	movs	r2, #0
        huart->gState = HAL_UART_STATE_READY;
 800307c:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800307e:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8003080:	3354      	adds	r3, #84	; 0x54
 8003082:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8003084:	e7d3      	b.n	800302e <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	025b      	lsls	r3, r3, #9
 800308a:	d4c8      	bmi.n	800301e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308c:	2380      	movs	r3, #128	; 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800308e:	2680      	movs	r6, #128	; 0x80
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003090:	049b      	lsls	r3, r3, #18
 8003092:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003094:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003096:	0136      	lsls	r6, r6, #4
 8003098:	e007      	b.n	80030aa <UART_CheckIdleState+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800309a:	4217      	tst	r7, r2
 800309c:	d002      	beq.n	80030a4 <UART_CheckIdleState+0xa8>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800309e:	69da      	ldr	r2, [r3, #28]
 80030a0:	4232      	tst	r2, r6
 80030a2:	d10a      	bne.n	80030ba <UART_CheckIdleState+0xbe>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	025b      	lsls	r3, r3, #9
 80030a8:	d4b9      	bmi.n	800301e <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030aa:	f7fd fe99 	bl	8000de0 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030ae:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b0:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030b2:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b4:	4540      	cmp	r0, r8
 80030b6:	d3f0      	bcc.n	800309a <UART_CheckIdleState+0x9e>
 80030b8:	e7d5      	b.n	8003066 <UART_CheckIdleState+0x6a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030ba:	621e      	str	r6, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4909      	ldr	r1, [pc, #36]	; (80030e4 <UART_CheckIdleState+0xe8>)
      return HAL_TIMEOUT;
 80030c0:	2003      	movs	r0, #3
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030c2:	400a      	ands	r2, r1
 80030c4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	31a3      	adds	r1, #163	; 0xa3
 80030ca:	31ff      	adds	r1, #255	; 0xff
 80030cc:	438a      	bics	r2, r1
 80030ce:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80030d0:	2320      	movs	r3, #32
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030d2:	2280      	movs	r2, #128	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 80030d4:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80030d6:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030d8:	50a3      	str	r3, [r4, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030da:	2200      	movs	r2, #0
 80030dc:	3354      	adds	r3, #84	; 0x54
 80030de:	54e2      	strb	r2, [r4, r3]

          return HAL_TIMEOUT;
 80030e0:	e7a5      	b.n	800302e <UART_CheckIdleState+0x32>
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	fffffe5f 	.word	0xfffffe5f

080030e8 <HAL_HalfDuplex_Init>:
{
 80030e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ea:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80030ec:	d100      	bne.n	80030f0 <HAL_HalfDuplex_Init+0x8>
 80030ee:	e0fd      	b.n	80032ec <HAL_HalfDuplex_Init+0x204>
  if (huart->gState == HAL_UART_STATE_RESET)
 80030f0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d044      	beq.n	8003180 <HAL_HalfDuplex_Init+0x98>
  huart->gState = HAL_UART_STATE_BUSY;
 80030f6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80030f8:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80030fa:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80030fc:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030fe:	6925      	ldr	r5, [r4, #16]
  __HAL_UART_DISABLE(huart);
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	438a      	bics	r2, r1
 8003104:	601a      	str	r2, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003106:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003108:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800310a:	432a      	orrs	r2, r5
 800310c:	6965      	ldr	r5, [r4, #20]
 800310e:	69e1      	ldr	r1, [r4, #28]
 8003110:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003112:	4d8f      	ldr	r5, [pc, #572]	; (8003350 <HAL_HalfDuplex_Init+0x268>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003114:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003116:	4028      	ands	r0, r5
 8003118:	4302      	orrs	r2, r0
 800311a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	488d      	ldr	r0, [pc, #564]	; (8003354 <HAL_HalfDuplex_Init+0x26c>)
 8003120:	4002      	ands	r2, r0
 8003122:	68e0      	ldr	r0, [r4, #12]
 8003124:	4302      	orrs	r2, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003126:	488c      	ldr	r0, [pc, #560]	; (8003358 <HAL_HalfDuplex_Init+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003128:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800312a:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800312c:	4283      	cmp	r3, r0
 800312e:	d02c      	beq.n	800318a <HAL_HalfDuplex_Init+0xa2>
    tmpreg |= huart->Init.OneBitSampling;
 8003130:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003132:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003134:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003136:	4d89      	ldr	r5, [pc, #548]	; (800335c <HAL_HalfDuplex_Init+0x274>)
 8003138:	4028      	ands	r0, r5
 800313a:	4302      	orrs	r2, r0
 800313c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800313e:	4a88      	ldr	r2, [pc, #544]	; (8003360 <HAL_HalfDuplex_Init+0x278>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d008      	beq.n	8003156 <HAL_HalfDuplex_Init+0x6e>
 8003144:	4a87      	ldr	r2, [pc, #540]	; (8003364 <HAL_HalfDuplex_Init+0x27c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d100      	bne.n	800314c <HAL_HalfDuplex_Init+0x64>
 800314a:	e0d1      	b.n	80032f0 <HAL_HalfDuplex_Init+0x208>
  huart->RxISR = NULL;
 800314c:	2300      	movs	r3, #0
    return HAL_ERROR;
 800314e:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8003150:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8003152:	66a3      	str	r3, [r4, #104]	; 0x68
}
 8003154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003156:	4b84      	ldr	r3, [pc, #528]	; (8003368 <HAL_HalfDuplex_Init+0x280>)
 8003158:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800315a:	2303      	movs	r3, #3
 800315c:	4013      	ands	r3, r2
 800315e:	3b01      	subs	r3, #1
 8003160:	2b02      	cmp	r3, #2
 8003162:	d900      	bls.n	8003166 <HAL_HalfDuplex_Init+0x7e>
 8003164:	e08a      	b.n	800327c <HAL_HalfDuplex_Init+0x194>
 8003166:	4a81      	ldr	r2, [pc, #516]	; (800336c <HAL_HalfDuplex_Init+0x284>)
 8003168:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	0212      	lsls	r2, r2, #8
 800316e:	4291      	cmp	r1, r2
 8003170:	d100      	bne.n	8003174 <HAL_HalfDuplex_Init+0x8c>
 8003172:	e09a      	b.n	80032aa <HAL_HalfDuplex_Init+0x1c2>
    switch (clocksource)
 8003174:	2b08      	cmp	r3, #8
 8003176:	d8e9      	bhi.n	800314c <HAL_HalfDuplex_Init+0x64>
 8003178:	4a7d      	ldr	r2, [pc, #500]	; (8003370 <HAL_HalfDuplex_Init+0x288>)
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	58d3      	ldr	r3, [r2, r3]
 800317e:	469f      	mov	pc, r3
    huart->Lock = HAL_UNLOCKED;
 8003180:	2274      	movs	r2, #116	; 0x74
 8003182:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8003184:	f7fd fd8c 	bl	8000ca0 <HAL_UART_MspInit>
 8003188:	e7b5      	b.n	80030f6 <HAL_HalfDuplex_Init+0xe>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800318a:	6899      	ldr	r1, [r3, #8]
 800318c:	4873      	ldr	r0, [pc, #460]	; (800335c <HAL_HalfDuplex_Init+0x274>)
 800318e:	4001      	ands	r1, r0
 8003190:	430a      	orrs	r2, r1
 8003192:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003194:	22c0      	movs	r2, #192	; 0xc0
 8003196:	2180      	movs	r1, #128	; 0x80
 8003198:	4873      	ldr	r0, [pc, #460]	; (8003368 <HAL_HalfDuplex_Init+0x280>)
 800319a:	0112      	lsls	r2, r2, #4
 800319c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800319e:	0109      	lsls	r1, r1, #4
 80031a0:	4013      	ands	r3, r2
 80031a2:	428b      	cmp	r3, r1
 80031a4:	d100      	bne.n	80031a8 <HAL_HalfDuplex_Init+0xc0>
 80031a6:	e0c6      	b.n	8003336 <HAL_HalfDuplex_Init+0x24e>
 80031a8:	d80b      	bhi.n	80031c2 <HAL_HalfDuplex_Init+0xda>
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d100      	bne.n	80031b0 <HAL_HalfDuplex_Init+0xc8>
 80031ae:	e0bf      	b.n	8003330 <HAL_HalfDuplex_Init+0x248>
 80031b0:	2280      	movs	r2, #128	; 0x80
 80031b2:	00d2      	lsls	r2, r2, #3
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d1c9      	bne.n	800314c <HAL_HalfDuplex_Init+0x64>
        pclk = HAL_RCC_GetSysClockFreq();
 80031b8:	f7fe ffda 	bl	8002170 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80031bc:	2800      	cmp	r0, #0
 80031be:	d053      	beq.n	8003268 <HAL_HalfDuplex_Init+0x180>
 80031c0:	e003      	b.n	80031ca <HAL_HalfDuplex_Init+0xe2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d1c2      	bne.n	800314c <HAL_HalfDuplex_Init+0x64>
 80031c6:	2080      	movs	r0, #128	; 0x80
 80031c8:	0200      	lsls	r0, r0, #8
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031ca:	6865      	ldr	r5, [r4, #4]
 80031cc:	006b      	lsls	r3, r5, #1
 80031ce:	195b      	adds	r3, r3, r5
 80031d0:	4283      	cmp	r3, r0
 80031d2:	d8bb      	bhi.n	800314c <HAL_HalfDuplex_Init+0x64>
          (pclk > (4096U * huart->Init.BaudRate)))
 80031d4:	032b      	lsls	r3, r5, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031d6:	4298      	cmp	r0, r3
 80031d8:	d8b8      	bhi.n	800314c <HAL_HalfDuplex_Init+0x64>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031da:	2700      	movs	r7, #0
 80031dc:	0e03      	lsrs	r3, r0, #24
 80031de:	0202      	lsls	r2, r0, #8
 80031e0:	086e      	lsrs	r6, r5, #1
 80031e2:	1992      	adds	r2, r2, r6
 80031e4:	417b      	adcs	r3, r7
 80031e6:	0010      	movs	r0, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	002a      	movs	r2, r5
 80031ec:	2300      	movs	r3, #0
 80031ee:	f7fd f817 	bl	8000220 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031f2:	4b60      	ldr	r3, [pc, #384]	; (8003374 <HAL_HalfDuplex_Init+0x28c>)
 80031f4:	18c2      	adds	r2, r0, r3
 80031f6:	4b60      	ldr	r3, [pc, #384]	; (8003378 <HAL_HalfDuplex_Init+0x290>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d8a7      	bhi.n	800314c <HAL_HalfDuplex_Init+0x64>
          huart->Instance->BRR = usartdiv;
 80031fc:	6823      	ldr	r3, [r4, #0]
 80031fe:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8003200:	6667      	str	r7, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8003202:	66a7      	str	r7, [r4, #104]	; 0x68
  return ret;
 8003204:	e014      	b.n	8003230 <HAL_HalfDuplex_Init+0x148>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003206:	2080      	movs	r0, #128	; 0x80
 8003208:	0200      	lsls	r0, r0, #8
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800320a:	6863      	ldr	r3, [r4, #4]
 800320c:	6861      	ldr	r1, [r4, #4]
 800320e:	085b      	lsrs	r3, r3, #1
 8003210:	1818      	adds	r0, r3, r0
 8003212:	f7fc ff79 	bl	8000108 <__udivsi3>
 8003216:	0400      	lsls	r0, r0, #16
 8003218:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800321a:	0002      	movs	r2, r0
 800321c:	4b57      	ldr	r3, [pc, #348]	; (800337c <HAL_HalfDuplex_Init+0x294>)
 800321e:	3a10      	subs	r2, #16
 8003220:	429a      	cmp	r2, r3
 8003222:	d900      	bls.n	8003226 <HAL_HalfDuplex_Init+0x13e>
 8003224:	e792      	b.n	800314c <HAL_HalfDuplex_Init+0x64>
        huart->Instance->BRR = usartdiv;
 8003226:	6823      	ldr	r3, [r4, #0]
 8003228:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 800322a:	2300      	movs	r3, #0
 800322c:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 800322e:	66a3      	str	r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003232:	2b00      	cmp	r3, #0
 8003234:	d11e      	bne.n	8003274 <HAL_HalfDuplex_Init+0x18c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	4951      	ldr	r1, [pc, #324]	; (8003380 <HAL_HalfDuplex_Init+0x298>)
 800323a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800323c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800323e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003240:	2122      	movs	r1, #34	; 0x22
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003242:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	438a      	bics	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	391a      	subs	r1, #26
 800324e:	430a      	orrs	r2, r1
 8003250:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	3907      	subs	r1, #7
 8003256:	430a      	orrs	r2, r1
 8003258:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800325a:	f7ff fecf 	bl	8002ffc <UART_CheckIdleState>
 800325e:	e779      	b.n	8003154 <HAL_HalfDuplex_Init+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8003260:	f7fe ff86 	bl	8002170 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003264:	2800      	cmp	r0, #0
 8003266:	d1d0      	bne.n	800320a <HAL_HalfDuplex_Init+0x122>
  huart->RxISR = NULL;
 8003268:	2300      	movs	r3, #0
 800326a:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 800326c:	66a3      	str	r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800326e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003270:	2b00      	cmp	r3, #0
 8003272:	d0e0      	beq.n	8003236 <HAL_HalfDuplex_Init+0x14e>
    UART_AdvFeatureConfig(huart);
 8003274:	0020      	movs	r0, r4
 8003276:	f7ff fe59 	bl	8002f2c <UART_AdvFeatureConfig>
 800327a:	e7dc      	b.n	8003236 <HAL_HalfDuplex_Init+0x14e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800327c:	2380      	movs	r3, #128	; 0x80
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	4299      	cmp	r1, r3
 8003282:	d052      	beq.n	800332a <HAL_HalfDuplex_Init+0x242>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003284:	f7ff fbb2 	bl	80029ec <HAL_RCC_GetPCLK2Freq>
        break;
 8003288:	e7ec      	b.n	8003264 <HAL_HalfDuplex_Init+0x17c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800328a:	f7ff fb9f 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
        break;
 800328e:	e7e9      	b.n	8003264 <HAL_HalfDuplex_Init+0x17c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003290:	2010      	movs	r0, #16
 8003292:	4b35      	ldr	r3, [pc, #212]	; (8003368 <HAL_HalfDuplex_Init+0x280>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003298:	4243      	negs	r3, r0
 800329a:	4158      	adcs	r0, r3
 800329c:	4b39      	ldr	r3, [pc, #228]	; (8003384 <HAL_HalfDuplex_Init+0x29c>)
 800329e:	4240      	negs	r0, r0
 80032a0:	4018      	ands	r0, r3
 80032a2:	4b39      	ldr	r3, [pc, #228]	; (8003388 <HAL_HalfDuplex_Init+0x2a0>)
 80032a4:	469c      	mov	ip, r3
 80032a6:	4460      	add	r0, ip
 80032a8:	e7af      	b.n	800320a <HAL_HalfDuplex_Init+0x122>
    switch (clocksource)
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d900      	bls.n	80032b0 <HAL_HalfDuplex_Init+0x1c8>
 80032ae:	e74d      	b.n	800314c <HAL_HalfDuplex_Init+0x64>
 80032b0:	4a36      	ldr	r2, [pc, #216]	; (800338c <HAL_HalfDuplex_Init+0x2a4>)
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	58d3      	ldr	r3, [r2, r3]
 80032b6:	469f      	mov	pc, r3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032b8:	2080      	movs	r0, #128	; 0x80
 80032ba:	0240      	lsls	r0, r0, #9
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032bc:	6863      	ldr	r3, [r4, #4]
 80032be:	6861      	ldr	r1, [r4, #4]
 80032c0:	085b      	lsrs	r3, r3, #1
 80032c2:	1818      	adds	r0, r3, r0
 80032c4:	f7fc ff20 	bl	8000108 <__udivsi3>
 80032c8:	0403      	lsls	r3, r0, #16
 80032ca:	0c1a      	lsrs	r2, r3, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032cc:	492b      	ldr	r1, [pc, #172]	; (800337c <HAL_HalfDuplex_Init+0x294>)
 80032ce:	3a10      	subs	r2, #16
 80032d0:	428a      	cmp	r2, r1
 80032d2:	d900      	bls.n	80032d6 <HAL_HalfDuplex_Init+0x1ee>
 80032d4:	e73a      	b.n	800314c <HAL_HalfDuplex_Init+0x64>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032d6:	4a2e      	ldr	r2, [pc, #184]	; (8003390 <HAL_HalfDuplex_Init+0x2a8>)
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d8:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032da:	4010      	ands	r0, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032dc:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 80032de:	4318      	orrs	r0, r3
  huart->RxISR = NULL;
 80032e0:	2300      	movs	r3, #0
        huart->Instance->BRR = brrtemp;
 80032e2:	6822      	ldr	r2, [r4, #0]
 80032e4:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 80032e6:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80032e8:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 80032ea:	e7a1      	b.n	8003230 <HAL_HalfDuplex_Init+0x148>
    return HAL_ERROR;
 80032ec:	2001      	movs	r0, #1
 80032ee:	e731      	b.n	8003154 <HAL_HalfDuplex_Init+0x6c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <HAL_HalfDuplex_Init+0x280>)
 80032f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80032f4:	230c      	movs	r3, #12
 80032f6:	4013      	ands	r3, r2
 80032f8:	4a26      	ldr	r2, [pc, #152]	; (8003394 <HAL_HalfDuplex_Init+0x2ac>)
 80032fa:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80032fc:	e735      	b.n	800316a <HAL_HalfDuplex_Init+0x82>
        pclk = HAL_RCC_GetSysClockFreq();
 80032fe:	f7fe ff37 	bl	8002170 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003302:	2800      	cmp	r0, #0
 8003304:	d0b0      	beq.n	8003268 <HAL_HalfDuplex_Init+0x180>
 8003306:	0040      	lsls	r0, r0, #1
 8003308:	e7d8      	b.n	80032bc <HAL_HalfDuplex_Init+0x1d4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800330a:	2010      	movs	r0, #16
 800330c:	4b16      	ldr	r3, [pc, #88]	; (8003368 <HAL_HalfDuplex_Init+0x280>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4018      	ands	r0, r3
 8003312:	4243      	negs	r3, r0
 8003314:	4158      	adcs	r0, r3
 8003316:	4b20      	ldr	r3, [pc, #128]	; (8003398 <HAL_HalfDuplex_Init+0x2b0>)
 8003318:	4240      	negs	r0, r0
 800331a:	4018      	ands	r0, r3
 800331c:	4b1f      	ldr	r3, [pc, #124]	; (800339c <HAL_HalfDuplex_Init+0x2b4>)
 800331e:	469c      	mov	ip, r3
 8003320:	4460      	add	r0, ip
 8003322:	e7cb      	b.n	80032bc <HAL_HalfDuplex_Init+0x1d4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003324:	f7ff fb52 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
        break;
 8003328:	e7eb      	b.n	8003302 <HAL_HalfDuplex_Init+0x21a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800332a:	f7ff fb5f 	bl	80029ec <HAL_RCC_GetPCLK2Freq>
        break;
 800332e:	e7e8      	b.n	8003302 <HAL_HalfDuplex_Init+0x21a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003330:	f7ff fb4c 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
        break;
 8003334:	e742      	b.n	80031bc <HAL_HalfDuplex_Init+0xd4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003336:	6803      	ldr	r3, [r0, #0]
 8003338:	2010      	movs	r0, #16
 800333a:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800333c:	4243      	negs	r3, r0
 800333e:	4158      	adcs	r0, r3
 8003340:	4b10      	ldr	r3, [pc, #64]	; (8003384 <HAL_HalfDuplex_Init+0x29c>)
 8003342:	4240      	negs	r0, r0
 8003344:	4018      	ands	r0, r3
 8003346:	4b10      	ldr	r3, [pc, #64]	; (8003388 <HAL_HalfDuplex_Init+0x2a0>)
 8003348:	469c      	mov	ip, r3
 800334a:	4460      	add	r0, ip
 800334c:	e73d      	b.n	80031ca <HAL_HalfDuplex_Init+0xe2>
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	efff69f3 	.word	0xefff69f3
 8003354:	ffffcfff 	.word	0xffffcfff
 8003358:	40004800 	.word	0x40004800
 800335c:	fffff4ff 	.word	0xfffff4ff
 8003360:	40013800 	.word	0x40013800
 8003364:	40004400 	.word	0x40004400
 8003368:	40021000 	.word	0x40021000
 800336c:	08003a74 	.word	0x08003a74
 8003370:	08003a2c 	.word	0x08003a2c
 8003374:	fffffd00 	.word	0xfffffd00
 8003378:	000ffcff 	.word	0x000ffcff
 800337c:	0000ffef 	.word	0x0000ffef
 8003380:	ffffb7ff 	.word	0xffffb7ff
 8003384:	00b71b00 	.word	0x00b71b00
 8003388:	003d0900 	.word	0x003d0900
 800338c:	08003a50 	.word	0x08003a50
 8003390:	0000fff0 	.word	0x0000fff0
 8003394:	08003a78 	.word	0x08003a78
 8003398:	016e3600 	.word	0x016e3600
 800339c:	007a1200 	.word	0x007a1200

080033a0 <internal_bus_create>:
#include "Bus.h"

InternalBus_t * internal_bus_create(GPIO_TypeDef *bus_line,uint16_t bus_pins,GPIO_TypeDef *cl_bus,uint16_t cl_pin,GPIO_TypeDef *ak_bus,uint16_t ak_pin)
{
 80033a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033a2:	4657      	mov	r7, sl
 80033a4:	46de      	mov	lr, fp
 80033a6:	464e      	mov	r6, r9
 80033a8:	4645      	mov	r5, r8
 80033aa:	b5e0      	push	{r5, r6, r7, lr}
 80033ac:	b089      	sub	sp, #36	; 0x24
 80033ae:	469b      	mov	fp, r3
 80033b0:	ab12      	add	r3, sp, #72	; 0x48
 80033b2:	cb10      	ldmia	r3!, {r4}
 80033b4:	0006      	movs	r6, r0
 80033b6:	46a2      	mov	sl, r4
 80033b8:	881c      	ldrh	r4, [r3, #0]
 80033ba:	9005      	str	r0, [sp, #20]
	InternalBus_t * thisInternalBus = (InternalBus_t *) malloc(sizeof(InternalBus_t));
 80033bc:	2050      	movs	r0, #80	; 0x50
{
 80033be:	4688      	mov	r8, r1
 80033c0:	0017      	movs	r7, r2
 80033c2:	9101      	str	r1, [sp, #4]
 80033c4:	9206      	str	r2, [sp, #24]
 80033c6:	9402      	str	r4, [sp, #8]
	InternalBus_t * thisInternalBus = (InternalBus_t *) malloc(sizeof(InternalBus_t));
 80033c8:	f000 fa72 	bl	80038b0 <malloc>
	if(thisInternalBus != NULL)
 80033cc:	2800      	cmp	r0, #0
 80033ce:	d100      	bne.n	80033d2 <internal_bus_create+0x32>
 80033d0:	e0a2      	b.n	8003518 <internal_bus_create+0x178>
	{
		//assign desired value for clock pin and other bus  so this bus will now which pins assigned for clock ack and bus line it self
		//everything else in this lib should use this data for other settings
		thisInternalBus->bus = bus_line;
		thisInternalBus->bus_mask = bus_pins;
 80033d2:	4641      	mov	r1, r8
		thisInternalBus->BUS_BUSMASK32 = 0;
		thisInternalBus->BUS_BUSMODER = 0;
		thisInternalBus->BUS_BUSOSPEEDR = 0;

		thisInternalBus->bus_clk = cl_bus;
		thisInternalBus->bus_clk_mask = cl_pin;
 80033d4:	465d      	mov	r5, fp
		thisInternalBus->bus_mask = bus_pins;
 80033d6:	8081      	strh	r1, [r0, #4]
		thisInternalBus->BUS_BUSOSPEEDR = 0;
 80033d8:	2100      	movs	r1, #0
		thisInternalBus->BUS_BUSMASK32 = 0;
 80033da:	2200      	movs	r2, #0
 80033dc:	2300      	movs	r3, #0
		thisInternalBus->bus = bus_line;
 80033de:	6006      	str	r6, [r0, #0]
		thisInternalBus->BUS_CLKMASK32 = 0;
		thisInternalBus->BUS_CLKMODER = 0;
		thisInternalBus->BUS_CLKOSPEEDR = 0;

		thisInternalBus->bus_ack = ak_bus;
 80033e0:	4656      	mov	r6, sl
		thisInternalBus->BUS_BUSOSPEEDR = 0;
 80033e2:	6101      	str	r1, [r0, #16]
		thisInternalBus->bus_clk_mask = cl_pin;
 80033e4:	8305      	strh	r5, [r0, #24]
		thisInternalBus->BUS_CLKMASK32 = 0;
 80033e6:	61c1      	str	r1, [r0, #28]
		thisInternalBus->bus_ack_mask = ak_pin;
		thisInternalBus->BUS_ACKMASK32 = 0;
		thisInternalBus->BUS_ACKMODER = 0;
		thisInternalBus->BUS_ACKOSPEEDR = 0;
 80033e8:	2500      	movs	r5, #0
		thisInternalBus->BUS_CLKMODER = 0;
 80033ea:	6201      	str	r1, [r0, #32]
		thisInternalBus->BUS_CLKOSPEEDR = 0;
 80033ec:	6241      	str	r1, [r0, #36]	; 0x24
		thisInternalBus->BUS_ACKOSPEEDR = 0;
 80033ee:	6381      	str	r1, [r0, #56]	; 0x38
		uint8_t pinShifter = 0;
		for (pinShifter = 0; pinShifter < BUS_GPIO_PINS_PER_BUS; pinShifter++)
		{
			if (bus_pins & (1 << pinShifter))
			{
				thisInternalBus->BUS_BUSMASK32 |= (0b11 << (pinShifter * 2));
 80033f0:	9103      	str	r1, [sp, #12]
 80033f2:	4651      	mov	r1, sl
		thisInternalBus->BUS_BUSMASK32 = 0;
 80033f4:	6082      	str	r2, [r0, #8]
 80033f6:	60c3      	str	r3, [r0, #12]
		thisInternalBus->BUS_ACKMASK32 = 0;
 80033f8:	6302      	str	r2, [r0, #48]	; 0x30
 80033fa:	6343      	str	r3, [r0, #52]	; 0x34
		thisInternalBus->bus_clk = cl_bus;
 80033fc:	6147      	str	r7, [r0, #20]
		thisInternalBus->bus_ack = ak_bus;
 80033fe:	6286      	str	r6, [r0, #40]	; 0x28
		thisInternalBus->BUS_ACKOSPEEDR = 0;
 8003400:	2300      	movs	r3, #0
 8003402:	2700      	movs	r7, #0
				thisInternalBus->BUS_BUSMASK32 |= (0b11 << (pinShifter * 2));
 8003404:	2603      	movs	r6, #3
 8003406:	46da      	mov	sl, fp
		thisInternalBus->BUS_ACKOSPEEDR = 0;
 8003408:	4694      	mov	ip, r2
 800340a:	4690      	mov	r8, r2
 800340c:	4691      	mov	r9, r2
		thisInternalBus->bus_ack_mask = ak_pin;
 800340e:	8584      	strh	r4, [r0, #44]	; 0x2c
			if (bus_pins & (1 << pinShifter))
 8003410:	3201      	adds	r2, #1
				thisInternalBus->BUS_BUSMASK32 |= (0b11 << (pinShifter * 2));
 8003412:	9504      	str	r5, [sp, #16]
 8003414:	9107      	str	r1, [sp, #28]
			if (bus_pins & (1 << pinShifter))
 8003416:	9901      	ldr	r1, [sp, #4]
 8003418:	4119      	asrs	r1, r3
 800341a:	420a      	tst	r2, r1
 800341c:	d010      	beq.n	8003440 <internal_bus_create+0xa0>
				thisInternalBus->BUS_BUSMASK32 |= (0b11 << (pinShifter * 2));
 800341e:	0034      	movs	r4, r6
 8003420:	0059      	lsls	r1, r3, #1
 8003422:	408c      	lsls	r4, r1
 8003424:	46a3      	mov	fp, r4
 8003426:	4327      	orrs	r7, r4
				thisInternalBus->BUS_BUSMODER |= (0b01 << (pinShifter * 2));
 8003428:	0014      	movs	r4, r2
 800342a:	408c      	lsls	r4, r1
 800342c:	0021      	movs	r1, r4
 800342e:	68c4      	ldr	r4, [r0, #12]
				thisInternalBus->BUS_BUSMASK32 |= (0b11 << (pinShifter * 2));
 8003430:	6087      	str	r7, [r0, #8]
				thisInternalBus->BUS_BUSMODER |= (0b01 << (pinShifter * 2));
 8003432:	4321      	orrs	r1, r4
 8003434:	60c1      	str	r1, [r0, #12]
				thisInternalBus->BUS_BUSOSPEEDR |= (0b11 << (pinShifter * 2));
 8003436:	4659      	mov	r1, fp
 8003438:	9c03      	ldr	r4, [sp, #12]
 800343a:	430c      	orrs	r4, r1
 800343c:	9403      	str	r4, [sp, #12]
 800343e:	6104      	str	r4, [r0, #16]
			}
			if (cl_pin & (1 << pinShifter))
 8003440:	4651      	mov	r1, sl
 8003442:	4119      	asrs	r1, r3
 8003444:	420a      	tst	r2, r1
 8003446:	d012      	beq.n	800346e <internal_bus_create+0xce>
			{
				thisInternalBus->BUS_CLKMASK32 |= (0b11 << (pinShifter * 2));
 8003448:	0034      	movs	r4, r6
 800344a:	0059      	lsls	r1, r3, #1
 800344c:	408c      	lsls	r4, r1
 800344e:	9d04      	ldr	r5, [sp, #16]
 8003450:	46a3      	mov	fp, r4
 8003452:	4325      	orrs	r5, r4
				thisInternalBus->BUS_CLKMODER |= (0b01 << (pinShifter * 2));
 8003454:	0014      	movs	r4, r2
 8003456:	408c      	lsls	r4, r1
 8003458:	0021      	movs	r1, r4
 800345a:	6a04      	ldr	r4, [r0, #32]
				thisInternalBus->BUS_CLKMASK32 |= (0b11 << (pinShifter * 2));
 800345c:	9504      	str	r5, [sp, #16]
				thisInternalBus->BUS_CLKMODER |= (0b01 << (pinShifter * 2));
 800345e:	4321      	orrs	r1, r4
 8003460:	6201      	str	r1, [r0, #32]
				thisInternalBus->BUS_CLKOSPEEDR |= (0b11 << (pinShifter * 2));
 8003462:	465c      	mov	r4, fp
 8003464:	4641      	mov	r1, r8
 8003466:	4321      	orrs	r1, r4
 8003468:	4688      	mov	r8, r1
				thisInternalBus->BUS_CLKMASK32 |= (0b11 << (pinShifter * 2));
 800346a:	61c5      	str	r5, [r0, #28]
				thisInternalBus->BUS_CLKOSPEEDR |= (0b11 << (pinShifter * 2));
 800346c:	6241      	str	r1, [r0, #36]	; 0x24
			}
			if (ak_pin & (1 << pinShifter))
 800346e:	9902      	ldr	r1, [sp, #8]
 8003470:	4119      	asrs	r1, r3
 8003472:	420a      	tst	r2, r1
 8003474:	d012      	beq.n	800349c <internal_bus_create+0xfc>
			{
				thisInternalBus->BUS_ACKMASK32 |= (0b11 << (pinShifter * 2));
 8003476:	0034      	movs	r4, r6
 8003478:	0059      	lsls	r1, r3, #1
 800347a:	408c      	lsls	r4, r1
 800347c:	46a3      	mov	fp, r4
 800347e:	464c      	mov	r4, r9
 8003480:	465d      	mov	r5, fp
 8003482:	432c      	orrs	r4, r5
 8003484:	46a1      	mov	r9, r4
 8003486:	6304      	str	r4, [r0, #48]	; 0x30
				thisInternalBus->BUS_ACKMODER |= (0b01 << (pinShifter * 2));
 8003488:	0014      	movs	r4, r2
 800348a:	408c      	lsls	r4, r1
 800348c:	0021      	movs	r1, r4
 800348e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003490:	4321      	orrs	r1, r4
 8003492:	6341      	str	r1, [r0, #52]	; 0x34
				thisInternalBus->BUS_ACKOSPEEDR |= (0b11 << (pinShifter * 2));
 8003494:	4661      	mov	r1, ip
 8003496:	4329      	orrs	r1, r5
 8003498:	468c      	mov	ip, r1
 800349a:	6381      	str	r1, [r0, #56]	; 0x38
		for (pinShifter = 0; pinShifter < BUS_GPIO_PINS_PER_BUS; pinShifter++)
 800349c:	3301      	adds	r3, #1
 800349e:	2b10      	cmp	r3, #16
 80034a0:	d1b9      	bne.n	8003416 <internal_bus_create+0x76>
 80034a2:	9b03      	ldr	r3, [sp, #12]
 80034a4:	464c      	mov	r4, r9
 80034a6:	4699      	mov	r9, r3

		uint32_t temp = 0;
		//Set main bus output speed to very high
		temp = thisInternalBus->bus->OSPEEDR;
		temp &= ~thisInternalBus->BUS_BUSMASK32;
		temp |= thisInternalBus->BUS_BUSOSPEEDR;
 80034a8:	4649      	mov	r1, r9
		thisInternalBus->bus->PUPDR = temp;

		//Set Clock line, output speed to very high
		temp = thisInternalBus->bus_clk->OSPEEDR;
		temp &= ~thisInternalBus->BUS_CLKMASK32;
		temp |= thisInternalBus->BUS_CLKOSPEEDR;
 80034aa:	4646      	mov	r6, r8
 80034ac:	9b07      	ldr	r3, [sp, #28]
		temp = thisInternalBus->bus->OSPEEDR;
 80034ae:	9a05      	ldr	r2, [sp, #20]
 80034b0:	469a      	mov	sl, r3
 80034b2:	6893      	ldr	r3, [r2, #8]
		temp &= ~thisInternalBus->BUS_BUSMASK32;
 80034b4:	9d04      	ldr	r5, [sp, #16]
 80034b6:	43bb      	bics	r3, r7
		temp |= thisInternalBus->BUS_BUSOSPEEDR;
 80034b8:	430b      	orrs	r3, r1
		thisInternalBus->bus->OSPEEDR = temp;
 80034ba:	6093      	str	r3, [r2, #8]
		temp = thisInternalBus->bus->OTYPER;
 80034bc:	6853      	ldr	r3, [r2, #4]
		temp = thisInternalBus->bus_clk->OSPEEDR;
 80034be:	9906      	ldr	r1, [sp, #24]
		temp &= ~thisInternalBus->BUS_BUSMASK32;
 80034c0:	43bb      	bics	r3, r7
		thisInternalBus->bus->OTYPER = temp;
 80034c2:	6053      	str	r3, [r2, #4]
		temp = thisInternalBus->bus->PUPDR;
 80034c4:	68d3      	ldr	r3, [r2, #12]
		temp &= ~thisInternalBus->BUS_BUSMASK32;
 80034c6:	43bb      	bics	r3, r7
		thisInternalBus->bus->PUPDR = temp;
 80034c8:	60d3      	str	r3, [r2, #12]
		temp = thisInternalBus->bus_clk->OSPEEDR;
 80034ca:	688b      	ldr	r3, [r1, #8]
		temp &= ~thisInternalBus->BUS_CLKMASK32;
 80034cc:	43ab      	bics	r3, r5
		temp |= thisInternalBus->BUS_CLKOSPEEDR;
 80034ce:	4333      	orrs	r3, r6
		thisInternalBus->bus_clk->OSPEEDR = temp;
 80034d0:	608b      	str	r3, [r1, #8]
		//Set C bus output type to output push-pull
		temp = thisInternalBus->bus_clk->OTYPER;
 80034d2:	684b      	ldr	r3, [r1, #4]
		thisInternalBus->bus_clk->PUPDR = temp;

		//Set Ack line, output speed to very high
		temp = thisInternalBus->bus_ack->OSPEEDR;
		temp &= ~thisInternalBus->BUS_ACKMASK32;
		temp |= thisInternalBus->BUS_ACKOSPEEDR;
 80034d4:	4666      	mov	r6, ip
		temp &= ~thisInternalBus->BUS_CLKMASK32;
 80034d6:	43ab      	bics	r3, r5
		thisInternalBus->bus_clk->OTYPER = temp;
 80034d8:	604b      	str	r3, [r1, #4]
		temp = thisInternalBus->bus_clk->PUPDR;
 80034da:	68cb      	ldr	r3, [r1, #12]
		temp &= ~thisInternalBus->BUS_CLKMASK32;
 80034dc:	43ab      	bics	r3, r5
		thisInternalBus->bus_clk->PUPDR = temp;
 80034de:	60cb      	str	r3, [r1, #12]
		temp = thisInternalBus->bus_ack->OSPEEDR;
 80034e0:	4653      	mov	r3, sl
 80034e2:	689b      	ldr	r3, [r3, #8]
		temp &= ~thisInternalBus->BUS_ACKMASK32;
 80034e4:	43a3      	bics	r3, r4
		temp |= thisInternalBus->BUS_ACKOSPEEDR;
 80034e6:	4333      	orrs	r3, r6
		thisInternalBus->bus_ack->OSPEEDR = temp;
 80034e8:	4656      	mov	r6, sl
 80034ea:	60b3      	str	r3, [r6, #8]
		//Set C bus output type to output push-pull
		temp = thisInternalBus->bus_ack->OTYPER;
 80034ec:	6873      	ldr	r3, [r6, #4]
		temp &= ~thisInternalBus->BUS_ACKMASK32;
 80034ee:	43a3      	bics	r3, r4
		thisInternalBus->bus_ack->OTYPER = temp;
 80034f0:	6073      	str	r3, [r6, #4]
		//Set C bus pullup/down resistors to none
		temp = thisInternalBus->bus_ack->PUPDR;
 80034f2:	68f3      	ldr	r3, [r6, #12]
		temp &= ~thisInternalBus->BUS_ACKMASK32;
 80034f4:	43a3      	bics	r3, r4
		thisInternalBus->bus_ack->PUPDR = temp;
 80034f6:	60f3      	str	r3, [r6, #12]

inline void internal_bus_release(InternalBus_t *thisInternalBus)
{
	uint32_t temp = 0;
	//Set all bus pins to low and send complete
	thisInternalBus->bus->BRR = thisInternalBus->bus_mask;
 80034f8:	9b01      	ldr	r3, [sp, #4]
	thisInternalBus->bus_ack->BRR = thisInternalBus->bus_ack_mask;
 80034fa:	9e02      	ldr	r6, [sp, #8]
	thisInternalBus->bus->BRR = thisInternalBus->bus_mask;
 80034fc:	6293      	str	r3, [r2, #40]	; 0x28
	thisInternalBus->bus_ack->BRR = thisInternalBus->bus_ack_mask;
 80034fe:	4653      	mov	r3, sl
 8003500:	629e      	str	r6, [r3, #40]	; 0x28

	//Set Bus pins to input
	temp = thisInternalBus->bus->MODER;
 8003502:	6813      	ldr	r3, [r2, #0]
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 8003504:	43bb      	bics	r3, r7
	thisInternalBus->bus->MODER = temp;
 8003506:	6013      	str	r3, [r2, #0]

	//Set clock pin to input
	temp = thisInternalBus->bus_clk->MODER;
 8003508:	680b      	ldr	r3, [r1, #0]
	thisInternalBus->bus_clk->MODER = temp;

	//Set ack pins to input
	temp = thisInternalBus->bus_ack->MODER;
	temp &= ~thisInternalBus->BUS_ACKMASK32;
	thisInternalBus->bus_ack->MODER = temp;
 800350a:	4652      	mov	r2, sl
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 800350c:	43ab      	bics	r3, r5
	thisInternalBus->bus_clk->MODER = temp;
 800350e:	600b      	str	r3, [r1, #0]
	temp = thisInternalBus->bus_ack->MODER;
 8003510:	4653      	mov	r3, sl
 8003512:	681b      	ldr	r3, [r3, #0]
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 8003514:	43a3      	bics	r3, r4
	thisInternalBus->bus_ack->MODER = temp;
 8003516:	6013      	str	r3, [r2, #0]
}
 8003518:	b009      	add	sp, #36	; 0x24
 800351a:	bcf0      	pop	{r4, r5, r6, r7}
 800351c:	46bb      	mov	fp, r7
 800351e:	46b2      	mov	sl, r6
 8003520:	46a9      	mov	r9, r5
 8003522:	46a0      	mov	r8, r4
 8003524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)

08003528 <internal_bus_write_data_frame>:
{
 8003528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800352a:	4657      	mov	r7, sl
 800352c:	464e      	mov	r6, r9
 800352e:	4645      	mov	r5, r8
 8003530:	46de      	mov	lr, fp
 8003532:	b5e0      	push	{r5, r6, r7, lr}
 8003534:	0005      	movs	r5, r0
	temp = thisInternalBus->bus->MODER;
 8003536:	6807      	ldr	r7, [r0, #0]
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 8003538:	6880      	ldr	r0, [r0, #8]
	temp = thisInternalBus->bus->MODER;
 800353a:	683b      	ldr	r3, [r7, #0]
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 800353c:	43c4      	mvns	r4, r0
 800353e:	4383      	bics	r3, r0
	temp |= thisInternalBus->BUS_BUSMODER;
 8003540:	68e8      	ldr	r0, [r5, #12]
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 8003542:	46a3      	mov	fp, r4
	temp |= thisInternalBus->BUS_BUSMODER;
 8003544:	4303      	orrs	r3, r0
	temp = thisInternalBus->bus_clk->MODER;
 8003546:	696c      	ldr	r4, [r5, #20]
	thisInternalBus->bus->MODER = temp;
 8003548:	603b      	str	r3, [r7, #0]
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 800354a:	69e8      	ldr	r0, [r5, #28]
	temp = thisInternalBus->bus_clk->MODER;
 800354c:	6823      	ldr	r3, [r4, #0]
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 800354e:	43c6      	mvns	r6, r0
 8003550:	4383      	bics	r3, r0
	temp |= thisInternalBus->BUS_CLKMODER;
 8003552:	6a28      	ldr	r0, [r5, #32]
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 8003554:	46b2      	mov	sl, r6
	temp |= thisInternalBus->BUS_CLKMODER;
 8003556:	4303      	orrs	r3, r0
	thisInternalBus->bus_clk->MODER = temp;
 8003558:	6023      	str	r3, [r4, #0]
	temp = thisInternalBus->bus_ack->MODER;
 800355a:	6aab      	ldr	r3, [r5, #40]	; 0x28
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 800355c:	6b28      	ldr	r0, [r5, #48]	; 0x30
	temp = thisInternalBus->bus_ack->MODER;
 800355e:	469c      	mov	ip, r3
 8003560:	681b      	ldr	r3, [r3, #0]
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 8003562:	43c6      	mvns	r6, r0
 8003564:	4383      	bics	r3, r0
	temp |= thisInternalBus->BUS_ACKMODER;
 8003566:	6b68      	ldr	r0, [r5, #52]	; 0x34
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 8003568:	46b1      	mov	r9, r6
	temp |= thisInternalBus->BUS_ACKMODER;
 800356a:	4303      	orrs	r3, r0
	thisInternalBus->bus_ack->MODER = temp;
 800356c:	4660      	mov	r0, ip
 800356e:	6003      	str	r3, [r0, #0]
	thisInternalBus->bus_ack->BSRR = (uint32_t) thisInternalBus->bus_ack_mask;
 8003570:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8003572:	4698      	mov	r8, r3
 8003574:	4663      	mov	r3, ip
 8003576:	4640      	mov	r0, r8
 8003578:	6198      	str	r0, [r3, #24]
	while(buffer_len--)
 800357a:	1e50      	subs	r0, r2, #1
 800357c:	b2c0      	uxtb	r0, r0
 800357e:	2a00      	cmp	r2, #0
 8003580:	d027      	beq.n	80035d2 <internal_bus_write_data_frame+0xaa>
		thisInternalBus->bus_clk->BRR = thisInternalBus->bus_clk_mask;
 8003582:	8b2e      	ldrh	r6, [r5, #24]
		thisInternalBus->bus->BSRR = (uint32_t) ((thisInternalBus->bus_mask & buffer[buffer_len])  | ((thisInternalBus->bus_mask & ~buffer[buffer_len])  << 16));
 8003584:	88ad      	ldrh	r5, [r5, #4]
 8003586:	1808      	adds	r0, r1, r0
 8003588:	002b      	movs	r3, r5
		thisInternalBus->bus_clk->BRR = thisInternalBus->bus_clk_mask;
 800358a:	62a6      	str	r6, [r4, #40]	; 0x28
		thisInternalBus->bus->BSRR = (uint32_t) ((thisInternalBus->bus_mask & buffer[buffer_len])  | ((thisInternalBus->bus_mask & ~buffer[buffer_len])  << 16));
 800358c:	7802      	ldrb	r2, [r0, #0]
 800358e:	4393      	bics	r3, r2
 8003590:	041b      	lsls	r3, r3, #16
 8003592:	402a      	ands	r2, r5
 8003594:	431a      	orrs	r2, r3
 8003596:	61ba      	str	r2, [r7, #24]
		thisInternalBus->bus_clk->BSRR = (uint32_t) thisInternalBus->bus_clk_mask;
 8003598:	0003      	movs	r3, r0
 800359a:	61a6      	str	r6, [r4, #24]
	while(buffer_len--)
 800359c:	3801      	subs	r0, #1
 800359e:	4299      	cmp	r1, r3
 80035a0:	d1f2      	bne.n	8003588 <internal_bus_write_data_frame+0x60>
	thisInternalBus->bus_ack->BRR = thisInternalBus->bus_ack_mask;
 80035a2:	4642      	mov	r2, r8
 80035a4:	4663      	mov	r3, ip
	thisInternalBus->bus->BRR = thisInternalBus->bus_mask;
 80035a6:	62bd      	str	r5, [r7, #40]	; 0x28
	thisInternalBus->bus_ack->BRR = thisInternalBus->bus_ack_mask;
 80035a8:	629a      	str	r2, [r3, #40]	; 0x28
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 80035aa:	465a      	mov	r2, fp
	temp = thisInternalBus->bus->MODER;
 80035ac:	683b      	ldr	r3, [r7, #0]
	temp &= ~thisInternalBus->BUS_BUSMASK32;
 80035ae:	4013      	ands	r3, r2
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 80035b0:	4652      	mov	r2, sl
	thisInternalBus->bus->MODER = temp;
 80035b2:	603b      	str	r3, [r7, #0]
	temp = thisInternalBus->bus_clk->MODER;
 80035b4:	6823      	ldr	r3, [r4, #0]
	temp &= ~thisInternalBus->BUS_CLKMASK32;
 80035b6:	4013      	ands	r3, r2
	thisInternalBus->bus_clk->MODER = temp;
 80035b8:	6023      	str	r3, [r4, #0]
	temp = thisInternalBus->bus_ack->MODER;
 80035ba:	4663      	mov	r3, ip
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 80035bc:	464a      	mov	r2, r9
	temp = thisInternalBus->bus_ack->MODER;
 80035be:	681b      	ldr	r3, [r3, #0]
	temp &= ~thisInternalBus->BUS_ACKMASK32;
 80035c0:	4013      	ands	r3, r2
	thisInternalBus->bus_ack->MODER = temp;
 80035c2:	4662      	mov	r2, ip
 80035c4:	6013      	str	r3, [r2, #0]
}
 80035c6:	bcf0      	pop	{r4, r5, r6, r7}
 80035c8:	46bb      	mov	fp, r7
 80035ca:	46b2      	mov	sl, r6
 80035cc:	46a9      	mov	r9, r5
 80035ce:	46a0      	mov	r8, r4
 80035d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035d2:	88ad      	ldrh	r5, [r5, #4]
 80035d4:	e7e5      	b.n	80035a2 <internal_bus_write_data_frame+0x7a>
 80035d6:	46c0      	nop			; (mov r8, r8)

080035d8 <EEPROM_save>:
// TODO we need uint8_t EEPROM_save(unsigned char *file_name, uint8_t *buffer, uint8_t how_many_byte_write)
uint8_t EEPROM_save(uint32_t file_name, uint8_t *buffer, uint8_t buffer_size)
{
	uint8_t result = 0;
	//before anything else first check if the address you are trying to write to is in fact within the EEPROM memory map
	if (IS_FLASH_DATA_ADDRESS(file_name))
 80035d8:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <EEPROM_save+0x38>)
{
 80035da:	b570      	push	{r4, r5, r6, lr}
	if (IS_FLASH_DATA_ADDRESS(file_name))
 80035dc:	18c2      	adds	r2, r0, r3
 80035de:	2380      	movs	r3, #128	; 0x80
{
 80035e0:	0004      	movs	r4, r0
 80035e2:	000d      	movs	r5, r1
	if (IS_FLASH_DATA_ADDRESS(file_name))
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d301      	bcc.n	80035ee <EEPROM_save+0x16>
				result =1;
			}
			//we already unlocked the EEPROM memory no matter if we succes to write or not we need to relock
			if( HAL_OK != HAL_FLASHEx_DATAEEPROM_Lock())
			{
				result =0;  //if we can not relock again it is a problem no matter if we succes to write
 80035ea:	2000      	movs	r0, #0
			}
		}
	}
	//Lock the EEPROM afterwards to protect it from accidental memory writes
	return(result);
}
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
		if ( HAL_OK == HAL_FLASHEx_DATAEEPROM_Unlock() )
 80035ee:	f7fe f879 	bl	80016e4 <HAL_FLASHEx_DATAEEPROM_Unlock>
 80035f2:	2800      	cmp	r0, #0
 80035f4:	d1f9      	bne.n	80035ea <EEPROM_save+0x12>
			if( HAL_OK == HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_BYTE, (uint32_t) file_name, (uint8_t) buffer[0]) )
 80035f6:	0021      	movs	r1, r4
 80035f8:	782a      	ldrb	r2, [r5, #0]
 80035fa:	f7fe f895 	bl	8001728 <HAL_FLASHEx_DATAEEPROM_Program>
 80035fe:	0004      	movs	r4, r0
			if( HAL_OK != HAL_FLASHEx_DATAEEPROM_Lock())
 8003600:	f7fe f888 	bl	8001714 <HAL_FLASHEx_DATAEEPROM_Lock>
 8003604:	2800      	cmp	r0, #0
 8003606:	d1f0      	bne.n	80035ea <EEPROM_save+0x12>
			if( HAL_OK == HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_BYTE, (uint32_t) file_name, (uint8_t) buffer[0]) )
 8003608:	4260      	negs	r0, r4
 800360a:	4160      	adcs	r0, r4
	uint8_t result = 0;
 800360c:	b2c0      	uxtb	r0, r0
 800360e:	e7ed      	b.n	80035ec <EEPROM_save+0x14>
 8003610:	f7f80000 	.word	0xf7f80000

08003614 <EEPROM_load>:
uint8_t EEPROM_load(uint32_t file_name, uint8_t *buffer, uint8_t buffer_size)
{

	uint8_t result = 0;
	//before anything else first check if the address you are trying to write to is in fact within the EEPROM memory map
	if (IS_FLASH_DATA_ADDRESS(file_name))
 8003614:	4a06      	ldr	r2, [pc, #24]	; (8003630 <EEPROM_load+0x1c>)
{
 8003616:	b510      	push	{r4, lr}
	if (IS_FLASH_DATA_ADDRESS(file_name))
 8003618:	1884      	adds	r4, r0, r2
 800361a:	2280      	movs	r2, #128	; 0x80
{
 800361c:	0003      	movs	r3, r0
	if (IS_FLASH_DATA_ADDRESS(file_name))
 800361e:	0112      	lsls	r2, r2, #4
	uint8_t result = 0;
 8003620:	2000      	movs	r0, #0
	if (IS_FLASH_DATA_ADDRESS(file_name))
 8003622:	4294      	cmp	r4, r2
 8003624:	d202      	bcs.n	800362c <EEPROM_load+0x18>
	{
		buffer[0] = *(uint32_t*) file_name;
 8003626:	681b      	ldr	r3, [r3, #0]
		result = 1;
 8003628:	3001      	adds	r0, #1
		buffer[0] = *(uint32_t*) file_name;
 800362a:	700b      	strb	r3, [r1, #0]
	}
	//Lock the EEPROM afterwards to protect it from accidental memory writes
	return(result);
}
 800362c:	bd10      	pop	{r4, pc}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	f7f80000 	.word	0xf7f80000

08003634 <I2C_interface_create>:
#include "i2c_network_interface.h"


I2C_t * I2C_interface_create(I2C_HandleTypeDef *I2C_handle,uint8_t channel_address)
{
 8003634:	b570      	push	{r4, r5, r6, lr}
 8003636:	0005      	movs	r5, r0
	I2C_t * thisI2C = (I2C_t *) malloc(sizeof(I2C_t));
 8003638:	2008      	movs	r0, #8
{
 800363a:	000e      	movs	r6, r1
	I2C_t * thisI2C = (I2C_t *) malloc(sizeof(I2C_t));
 800363c:	f000 f938 	bl	80038b0 <malloc>
 8003640:	1e04      	subs	r4, r0, #0
	if(thisI2C != NULL)
 8003642:	d017      	beq.n	8003674 <I2C_interface_create+0x40>
	{
		thisI2C->I2C_line = I2C_handle;
		i2c2_interrupt_interface_pointer = thisI2C;
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <I2C_interface_create+0x44>)
		thisI2C->buffer_index=0;

		// Disable Own Address1 before setting the new address configuration
		//TODO it is much safer to use HAL compatible address change instead of manual mode
		//is ther any reason for using manual mode?
		thisI2C->I2C_line->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003646:	490d      	ldr	r1, [pc, #52]	; (800367c <I2C_interface_create+0x48>)
		i2c2_interrupt_interface_pointer = thisI2C;
 8003648:	6018      	str	r0, [r3, #0]
		thisI2C->buffer_index=0;
 800364a:	2300      	movs	r3, #0
 800364c:	7003      	strb	r3, [r0, #0]
		thisI2C->I2C_line->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800364e:	682b      	ldr	r3, [r5, #0]
		thisI2C->I2C_line = I2C_handle;
 8003650:	6045      	str	r5, [r0, #4]
		thisI2C->I2C_line->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	400a      	ands	r2, r1
 8003656:	609a      	str	r2, [r3, #8]
		thisI2C->I2C_line->Instance->OAR1 = (I2C_OAR1_OA1EN | ( channel_address << 1) );
 8003658:	2280      	movs	r2, #128	; 0x80
 800365a:	0071      	lsls	r1, r6, #1
 800365c:	0212      	lsls	r2, r2, #8
 800365e:	4311      	orrs	r1, r2
 8003660:	6099      	str	r1, [r3, #8]
		__HAL_I2C_ENABLE_IT(thisI2C->I2C_line, I2C_IT_RXI | I2C_IT_STOPI | I2C_IT_ADDRI);
 8003662:	212c      	movs	r1, #44	; 0x2c
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	601a      	str	r2, [r3, #0]
		HAL_I2C_Slave_Receive_IT(thisI2C->I2C_line, thisI2C->receiveBuffer, I2C_RECEIVE_LENGTH);
 800366a:	1c41      	adds	r1, r0, #1
 800366c:	2201      	movs	r2, #1
 800366e:	0028      	movs	r0, r5
 8003670:	f7fe f9d4 	bl	8001a1c <HAL_I2C_Slave_Receive_IT>
	else
	{
		//TODO  erro handler
	}
	return thisI2C;
}
 8003674:	0020      	movs	r0, r4
 8003676:	bd70      	pop	{r4, r5, r6, pc}
 8003678:	200001c0 	.word	0x200001c0
 800367c:	ffff7fff 	.word	0xffff7fff

08003680 <I2C2_IRQHandler>:
//------------------------------------------
void I2C2_IRQHandler(void)
{
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_STOPI) != RESET))
 8003680:	2120      	movs	r1, #32
 8003682:	4b15      	ldr	r3, [pc, #84]	; (80036d8 <I2C2_IRQHandler+0x58>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	6853      	ldr	r3, [r2, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6998      	ldr	r0, [r3, #24]
 800368c:	4201      	tst	r1, r0
 800368e:	d002      	beq.n	8003696 <I2C2_IRQHandler+0x16>
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	4201      	tst	r1, r0
 8003694:	d11d      	bne.n	80036d2 <I2C2_IRQHandler+0x52>
	{
		// Clear STOP Flag
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_STOPF);
	}
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_RXI) != RESET))
 8003696:	2104      	movs	r1, #4
 8003698:	6998      	ldr	r0, [r3, #24]
 800369a:	4201      	tst	r1, r0
 800369c:	d002      	beq.n	80036a4 <I2C2_IRQHandler+0x24>
 800369e:	6818      	ldr	r0, [r3, #0]
 80036a0:	4201      	tst	r1, r0
 80036a2:	d108      	bne.n	80036b6 <I2C2_IRQHandler+0x36>
		{
			i2c2_interrupt_interface_pointer->receiveBuffer[i2c2_interrupt_interface_pointer->buffer_index] = (uint8_t)i2c2_interrupt_interface_pointer->I2C_line->Instance->RXDR;
			i2c2_interrupt_interface_pointer->buffer_index++;
		}
	}
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_ADDRI) != RESET))
 80036a4:	2208      	movs	r2, #8
 80036a6:	6999      	ldr	r1, [r3, #24]
 80036a8:	420a      	tst	r2, r1
 80036aa:	d003      	beq.n	80036b4 <I2C2_IRQHandler+0x34>
 80036ac:	6819      	ldr	r1, [r3, #0]
 80036ae:	420a      	tst	r2, r1
 80036b0:	d000      	beq.n	80036b4 <I2C2_IRQHandler+0x34>
	{
		// Clear ADDR Flag and turn off line hold
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_ADDR);
 80036b2:	61da      	str	r2, [r3, #28]
	}
	return;
}
 80036b4:	4770      	bx	lr
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_RXNE);
 80036b6:	61d9      	str	r1, [r3, #28]
		if(i2c2_interrupt_interface_pointer->buffer_index < I2C_RECEIVE_LENGTH)
 80036b8:	7811      	ldrb	r1, [r2, #0]
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d1f2      	bne.n	80036a4 <I2C2_IRQHandler+0x24>
			i2c2_interrupt_interface_pointer->receiveBuffer[i2c2_interrupt_interface_pointer->buffer_index] = (uint8_t)i2c2_interrupt_interface_pointer->I2C_line->Instance->RXDR;
 80036be:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80036c0:	7811      	ldrb	r1, [r2, #0]
 80036c2:	b2c0      	uxtb	r0, r0
 80036c4:	1851      	adds	r1, r2, r1
 80036c6:	7048      	strb	r0, [r1, #1]
			i2c2_interrupt_interface_pointer->buffer_index++;
 80036c8:	7811      	ldrb	r1, [r2, #0]
 80036ca:	3101      	adds	r1, #1
 80036cc:	b2c9      	uxtb	r1, r1
 80036ce:	7011      	strb	r1, [r2, #0]
 80036d0:	e7e8      	b.n	80036a4 <I2C2_IRQHandler+0x24>
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_STOPF);
 80036d2:	61d9      	str	r1, [r3, #28]
 80036d4:	e7df      	b.n	8003696 <I2C2_IRQHandler+0x16>
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	200001c0 	.word	0x200001c0

080036dc <module_system_init>:
extern TIM_HandleTypeDef htim22;
extern System my_sys;

void module_system_init(System *thisSystem)
{
	my_sys.data_bus = internal_bus_create(GPIOB, 0xFF,
 80036dc:	22a0      	movs	r2, #160	; 0xa0
 80036de:	2380      	movs	r3, #128	; 0x80
{
 80036e0:	b530      	push	{r4, r5, lr}
	my_sys.data_bus = internal_bus_create(GPIOB, 0xFF,
 80036e2:	05d2      	lsls	r2, r2, #23
{
 80036e4:	b085      	sub	sp, #20
	my_sys.data_bus = internal_bus_create(GPIOB, 0xFF,
 80036e6:	01db      	lsls	r3, r3, #7
 80036e8:	21ff      	movs	r1, #255	; 0xff
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	9200      	str	r2, [sp, #0]
 80036ee:	2301      	movs	r3, #1
 80036f0:	4813      	ldr	r0, [pc, #76]	; (8003740 <module_system_init+0x64>)
 80036f2:	f7ff fe55 	bl	80033a0 <internal_bus_create>
 80036f6:	4c13      	ldr	r4, [pc, #76]	; (8003744 <module_system_init+0x68>)
	//GlobalTimerInit(&thisSystem->GlobalTimer);

	uint8_t temp_data[1];
	uint8_t i2c_new_address[1];

	EEPROM_load(EEPROM_FIRST_TIME_INITIATION, temp_data, 1);  //TODO  this is bungee jumping without rope we assume everything if good no error check
 80036f8:	ad02      	add	r5, sp, #8
	my_sys.data_bus = internal_bus_create(GPIOB, 0xFF,
 80036fa:	6320      	str	r0, [r4, #48]	; 0x30
	EEPROM_load(EEPROM_FIRST_TIME_INITIATION, temp_data, 1);  //TODO  this is bungee jumping without rope we assume everything if good no error check
 80036fc:	2201      	movs	r2, #1
 80036fe:	0029      	movs	r1, r5
 8003700:	4811      	ldr	r0, [pc, #68]	; (8003748 <module_system_init+0x6c>)
 8003702:	f7ff ff87 	bl	8003614 <EEPROM_load>
	if (temp_data[0] == EEPROM_FIRST_TIME_BOOT_MARKE )
 8003706:	782b      	ldrb	r3, [r5, #0]
 8003708:	2b13      	cmp	r3, #19
 800370a:	d006      	beq.n	800371a <module_system_init+0x3e>
		EEPROM_load(EEPROM_I2C_ADDR, i2c_new_address, 1);
		my_sys.i2c_line = I2C_interface_create(&hi2c2,i2c_new_address[0]);
	}
	else
	{
		my_sys.i2c_line = I2C_interface_create(&hi2c2,100 );   //TDOD hard code this to correct default value
 800370c:	2164      	movs	r1, #100	; 0x64
 800370e:	480f      	ldr	r0, [pc, #60]	; (800374c <module_system_init+0x70>)
 8003710:	f7ff ff90 	bl	8003634 <I2C_interface_create>
 8003714:	62e0      	str	r0, [r4, #44]	; 0x2c
	}
	return;
}
 8003716:	b005      	add	sp, #20
 8003718:	bd30      	pop	{r4, r5, pc}
		i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 800371a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		EEPROM_load(EEPROM_I2C_ADDR, i2c_new_address, 1);
 800371c:	a903      	add	r1, sp, #12
		i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 800371e:	785b      	ldrb	r3, [r3, #1]
		EEPROM_load(EEPROM_I2C_ADDR, i2c_new_address, 1);
 8003720:	480b      	ldr	r0, [pc, #44]	; (8003750 <module_system_init+0x74>)
		i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 8003722:	1e5a      	subs	r2, r3, #1
 8003724:	4193      	sbcs	r3, r2
 8003726:	466a      	mov	r2, sp
 8003728:	7313      	strb	r3, [r2, #12]
		EEPROM_load(EEPROM_I2C_ADDR, i2c_new_address, 1);
 800372a:	2201      	movs	r2, #1
 800372c:	f7ff ff72 	bl	8003614 <EEPROM_load>
		my_sys.i2c_line = I2C_interface_create(&hi2c2,i2c_new_address[0]);
 8003730:	466b      	mov	r3, sp
 8003732:	4806      	ldr	r0, [pc, #24]	; (800374c <module_system_init+0x70>)
 8003734:	7b19      	ldrb	r1, [r3, #12]
 8003736:	f7ff ff7d 	bl	8003634 <I2C_interface_create>
 800373a:	62e0      	str	r0, [r4, #44]	; 0x2c
 800373c:	e7eb      	b.n	8003716 <module_system_init+0x3a>
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	50000400 	.word	0x50000400
 8003744:	20000140 	.word	0x20000140
 8003748:	08080008 	.word	0x08080008
 800374c:	200000f4 	.word	0x200000f4
 8003750:	08080000 	.word	0x08080000

08003754 <state_machine>:



void state_machine(System *thisSystem)
{
 8003754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003756:	b089      	sub	sp, #36	; 0x24
	uint8_t testData[23] = {3,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2,1};  //TODO remove after Link data output to magnetometer memory instead
 8003758:	af02      	add	r7, sp, #8
 800375a:	003a      	movs	r2, r7
 800375c:	4b39      	ldr	r3, [pc, #228]	; (8003844 <state_machine+0xf0>)
 800375e:	4d3a      	ldr	r5, [pc, #232]	; (8003848 <state_machine+0xf4>)
 8003760:	cb13      	ldmia	r3!, {r0, r1, r4}
 8003762:	c213      	stmia	r2!, {r0, r1, r4}
 8003764:	cb03      	ldmia	r3!, {r0, r1}
 8003766:	c203      	stmia	r2!, {r0, r1}
 8003768:	8819      	ldrh	r1, [r3, #0]
 800376a:	4e38      	ldr	r6, [pc, #224]	; (800384c <state_machine+0xf8>)
 800376c:	8011      	strh	r1, [r2, #0]
 800376e:	789b      	ldrb	r3, [r3, #2]
 8003770:	ac01      	add	r4, sp, #4
 8003772:	7093      	strb	r3, [r2, #2]
 8003774:	6aea      	ldr	r2, [r5, #44]	; 0x2c


	while(1)
	{
	//internal_bus_write_data_frame(my_sys.data_bus,testData,22);HAL_Delay(500);
		if(my_sys.i2c_line->buffer_index)
 8003776:	7813      	ldrb	r3, [r2, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0fc      	beq.n	8003776 <state_machine+0x22>
		{
			switch(my_sys.i2c_line->receiveBuffer[0])
 800377c:	7853      	ldrb	r3, [r2, #1]
 800377e:	3b0a      	subs	r3, #10
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b0a      	cmp	r3, #10
 8003784:	d809      	bhi.n	800379a <state_machine+0x46>
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	58f3      	ldr	r3, [r6, r3]
 800378a:	469f      	mov	pc, r3
					break;
				}
				//-------------------------------
				case I2C_PACKET_SET_BLUE_ON:
				{
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800378c:	2200      	movs	r2, #0
					break;
				}
				//-------------------------------
				case I2C_PACKET_SET_BLUE_OFF:
				{
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800378e:	20a0      	movs	r0, #160	; 0xa0
 8003790:	2180      	movs	r1, #128	; 0x80
 8003792:	05c0      	lsls	r0, r0, #23
 8003794:	f7fe f8e2 	bl	800195c <HAL_GPIO_WritePin>
					break;
 8003798:	6aea      	ldr	r2, [r5, #44]	; 0x2c
				}
			}
			//-------- if we get any data higher than 0x80  it mean it is a new address
			if ( my_sys.i2c_line->receiveBuffer[0] > I2C_PACKET_SET_NEW_ADDRESS )
 800379a:	7853      	ldrb	r3, [r2, #1]
 800379c:	2b80      	cmp	r3, #128	; 0x80
 800379e:	d913      	bls.n	80037c8 <state_machine+0x74>
			{
				HAL_GPIO_WritePin(CHN_OUT_BT0_GPIO_Port, CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 80037a0:	2180      	movs	r1, #128	; 0x80
 80037a2:	2200      	movs	r2, #0
 80037a4:	482a      	ldr	r0, [pc, #168]	; (8003850 <state_machine+0xfc>)
 80037a6:	0209      	lsls	r1, r1, #8
 80037a8:	f7fe f8d8 	bl	800195c <HAL_GPIO_WritePin>
				uint8_t i2c_new_address[1];
				uint8_t temp_data[1];
				i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 80037ac:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
				if( !EEPROM_save(EEPROM_I2C_ADDR, i2c_new_address, 1) )
 80037ae:	4669      	mov	r1, sp
				i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 80037b0:	785b      	ldrb	r3, [r3, #1]
				if( !EEPROM_save(EEPROM_I2C_ADDR, i2c_new_address, 1) )
 80037b2:	4828      	ldr	r0, [pc, #160]	; (8003854 <state_machine+0x100>)
				i2c_new_address[0] = my_sys.i2c_line->receiveBuffer[0] && 0xef;
 80037b4:	1e5a      	subs	r2, r3, #1
 80037b6:	4193      	sbcs	r3, r2
 80037b8:	466a      	mov	r2, sp
 80037ba:	7013      	strb	r3, [r2, #0]
				if( !EEPROM_save(EEPROM_I2C_ADDR, i2c_new_address, 1) )
 80037bc:	2201      	movs	r2, #1
 80037be:	f7ff ff0b 	bl	80035d8 <EEPROM_save>
 80037c2:	2800      	cmp	r0, #0
 80037c4:	d103      	bne.n	80037ce <state_machine+0x7a>
 80037c6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
				{
					temp_data[0] = EEPROM_FIRST_TIME_BOOT_MARKE;
					EEPROM_save(EEPROM_FIRST_TIME_INITIATION, temp_data, 1);  //TODO  this is bungee jumping without rope we assume everything if good no error check
				}
			}
		my_sys.i2c_line->buffer_index =0;
 80037c8:	2300      	movs	r3, #0
 80037ca:	7013      	strb	r3, [r2, #0]
 80037cc:	e7d3      	b.n	8003776 <state_machine+0x22>
					temp_data[0] = EEPROM_FIRST_TIME_BOOT_MARKE;
 80037ce:	2313      	movs	r3, #19
					EEPROM_save(EEPROM_FIRST_TIME_INITIATION, temp_data, 1);  //TODO  this is bungee jumping without rope we assume everything if good no error check
 80037d0:	2201      	movs	r2, #1
 80037d2:	0021      	movs	r1, r4
 80037d4:	4820      	ldr	r0, [pc, #128]	; (8003858 <state_machine+0x104>)
					temp_data[0] = EEPROM_FIRST_TIME_BOOT_MARKE;
 80037d6:	7023      	strb	r3, [r4, #0]
					EEPROM_save(EEPROM_FIRST_TIME_INITIATION, temp_data, 1);  //TODO  this is bungee jumping without rope we assume everything if good no error check
 80037d8:	f7ff fefe 	bl	80035d8 <EEPROM_save>
 80037dc:	e7f3      	b.n	80037c6 <state_machine+0x72>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80037de:	2201      	movs	r2, #1
 80037e0:	20a0      	movs	r0, #160	; 0xa0
 80037e2:	2140      	movs	r1, #64	; 0x40
 80037e4:	05c0      	lsls	r0, r0, #23
 80037e6:	f7fe f8b9 	bl	800195c <HAL_GPIO_WritePin>
					break;
 80037ea:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80037ec:	e7d5      	b.n	800379a <state_machine+0x46>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80037ee:	2200      	movs	r2, #0
 80037f0:	e7f6      	b.n	80037e0 <state_machine+0x8c>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80037f2:	2201      	movs	r2, #1
 80037f4:	2180      	movs	r1, #128	; 0x80
 80037f6:	20a0      	movs	r0, #160	; 0xa0
 80037f8:	0049      	lsls	r1, r1, #1
 80037fa:	05c0      	lsls	r0, r0, #23
 80037fc:	f7fe f8ae 	bl	800195c <HAL_GPIO_WritePin>
					break;
 8003800:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003802:	e7ca      	b.n	800379a <state_machine+0x46>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003804:	2200      	movs	r2, #0
 8003806:	e7f5      	b.n	80037f4 <state_machine+0xa0>
					  HAL_GPIO_WritePin(CHN_OUT_RST_GPIO_Port, CHN_OUT_RST_Pin, GPIO_PIN_SET);
 8003808:	2201      	movs	r2, #1
 800380a:	2180      	movs	r1, #128	; 0x80
 800380c:	4810      	ldr	r0, [pc, #64]	; (8003850 <state_machine+0xfc>)
 800380e:	01c9      	lsls	r1, r1, #7
 8003810:	f7fe f8a4 	bl	800195c <HAL_GPIO_WritePin>
					break;
 8003814:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003816:	e7c0      	b.n	800379a <state_machine+0x46>
					  HAL_GPIO_WritePin(CHN_OUT_RST_GPIO_Port, CHN_OUT_RST_Pin, GPIO_PIN_RESET);
 8003818:	2200      	movs	r2, #0
 800381a:	e7f6      	b.n	800380a <state_machine+0xb6>
					  HAL_GPIO_WritePin(CHN_OUT_BT0_GPIO_Port, CHN_OUT_BT0_Pin, GPIO_PIN_SET);
 800381c:	2201      	movs	r2, #1
 800381e:	2180      	movs	r1, #128	; 0x80
 8003820:	480b      	ldr	r0, [pc, #44]	; (8003850 <state_machine+0xfc>)
 8003822:	0209      	lsls	r1, r1, #8
 8003824:	f7fe f89a 	bl	800195c <HAL_GPIO_WritePin>
					break;
 8003828:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800382a:	e7b6      	b.n	800379a <state_machine+0x46>
					  HAL_GPIO_WritePin(CHN_OUT_BT0_GPIO_Port, CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 800382c:	2200      	movs	r2, #0
 800382e:	e7f6      	b.n	800381e <state_machine+0xca>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003830:	2201      	movs	r2, #1
 8003832:	e7ac      	b.n	800378e <state_machine+0x3a>
					internal_bus_write_data_frame(my_sys.data_bus,testData,22);
 8003834:	2216      	movs	r2, #22
 8003836:	0039      	movs	r1, r7
 8003838:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800383a:	f7ff fe75 	bl	8003528 <internal_bus_write_data_frame>
					break;
 800383e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003840:	e7ab      	b.n	800379a <state_machine+0x46>
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	080039f0 	.word	0x080039f0
 8003848:	20000140 	.word	0x20000140
 800384c:	08003a88 	.word	0x08003a88
 8003850:	50000800 	.word	0x50000800
 8003854:	08080000 	.word	0x08080000
 8003858:	08080008 	.word	0x08080008

0800385c <__errno>:
 800385c:	4b01      	ldr	r3, [pc, #4]	; (8003864 <__errno+0x8>)
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	4770      	bx	lr
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	2000000c 	.word	0x2000000c

08003868 <__libc_init_array>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	2600      	movs	r6, #0
 800386c:	4d0c      	ldr	r5, [pc, #48]	; (80038a0 <__libc_init_array+0x38>)
 800386e:	4c0d      	ldr	r4, [pc, #52]	; (80038a4 <__libc_init_array+0x3c>)
 8003870:	1b64      	subs	r4, r4, r5
 8003872:	10a4      	asrs	r4, r4, #2
 8003874:	42a6      	cmp	r6, r4
 8003876:	d109      	bne.n	800388c <__libc_init_array+0x24>
 8003878:	2600      	movs	r6, #0
 800387a:	f000 f8ad 	bl	80039d8 <_init>
 800387e:	4d0a      	ldr	r5, [pc, #40]	; (80038a8 <__libc_init_array+0x40>)
 8003880:	4c0a      	ldr	r4, [pc, #40]	; (80038ac <__libc_init_array+0x44>)
 8003882:	1b64      	subs	r4, r4, r5
 8003884:	10a4      	asrs	r4, r4, #2
 8003886:	42a6      	cmp	r6, r4
 8003888:	d105      	bne.n	8003896 <__libc_init_array+0x2e>
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	00b3      	lsls	r3, r6, #2
 800388e:	58eb      	ldr	r3, [r5, r3]
 8003890:	4798      	blx	r3
 8003892:	3601      	adds	r6, #1
 8003894:	e7ee      	b.n	8003874 <__libc_init_array+0xc>
 8003896:	00b3      	lsls	r3, r6, #2
 8003898:	58eb      	ldr	r3, [r5, r3]
 800389a:	4798      	blx	r3
 800389c:	3601      	adds	r6, #1
 800389e:	e7f2      	b.n	8003886 <__libc_init_array+0x1e>
 80038a0:	08003abc 	.word	0x08003abc
 80038a4:	08003abc 	.word	0x08003abc
 80038a8:	08003abc 	.word	0x08003abc
 80038ac:	08003ac0 	.word	0x08003ac0

080038b0 <malloc>:
 80038b0:	b510      	push	{r4, lr}
 80038b2:	4b03      	ldr	r3, [pc, #12]	; (80038c0 <malloc+0x10>)
 80038b4:	0001      	movs	r1, r0
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	f000 f80c 	bl	80038d4 <_malloc_r>
 80038bc:	bd10      	pop	{r4, pc}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	2000000c 	.word	0x2000000c

080038c4 <memset>:
 80038c4:	0003      	movs	r3, r0
 80038c6:	1882      	adds	r2, r0, r2
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d100      	bne.n	80038ce <memset+0xa>
 80038cc:	4770      	bx	lr
 80038ce:	7019      	strb	r1, [r3, #0]
 80038d0:	3301      	adds	r3, #1
 80038d2:	e7f9      	b.n	80038c8 <memset+0x4>

080038d4 <_malloc_r>:
 80038d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d6:	2303      	movs	r3, #3
 80038d8:	1ccd      	adds	r5, r1, #3
 80038da:	439d      	bics	r5, r3
 80038dc:	3508      	adds	r5, #8
 80038de:	0006      	movs	r6, r0
 80038e0:	2d0c      	cmp	r5, #12
 80038e2:	d21f      	bcs.n	8003924 <_malloc_r+0x50>
 80038e4:	250c      	movs	r5, #12
 80038e6:	42a9      	cmp	r1, r5
 80038e8:	d81e      	bhi.n	8003928 <_malloc_r+0x54>
 80038ea:	0030      	movs	r0, r6
 80038ec:	f000 f862 	bl	80039b4 <__malloc_lock>
 80038f0:	4925      	ldr	r1, [pc, #148]	; (8003988 <_malloc_r+0xb4>)
 80038f2:	680a      	ldr	r2, [r1, #0]
 80038f4:	0014      	movs	r4, r2
 80038f6:	2c00      	cmp	r4, #0
 80038f8:	d11a      	bne.n	8003930 <_malloc_r+0x5c>
 80038fa:	4f24      	ldr	r7, [pc, #144]	; (800398c <_malloc_r+0xb8>)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d104      	bne.n	800390c <_malloc_r+0x38>
 8003902:	0021      	movs	r1, r4
 8003904:	0030      	movs	r0, r6
 8003906:	f000 f843 	bl	8003990 <_sbrk_r>
 800390a:	6038      	str	r0, [r7, #0]
 800390c:	0029      	movs	r1, r5
 800390e:	0030      	movs	r0, r6
 8003910:	f000 f83e 	bl	8003990 <_sbrk_r>
 8003914:	1c43      	adds	r3, r0, #1
 8003916:	d12b      	bne.n	8003970 <_malloc_r+0x9c>
 8003918:	230c      	movs	r3, #12
 800391a:	0030      	movs	r0, r6
 800391c:	6033      	str	r3, [r6, #0]
 800391e:	f000 f851 	bl	80039c4 <__malloc_unlock>
 8003922:	e003      	b.n	800392c <_malloc_r+0x58>
 8003924:	2d00      	cmp	r5, #0
 8003926:	dade      	bge.n	80038e6 <_malloc_r+0x12>
 8003928:	230c      	movs	r3, #12
 800392a:	6033      	str	r3, [r6, #0]
 800392c:	2000      	movs	r0, #0
 800392e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	1b5b      	subs	r3, r3, r5
 8003934:	d419      	bmi.n	800396a <_malloc_r+0x96>
 8003936:	2b0b      	cmp	r3, #11
 8003938:	d903      	bls.n	8003942 <_malloc_r+0x6e>
 800393a:	6023      	str	r3, [r4, #0]
 800393c:	18e4      	adds	r4, r4, r3
 800393e:	6025      	str	r5, [r4, #0]
 8003940:	e003      	b.n	800394a <_malloc_r+0x76>
 8003942:	6863      	ldr	r3, [r4, #4]
 8003944:	42a2      	cmp	r2, r4
 8003946:	d10e      	bne.n	8003966 <_malloc_r+0x92>
 8003948:	600b      	str	r3, [r1, #0]
 800394a:	0030      	movs	r0, r6
 800394c:	f000 f83a 	bl	80039c4 <__malloc_unlock>
 8003950:	0020      	movs	r0, r4
 8003952:	2207      	movs	r2, #7
 8003954:	300b      	adds	r0, #11
 8003956:	1d23      	adds	r3, r4, #4
 8003958:	4390      	bics	r0, r2
 800395a:	1ac2      	subs	r2, r0, r3
 800395c:	4298      	cmp	r0, r3
 800395e:	d0e6      	beq.n	800392e <_malloc_r+0x5a>
 8003960:	1a1b      	subs	r3, r3, r0
 8003962:	50a3      	str	r3, [r4, r2]
 8003964:	e7e3      	b.n	800392e <_malloc_r+0x5a>
 8003966:	6053      	str	r3, [r2, #4]
 8003968:	e7ef      	b.n	800394a <_malloc_r+0x76>
 800396a:	0022      	movs	r2, r4
 800396c:	6864      	ldr	r4, [r4, #4]
 800396e:	e7c2      	b.n	80038f6 <_malloc_r+0x22>
 8003970:	2303      	movs	r3, #3
 8003972:	1cc4      	adds	r4, r0, #3
 8003974:	439c      	bics	r4, r3
 8003976:	42a0      	cmp	r0, r4
 8003978:	d0e1      	beq.n	800393e <_malloc_r+0x6a>
 800397a:	1a21      	subs	r1, r4, r0
 800397c:	0030      	movs	r0, r6
 800397e:	f000 f807 	bl	8003990 <_sbrk_r>
 8003982:	1c43      	adds	r3, r0, #1
 8003984:	d1db      	bne.n	800393e <_malloc_r+0x6a>
 8003986:	e7c7      	b.n	8003918 <_malloc_r+0x44>
 8003988:	20000090 	.word	0x20000090
 800398c:	20000094 	.word	0x20000094

08003990 <_sbrk_r>:
 8003990:	2300      	movs	r3, #0
 8003992:	b570      	push	{r4, r5, r6, lr}
 8003994:	4d06      	ldr	r5, [pc, #24]	; (80039b0 <_sbrk_r+0x20>)
 8003996:	0004      	movs	r4, r0
 8003998:	0008      	movs	r0, r1
 800399a:	602b      	str	r3, [r5, #0]
 800399c:	f7fd f83a 	bl	8000a14 <_sbrk>
 80039a0:	1c43      	adds	r3, r0, #1
 80039a2:	d103      	bne.n	80039ac <_sbrk_r+0x1c>
 80039a4:	682b      	ldr	r3, [r5, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d000      	beq.n	80039ac <_sbrk_r+0x1c>
 80039aa:	6023      	str	r3, [r4, #0]
 80039ac:	bd70      	pop	{r4, r5, r6, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	2000037c 	.word	0x2000037c

080039b4 <__malloc_lock>:
 80039b4:	b510      	push	{r4, lr}
 80039b6:	4802      	ldr	r0, [pc, #8]	; (80039c0 <__malloc_lock+0xc>)
 80039b8:	f000 f80c 	bl	80039d4 <__retarget_lock_acquire_recursive>
 80039bc:	bd10      	pop	{r4, pc}
 80039be:	46c0      	nop			; (mov r8, r8)
 80039c0:	20000384 	.word	0x20000384

080039c4 <__malloc_unlock>:
 80039c4:	b510      	push	{r4, lr}
 80039c6:	4802      	ldr	r0, [pc, #8]	; (80039d0 <__malloc_unlock+0xc>)
 80039c8:	f000 f805 	bl	80039d6 <__retarget_lock_release_recursive>
 80039cc:	bd10      	pop	{r4, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	20000384 	.word	0x20000384

080039d4 <__retarget_lock_acquire_recursive>:
 80039d4:	4770      	bx	lr

080039d6 <__retarget_lock_release_recursive>:
 80039d6:	4770      	bx	lr

080039d8 <_init>:
 80039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039de:	bc08      	pop	{r3}
 80039e0:	469e      	mov	lr, r3
 80039e2:	4770      	bx	lr

080039e4 <_fini>:
 80039e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e6:	46c0      	nop			; (mov r8, r8)
 80039e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ea:	bc08      	pop	{r3}
 80039ec:	469e      	mov	lr, r3
 80039ee:	4770      	bx	lr
