# SingleCycleProcessor
VHDL simulation of a LEG v8 single cycle processor

Contains 3 pdfs explaining the datapath elements, the control units and the overall single cycle processor.


Uses the following LEG V8 assembly instructions hardcoded in the instruction memory:

LDUR X2, [X10, #0]
LDUR X3, [X10, #8]
SUB X4, X3, X2
ADD X5, X3, X2
CBZ X1, #2
CBZ X0, #2
LDUR X2, [X10, #0]
ORR X6, X2, X3
AND X7, X2, X3
STUR X4, [X7, #8]
B #2
LDUR X3, [X10, #8]
ADD X8, X0, X1

Which converts to the following binary code:

11111000010000000000000101000010
11111000010000001000000101000011
11001011000000100000000001100100
10001011000000100000000001100101
10110100000000000000000001000001
10110100000000000000000001000000
11111000010000000000000101000010
10101010000000110000000001000110
10001010000000110000000001000111
11111000000000001000000011100100
00010100000000000000000000000010
11111000010000001000000101000011
10001011000000010000000000001000
