Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id C87E4A8AA99
	for <lists+qemu-devel@lfdr.de>; Tue, 15 Apr 2025 23:59:46 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1u4oJW-0003Iz-9I; Tue, 15 Apr 2025 17:59:30 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1u4oJT-0003Ie-OV
 for qemu-devel@nongnu.org; Tue, 15 Apr 2025 17:59:27 -0400
Received: from mail-pg1-x534.google.com ([2607:f8b0:4864:20::534])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)
 id 1u4oJL-0007Ef-Jj
 for qemu-devel@nongnu.org; Tue, 15 Apr 2025 17:59:27 -0400
Received: by mail-pg1-x534.google.com with SMTP id
 41be03b00d2f7-b06e9bcc986so2480338a12.0
 for <qemu-devel@nongnu.org>; Tue, 15 Apr 2025 14:59:19 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1744754358; x=1745359158; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=tly2alzTKoK1KIT7It5E9R9YiRAtl3gxewBVZBzVrgY=;
 b=hzscZM6Fx2KhwGYhr4jkJqwwgtwqHo6WDotB2yxoChubqP5k42LQU3DTn5ufs2e4JW
 N0NFI0qV6iTdoDRNT6mouvk6mj6Pfxu15Y3dyIuXO7/3RgKT+bs5p7fc+G8K9furYgXG
 xPw178DHQY6lg+VR7l39UOQRNqxY/lBnEWkgf3rmh59EtDmYiwcn4rUXswWjqLOdSJd7
 aJXlnGET3/KniWpKb53KIoWe8qRad2kqZK/C99qNRWKSxklUUp2tgbOf875hZwW2cctV
 SZsvp4F5/tOicfyYatK0Q6MnfVxjs13TBW92JQdPkYotaE6q+kbpDFtj89pqhyeUFoGc
 UwfQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1744754358; x=1745359158;
 h=content-transfer-encoding:in-reply-to:from:references:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=tly2alzTKoK1KIT7It5E9R9YiRAtl3gxewBVZBzVrgY=;
 b=OjISVs4BK2ROYRhakJQmpW6BLMCZUDBucs4Jmv3th4ndt3wTMTa5OmB2BwcTVEUe+b
 bCLc4f32rHY6UqrkBbT5xKfIRjwusJklYt0+R/HE3qz2Np/Ed9WQWHwWxvFr7ySWN4ZT
 P0Q5T7mUYxSTQwAMjWxjy0RooqA0xAiBJaL2pDOpMcIl9B0nr5qEUu6gS1DLINfjA8PR
 h7sepijbiU1WhAxgkB2zc7+Eckw1mj7la/SJD0q15TMt//WROSfuA/Jv0AsuzLe6tNIi
 DSoy6a8zcF47PMoqyWVDVHU0YpKWqJkzPPQCMfOkRWrdWhl6nogKc6b62iLmbxwi3nl8
 2LHA==
X-Forwarded-Encrypted: i=1;
 AJvYcCUINADbvuJrBO4pLSZzMEfZKmtfLI+ItvF6cSedxGsU9pz3ZRGOsEwS9myEHB/y1UhLeALlOptjcKgQ@nongnu.org
X-Gm-Message-State: AOJu0YxxE/QlI1paeQeNM+dc9/peEBh3Jz87KyVGl3V4hElOnml2KuQQ
 QLZZIAn24FJJor4roPYbh/mZj1djd0tL4u5vPWwMZoqThuFM7/bBBjw5f+6fpKy7EiSHNdCKrVn
 TzXk=
X-Gm-Gg: ASbGncsHFZKQzs2hGWKZGny0V+IscJXzAEXQrKcWF2J7u7JgY40ZRACv8YZxb38bMq4
 0WO97L6P+7ThtS1yXXJWrOwacv27luSYuPPP4rJlJx5DuvT7itBvWLpgQQTSjtTLqKydjAZTPAK
 ks11L08DBREJ5EMgVRpV+2Gv9tO4rHM01oQGdSVMYoiswV4rfHOiGJ3ik+9jCNB8NTwA6tngLdX
 nhHIl9XFgYOPhM74bJL50aoIs9bWpM4meCt2FXsq/BGUxoQtNoJ8S2B6Gox6aKS7QuP/4DmxBJK
 k4h23M0FLl0OvpB291Nml1vbHAs98/xgfUxbyLpphttOa0Le0O7haA==
X-Google-Smtp-Source: AGHT+IFbHrn3P74SeajWypFLaf/8FiEDu8WftTDAm3tXzuWoWUQmO+VzOqXrF/58qrtnfYKwXMBx3Q==
X-Received: by 2002:a17:90b:2811:b0:308:2b5b:d67f with SMTP id
 98e67ed59e1d1-3085eec352cmr1129780a91.9.1744754357615; 
 Tue, 15 Apr 2025 14:59:17 -0700 (PDT)
Received: from [192.168.1.87] ([38.39.164.180])
 by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-308611d6d18sm115603a91.2.2025.04.15.14.59.16
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 15 Apr 2025 14:59:17 -0700 (PDT)
Message-ID: <1194e519-819a-457d-a784-106da131ec07@linaro.org>
Date: Tue, 15 Apr 2025 14:59:16 -0700
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 101/163] tcg: Convert deposit to TCGOutOpDeposit
Content-Language: en-US
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
References: <20250415192515.232910-1-richard.henderson@linaro.org>
 <20250415192515.232910-102-richard.henderson@linaro.org>
From: Pierrick Bouvier <pierrick.bouvier@linaro.org>
In-Reply-To: <20250415192515.232910-102-richard.henderson@linaro.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::534;
 envelope-from=pierrick.bouvier@linaro.org; helo=mail-pg1-x534.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 4/15/25 12:24, Richard Henderson wrote:
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>   tcg/tcg.c                        | 33 ++++++++++++++
>   tcg/tci.c                        |  8 ++--
>   tcg/aarch64/tcg-target.c.inc     | 30 +++++--------
>   tcg/arm/tcg-target.c.inc         | 29 ++++++------
>   tcg/i386/tcg-target.c.inc        | 76 ++++++++++++++++----------------
>   tcg/loongarch64/tcg-target.c.inc | 27 +++++++-----
>   tcg/mips/tcg-target.c.inc        | 27 +++++++-----
>   tcg/ppc/tcg-target.c.inc         | 44 +++++++++---------
>   tcg/riscv/tcg-target.c.inc       |  4 ++
>   tcg/s390x/tcg-target.c.inc       | 60 +++++++++++++------------
>   tcg/sparc64/tcg-target.c.inc     |  4 ++
>   tcg/tci/tcg-target.c.inc         | 19 ++++----
>   12 files changed, 206 insertions(+), 155 deletions(-)
> 
> diff --git a/tcg/tcg.c b/tcg/tcg.c
> index 02344face0..6bed1e1b56 100644
> --- a/tcg/tcg.c
> +++ b/tcg/tcg.c
> @@ -1007,6 +1007,16 @@ typedef struct TCGOutOpBswap {
>                      TCGReg a0, TCGReg a1, unsigned flags);
>   } TCGOutOpBswap;
>   
> +typedef struct TCGOutOpDeposit {
> +    TCGOutOp base;
> +    void (*out_rrr)(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                    TCGReg a2, unsigned ofs, unsigned len);
> +    void (*out_rri)(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                    tcg_target_long a2, unsigned ofs, unsigned len);
> +    void (*out_rzr)(TCGContext *s, TCGType type, TCGReg a0,
> +                    TCGReg a2, unsigned ofs, unsigned len);
> +} TCGOutOpDeposit;
> +
>   typedef struct TCGOutOpDivRem {
>       TCGOutOp base;
>       void (*out_rr01r)(TCGContext *s, TCGType type,
> @@ -1123,6 +1133,8 @@ static const TCGOutOp * const all_outop[NB_OPS] = {
>       OUTOP(INDEX_op_clz, TCGOutOpBinary, outop_clz),
>       OUTOP(INDEX_op_ctpop, TCGOutOpUnary, outop_ctpop),
>       OUTOP(INDEX_op_ctz, TCGOutOpBinary, outop_ctz),
> +    OUTOP(INDEX_op_deposit_i32, TCGOutOpDeposit, outop_deposit),
> +    OUTOP(INDEX_op_deposit_i64, TCGOutOpDeposit, outop_deposit),
>       OUTOP(INDEX_op_divs, TCGOutOpBinary, outop_divs),
>       OUTOP(INDEX_op_divu, TCGOutOpBinary, outop_divu),
>       OUTOP(INDEX_op_divs2, TCGOutOpDivRem, outop_divs2),
> @@ -5534,6 +5546,27 @@ static void tcg_reg_alloc_op(TCGContext *s, const TCGOp *op)
>           }
>           break;
>   
> +    case INDEX_op_deposit_i32:
> +    case INDEX_op_deposit_i64:
> +        {
> +            const TCGOutOpDeposit *out = &outop_deposit;
> +
> +            if (const_args[2]) {
> +                tcg_debug_assert(!const_args[1]);
> +                out->out_rri(s, type, new_args[0], new_args[1],
> +                             new_args[2], new_args[3], new_args[4]);
> +            } else if (const_args[1]) {
> +                tcg_debug_assert(new_args[1] == 0);
> +                tcg_debug_assert(!const_args[2]);
> +                out->out_rzr(s, type, new_args[0], new_args[2],
> +                             new_args[3], new_args[4]);
> +            } else {
> +                out->out_rrr(s, type, new_args[0], new_args[1],
> +                             new_args[2], new_args[3], new_args[4]);
> +            }
> +        }
> +        break;
> +
>       case INDEX_op_divs2:
>       case INDEX_op_divu2:
>           {
> diff --git a/tcg/tci.c b/tcg/tci.c
> index 5a07d65db8..595416a192 100644
> --- a/tcg/tci.c
> +++ b/tcg/tci.c
> @@ -27,6 +27,7 @@
>   
>   
>   #define ctpop_tr    glue(ctpop, TCG_TARGET_REG_BITS)
> +#define deposit_tr  glue(deposit, TCG_TARGET_REG_BITS)
>   #define extract_tr  glue(extract, TCG_TARGET_REG_BITS)
>   #define sextract_tr glue(sextract, TCG_TARGET_REG_BITS)
>   
> @@ -655,8 +656,9 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
>               regs[r0] = ror32(regs[r1], regs[r2] & 31);
>               break;
>           case INDEX_op_deposit_i32:
> +        case INDEX_op_deposit_i64:
>               tci_args_rrrbb(insn, &r0, &r1, &r2, &pos, &len);
> -            regs[r0] = deposit32(regs[r1], pos, len, regs[r2]);
> +            regs[r0] = deposit_tr(regs[r1], pos, len, regs[r2]);
>               break;
>           case INDEX_op_extract:
>               tci_args_rrbb(insn, &r0, &r1, &pos, &len);
> @@ -770,10 +772,6 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
>               tci_args_rrr(insn, &r0, &r1, &r2);
>               regs[r0] = ror64(regs[r1], regs[r2] & 63);
>               break;
> -        case INDEX_op_deposit_i64:
> -            tci_args_rrrbb(insn, &r0, &r1, &r2, &pos, &len);
> -            regs[r0] = deposit64(regs[r1], pos, len, regs[r2]);
> -            break;
>           case INDEX_op_ext_i32_i64:
>               tci_args_rr(insn, &r0, &r1);
>               regs[r0] = (int32_t)regs[r1];
> diff --git a/tcg/aarch64/tcg-target.c.inc b/tcg/aarch64/tcg-target.c.inc
> index 4ea1aebc5e..62b045c222 100644
> --- a/tcg/aarch64/tcg-target.c.inc
> +++ b/tcg/aarch64/tcg-target.c.inc
> @@ -1347,15 +1347,6 @@ static inline void tcg_out_extr(TCGContext *s, TCGType ext, TCGReg rd,
>       tcg_out_insn(s, 3403, EXTR, ext, rd, rn, rm, a);
>   }
>   
> -static inline void tcg_out_dep(TCGContext *s, TCGType ext, TCGReg rd,
> -                               TCGReg rn, unsigned lsb, unsigned width)
> -{
> -    unsigned size = ext ? 64 : 32;
> -    unsigned a = (size - lsb) & (size - 1);
> -    unsigned b = width - 1;
> -    tcg_out_bfm(s, ext, rd, rn, a, b);
> -}
> -
>   static void tgen_cmp(TCGContext *s, TCGType ext, TCGCond cond,
>                        TCGReg a, TCGReg b)
>   {
> @@ -2577,6 +2568,18 @@ static const TCGOutOpMovcond outop_movcond = {
>       .out = tgen_movcond,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    unsigned mask = type == TCG_TYPE_I32 ? 31 : 63;
> +    tcg_out_bfm(s, type, a0, a2, -ofs & mask, len - 1);
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, 0, rz),
> +    .out_rrr = tgen_deposit,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> @@ -2684,11 +2687,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType ext,
>           tcg_out_qemu_ldst_i128(s, a0, a1, a2, args[3], false);
>           break;
>   
> -    case INDEX_op_deposit_i64:
> -    case INDEX_op_deposit_i32:
> -        tcg_out_dep(s, ext, a0, a2, args[3], args[4]);
> -        break;
> -
>       case INDEX_op_extract2_i64:
>       case INDEX_op_extract2_i32:
>           tcg_out_extr(s, ext, a0, a2, a1, args[3]);
> @@ -3206,10 +3204,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_qemu_st_i128:
>           return C_O0_I3(rz, rz, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(r, 0, rz);
> -
>       case INDEX_op_extract2_i32:
>       case INDEX_op_extract2_i64:
>           return C_O1_I2(r, rz, rz);
> diff --git a/tcg/arm/tcg-target.c.inc b/tcg/arm/tcg-target.c.inc
> index aebe48679c..2bf6bfe274 100644
> --- a/tcg/arm/tcg-target.c.inc
> +++ b/tcg/arm/tcg-target.c.inc
> @@ -969,18 +969,27 @@ static void tcg_out_extrl_i64_i32(TCGContext *s, TCGReg rd, TCGReg rn)
>       g_assert_not_reached();
>   }
>   
> -static void tcg_out_deposit(TCGContext *s, ARMCond cond, TCGReg rd,
> -                            TCGArg a1, int ofs, int len, bool const_a1)
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
>   {
> -    if (const_a1) {
> -        /* bfi becomes bfc with rn == 15.  */
> -        a1 = 15;
> -    }
>       /* bfi/bfc */
> -    tcg_out32(s, 0x07c00010 | (cond << 28) | (rd << 12) | a1
> +    tcg_out32(s, 0x07c00010 | (COND_AL << 28) | (a0 << 12) | a1
>                 | (ofs << 7) | ((ofs + len - 1) << 16));
>   }
>   
> +static void tgen_depositi(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                          tcg_target_long a2, unsigned ofs, unsigned len)
> +{
> +    /* bfi becomes bfc with rn == 15.  */
> +    tgen_deposit(s, type, a0, a1, 15, ofs, len);
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, 0, rZ),
> +    .out_rrr = tgen_deposit,
> +    .out_rri = tgen_depositi,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg rd, TCGReg rn,
>                            unsigned ofs, unsigned len)
>   {
> @@ -2402,10 +2411,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_qemu_st(s, args[0], args[1], args[2], args[3], TCG_TYPE_I64);
>           break;
>   
> -    case INDEX_op_deposit_i32:
> -        tcg_out_deposit(s, COND_AL, args[0], args[2],
> -                        args[3], args[4], const_args[2]);
> -        break;
>       case INDEX_op_extract2_i32:
>           /* ??? These optimization vs zero should be generic.  */
>           /* ??? But we can't substitute 2 for 1 in the opcode stream yet.  */
> @@ -2459,8 +2464,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_st_i32:
>           return C_O0_I2(r, r);
>   
> -    case INDEX_op_deposit_i32:
> -        return C_O1_I2(r, 0, rZ);
>       case INDEX_op_extract2_i32:
>           return C_O1_I2(r, rZ, rZ);
>       case INDEX_op_add2_i32:
> diff --git a/tcg/i386/tcg-target.c.inc b/tcg/i386/tcg-target.c.inc
> index 63c9aae26e..1dd9741f45 100644
> --- a/tcg/i386/tcg-target.c.inc
> +++ b/tcg/i386/tcg-target.c.inc
> @@ -3150,6 +3150,43 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    if (ofs == 0 && len == 8) {
> +        tcg_out_modrm(s, OPC_MOVB_EvGv | P_REXB_R | P_REXB_RM, a2, a0);
> +    } else if (ofs == 0 && len == 16) {
> +        tcg_out_modrm(s, OPC_MOVL_EvGv | P_DATA16, a2, a0);
> +    } else if (TCG_TARGET_REG_BITS == 32 && ofs == 8 && len == 8) {
> +        tcg_out_modrm(s, OPC_MOVB_EvGv, a2, a0 + 4);
> +    } else {
> +        g_assert_not_reached();
> +    }
> +}
> +
> +static void tgen_depositi(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                          tcg_target_long a2, unsigned ofs, unsigned len)
> +{
> +    if (ofs == 0 && len == 8) {
> +        tcg_out_opc(s, OPC_MOVB_Ib | P_REXB_RM | LOWREGMASK(a0), 0, a0, 0);
> +        tcg_out8(s, a2);
> +    } else if (ofs == 0 && len == 16) {
> +        tcg_out_opc(s, OPC_MOVL_Iv | P_DATA16 | LOWREGMASK(a0), 0, a0, 0);
> +        tcg_out16(s, a2);
> +    } else if (TCG_TARGET_REG_BITS == 32 && ofs == 8 && len == 8) {
> +        tcg_out8(s, OPC_MOVB_Ib + a0 + 4);
> +        tcg_out8(s, a2);
> +    } else {
> +        g_assert_not_reached();
> +    }
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(q, 0, qi),
> +    .out_rrr = tgen_deposit,
> +    .out_rri = tgen_depositi,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> @@ -3230,7 +3267,7 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>                          const int const_args[TCG_MAX_OP_ARGS])
>   {
>       TCGArg a0, a1, a2;
> -    int const_a2, rexw;
> +    int rexw;
>   
>   #if TCG_TARGET_REG_BITS == 64
>   # define OP_32_64(x) \
> @@ -3245,7 +3282,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>       a0 = args[0];
>       a1 = args[1];
>       a2 = args[2];
> -    const_a2 = const_args[2];
>       rexw = type == TCG_TYPE_I32 ? 0 : P_REXW;
>   
>       switch (opc) {
> @@ -3378,38 +3414,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           break;
>   #endif
>   
> -    OP_32_64(deposit):
> -        if (args[3] == 0 && args[4] == 8) {
> -            /* load bits 0..7 */
> -            if (const_a2) {
> -                tcg_out_opc(s, OPC_MOVB_Ib | P_REXB_RM | LOWREGMASK(a0),
> -                            0, a0, 0);
> -                tcg_out8(s, a2);
> -            } else {
> -                tcg_out_modrm(s, OPC_MOVB_EvGv | P_REXB_R | P_REXB_RM, a2, a0);
> -            }
> -        } else if (TCG_TARGET_REG_BITS == 32 && args[3] == 8 && args[4] == 8) {
> -            /* load bits 8..15 */
> -            if (const_a2) {
> -                tcg_out8(s, OPC_MOVB_Ib + a0 + 4);
> -                tcg_out8(s, a2);
> -            } else {
> -                tcg_out_modrm(s, OPC_MOVB_EvGv, a2, a0 + 4);
> -            }
> -        } else if (args[3] == 0 && args[4] == 16) {
> -            /* load bits 0..15 */
> -            if (const_a2) {
> -                tcg_out_opc(s, OPC_MOVL_Iv | P_DATA16 | LOWREGMASK(a0),
> -                            0, a0, 0);
> -                tcg_out16(s, a2);
> -            } else {
> -                tcg_out_modrm(s, OPC_MOVL_EvGv | P_DATA16, a2, a0);
> -            }
> -        } else {
> -            g_assert_not_reached();
> -        }
> -        break;
> -
>       OP_32_64(extract2):
>           /* Note that SHRD outputs to the r/m operand.  */
>           tcg_out_modrm(s, OPC_SHRD_Ib + rexw, a2, a0);
> @@ -4008,10 +4012,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_extract2_i64:
>           return C_O1_I2(r, 0, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(q, 0, qi);
> -
>       case INDEX_op_add2_i32:
>       case INDEX_op_add2_i64:
>       case INDEX_op_sub2_i32:
> diff --git a/tcg/loongarch64/tcg-target.c.inc b/tcg/loongarch64/tcg-target.c.inc
> index fdeed82df0..fcede3dd9f 100644
> --- a/tcg/loongarch64/tcg-target.c.inc
> +++ b/tcg/loongarch64/tcg-target.c.inc
> @@ -1797,6 +1797,21 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    if (type == TCG_TYPE_I32) {
> +        tcg_out_opc_bstrins_w(s, a0, a2, ofs, ofs + len - 1);
> +    } else {
> +        tcg_out_opc_bstrins_d(s, a0, a2, ofs, ofs + len - 1);
> +    }
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, 0, rz),
> +    .out_rrr = tgen_deposit,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> @@ -1865,13 +1880,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_opc_b(s, 0);
>           break;
>   
> -    case INDEX_op_deposit_i32:
> -        tcg_out_opc_bstrins_w(s, a0, a2, args[3], args[3] + args[4] - 1);
> -        break;
> -    case INDEX_op_deposit_i64:
> -        tcg_out_opc_bstrins_d(s, a0, a2, args[3], args[3] + args[4] - 1);
> -        break;
> -
>       case INDEX_op_ld8s_i32:
>       case INDEX_op_ld8s_i64:
>           tcg_out_ldst(s, OPC_LD_B, a0, a1, a2);
> @@ -2478,11 +2486,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_qemu_ld_i64:
>           return C_O1_I1(r, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        /* Must deposit into the same register as input */
> -        return C_O1_I2(r, 0, rz);
> -
>       case INDEX_op_ld_vec:
>       case INDEX_op_dupm_vec:
>       case INDEX_op_dup_vec:
> diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc
> index ad0482902d..cd648ab1df 100644
> --- a/tcg/mips/tcg-target.c.inc
> +++ b/tcg/mips/tcg-target.c.inc
> @@ -2215,6 +2215,22 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    if (type == TCG_TYPE_I32) {
> +        tcg_out_opc_bf(s, OPC_INS, a0, a2, ofs + len - 1, ofs);
> +    } else {
> +        tcg_out_opc_bf64(s, OPC_DINS, OPC_DINSM, OPC_DINSU, a0, a2,
> +                         ofs + len - 1, ofs);
> +    }
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, 0, rz),
> +    .out_rrr = tgen_deposit,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> @@ -2327,14 +2343,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_ldst(s, i1, a0, a1, a2);
>           break;
>   
> -    case INDEX_op_deposit_i32:
> -        tcg_out_opc_bf(s, OPC_INS, a0, a2, args[3] + args[4] - 1, args[3]);
> -        break;
> -    case INDEX_op_deposit_i64:
> -        tcg_out_opc_bf64(s, OPC_DINS, OPC_DINSM, OPC_DINSU, a0, a2,
> -                         args[3] + args[4] - 1, args[3]);
> -        break;
> -
>       case INDEX_op_qemu_ld_i32:
>           tcg_out_qemu_ld(s, a0, 0, a1, a2, TCG_TYPE_I32);
>           break;
> @@ -2407,9 +2415,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_st_i64:
>           return C_O0_I2(rz, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(r, 0, rz);
>       case INDEX_op_add2_i32:
>       case INDEX_op_sub2_i32:
>           return C_O2_I4(r, r, rz, rz, rN, rN);
> diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
> index ba6d7556f7..fc92a4896d 100644
> --- a/tcg/ppc/tcg-target.c.inc
> +++ b/tcg/ppc/tcg-target.c.inc
> @@ -3429,6 +3429,28 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    if (type == TCG_TYPE_I32) {
> +        tcg_out_rlw(s, RLWIMI, a0, a2, ofs, 32 - ofs - len, 31 - ofs);
> +    } else {
> +        tcg_out_rld(s, RLDIMI, a0, a2, ofs, 64 - ofs - len);
> +    }
> +}
> +
> +static void tgen_depositi(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                          tcg_target_long a2, unsigned ofs, unsigned len)
> +{
> +    tgen_andi(s, type, a0, a1, ~MAKE_64BIT_MASK(ofs, len));
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, 0, rZ),
> +    .out_rrr = tgen_deposit,
> +    .out_rri = tgen_depositi,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> @@ -3575,25 +3597,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_qemu_ldst_i128(s, args[0], args[1], args[2], args[3], false);
>           break;
>   
> -    case INDEX_op_deposit_i32:
> -        if (const_args[2]) {
> -            uint32_t mask = ((2u << (args[4] - 1)) - 1) << args[3];
> -            tcg_out_andi32(s, args[0], args[0], ~mask);
> -        } else {
> -            tcg_out_rlw(s, RLWIMI, args[0], args[2], args[3],
> -                        32 - args[3] - args[4], 31 - args[3]);
> -        }
> -        break;
> -    case INDEX_op_deposit_i64:
> -        if (const_args[2]) {
> -            uint64_t mask = ((2ull << (args[4] - 1)) - 1) << args[3];
> -            tcg_out_andi64(s, args[0], args[0], ~mask);
> -        } else {
> -            tcg_out_rld(s, RLDIMI, args[0], args[2], args[3],
> -                        64 - args[3] - args[4]);
> -        }
> -        break;
> -
>   #if TCG_TARGET_REG_BITS == 64
>       case INDEX_op_add2_i64:
>   #else
> @@ -4290,9 +4293,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_st_i64:
>           return C_O0_I2(r, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(r, 0, rZ);
>       case INDEX_op_add2_i64:
>       case INDEX_op_add2_i32:
>           return C_O2_I4(r, r, r, r, rI, rZM);
> diff --git a/tcg/riscv/tcg-target.c.inc b/tcg/riscv/tcg-target.c.inc
> index 46b4e1167c..371e0c24c8 100644
> --- a/tcg/riscv/tcg-target.c.inc
> +++ b/tcg/riscv/tcg-target.c.inc
> @@ -2482,6 +2482,10 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_NotImplemented,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> diff --git a/tcg/s390x/tcg-target.c.inc b/tcg/s390x/tcg-target.c.inc
> index 3b3749efd3..d72393315d 100644
> --- a/tcg/s390x/tcg-target.c.inc
> +++ b/tcg/s390x/tcg-target.c.inc
> @@ -1555,14 +1555,40 @@ static const TCGOutOpMovcond outop_movcond = {
>       .out = tgen_movcond,
>   };
>   
> -static void tgen_deposit(TCGContext *s, TCGReg dest, TCGReg src,
> -                         int ofs, int len, int z)
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
>   {
> -    int lsb = (63 - ofs);
> -    int msb = lsb - (len - 1);
> -    tcg_out_risbg(s, dest, src, msb, lsb, ofs, z);
> +    unsigned lsb = (63 - ofs);
> +    unsigned msb = lsb - (len - 1);
> +
> +    /*
> +     * Since we can't support "0Z" as a constraint, we allow a1 in
> +     * any register.  Fix things up as if a matching constraint.
> +     */
> +    if (a0 != a1) {
> +        if (a0 == a2) {
> +            tcg_out_mov(s, type, TCG_TMP0, a2);
> +            a2 = TCG_TMP0;
> +        }
> +        tcg_out_mov(s, type, a0, a1);
> +    }
> +    tcg_out_risbg(s, a0, a2, msb, lsb, ofs, false);
>   }
>   
> +static void tgen_depositz(TCGContext *s, TCGType type, TCGReg a0, TCGReg a2,
> +                          unsigned ofs, unsigned len)
> +{
> +    unsigned lsb = (63 - ofs);
> +    unsigned msb = lsb - (len - 1);
> +    tcg_out_risbg(s, a0, a2, msb, lsb, ofs, true);
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, rZ, r),
> +    .out_rrr = tgen_deposit,
> +    .out_rzr = tgen_depositz,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg dest,
>                            TCGReg src, unsigned ofs, unsigned len)
>   {
> @@ -2845,7 +2871,7 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>                          const TCGArg args[TCG_MAX_OP_ARGS],
>                          const int const_args[TCG_MAX_OP_ARGS])
>   {
> -    TCGArg a0, a1, a2;
> +    TCGArg a0;
>   
>       switch (opc) {
>       case INDEX_op_goto_ptr:
> @@ -2977,24 +3003,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_insn(s, RRE, SLBGR, args[1], args[5]);
>           break;
>   
> -    OP_32_64(deposit):
> -        a0 = args[0], a1 = args[1], a2 = args[2];
> -        if (const_args[1]) {
> -            tgen_deposit(s, a0, a2, args[3], args[4], 1);
> -        } else {
> -            /* Since we can't support "0Z" as a constraint, we allow a1 in
> -               any register.  Fix things up as if a matching constraint.  */
> -            if (a0 != a1) {
> -                if (a0 == a2) {
> -                    tcg_out_mov(s, type, TCG_TMP0, a2);
> -                    a2 = TCG_TMP0;
> -                }
> -                tcg_out_mov(s, type, a0, a1);
> -            }
> -            tgen_deposit(s, a0, a2, args[3], args[4], 0);
> -        }
> -        break;
> -
>       case INDEX_op_mb:
>           /* The host memory model is quite strong, we simply need to
>              serialize the instruction stream.  */
> @@ -3489,10 +3497,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_qemu_st_i128:
>           return C_O0_I3(o, m, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(r, rZ, r);
> -
>       case INDEX_op_add2_i32:
>       case INDEX_op_sub2_i32:
>           return C_N1_O1_I4(r, r, 0, 1, ri, r);
> diff --git a/tcg/sparc64/tcg-target.c.inc b/tcg/sparc64/tcg-target.c.inc
> index c1cce7c196..741de260e9 100644
> --- a/tcg/sparc64/tcg-target.c.inc
> +++ b/tcg/sparc64/tcg-target.c.inc
> @@ -1767,6 +1767,10 @@ static const TCGOutOpUnary outop_not = {
>       .out_rr = tgen_not,
>   };
>   
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_NotImplemented,
> +};
> +
>   static void tgen_extract(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
>                            unsigned ofs, unsigned len)
>   {
> diff --git a/tcg/tci/tcg-target.c.inc b/tcg/tci/tcg-target.c.inc
> index d84d01e098..566c2fb0d0 100644
> --- a/tcg/tci/tcg-target.c.inc
> +++ b/tcg/tci/tcg-target.c.inc
> @@ -66,10 +66,6 @@ tcg_target_op_def(TCGOpcode op, TCGType type, unsigned flags)
>       case INDEX_op_st_i64:
>           return C_O0_I2(r, r);
>   
> -    case INDEX_op_deposit_i32:
> -    case INDEX_op_deposit_i64:
> -        return C_O1_I2(r, r, r);
> -
>       case INDEX_op_add2_i32:
>       case INDEX_op_add2_i64:
>       case INDEX_op_sub2_i32:
> @@ -623,6 +619,17 @@ static const TCGOutOpBinary outop_ctz = {
>       .out_rrr = tgen_ctz,
>   };
>   
> +static void tgen_deposit(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1,
> +                         TCGReg a2, unsigned ofs, unsigned len)
> +{
> +    tcg_out_op_rrrbb(s, INDEX_op_deposit_i64, a0, a1, a2, ofs, len);
> +}
> +
> +static const TCGOutOpDeposit outop_deposit = {
> +    .base.static_constraint = C_O1_I2(r, r, r),
> +    .out_rrr = tgen_deposit,
> +};
> +
>   static void tgen_divs(TCGContext *s, TCGType type,
>                         TCGReg a0, TCGReg a1, TCGReg a2)
>   {
> @@ -1084,10 +1091,6 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGType type,
>           tcg_out_ldst(s, opc, args[0], args[1], args[2]);
>           break;
>   
> -    CASE_32_64(deposit)
> -        tcg_out_op_rrrbb(s, opc, args[0], args[1], args[2], args[3], args[4]);
> -        break;
> -
>       CASE_32_64(add2)
>       CASE_32_64(sub2)
>           tcg_out_op_rrrrrr(s, opc, args[0], args[1], args[2],

Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>


