# Thu Apr 20 20:35:10 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/kai/Lab1_PCflow/UC_LED_DEMO/|sg0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF913 |Option synthesis_strategy=fast is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N: MF119 |Unified Time Budget flow enabled 

Start loading fpga timing model (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading fpga timing model (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Finished insertion of fpga timing model (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)

@N: MF404 |Running Normal timing estimation with effort level 'LOW'

Finished time budget netlist preparation (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Finished writer setup (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 782MB peak: 782MB)

@N: MT649 |During time budgeting, Vivado latch mode is off. 
@N: MT650 |During time budgeting, latch-based time borrowing is disabled. 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Thu Apr 20 20:35:18 2023
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
The system contains the following FPGAs:
    FB1.uA : XCVU19PFSVA3824, speedgrade -1-e
    FB1.uB : XCVU19PFSVA3824, speedgrade -1-e
Constraint File(s):    /home/m110/m110063541/synos/kai/Lab1_PCflow/design.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 980.109

                   Requested     Estimated     Requested     Estimated                 Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type       Group          
-----------------------------------------------------------------------------------------------------------------
System             1.0 MHz       50.3 MHz      1000.000      19.891        980.109     system     system_clkgroup
=================================================================================================================





@S0.0 |Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    980.109  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting            User           Arrival     Required            
Name     Reference           Constraint     Time        Time         Slack  
         Clock                                                              
----------------------------------------------------------------------------
a        System (rising)     NA             0.000       981.485      981.485
b        System (rising)     NA             0.000       980.109      980.109
ci       System (rising)     NA             0.000       994.890      994.890
============================================================================


Output Ports: 

Port     Starting            User           Arrival     Required            
Name     Reference           Constraint     Time        Time         Slack  
         Clock                                                              
----------------------------------------------------------------------------
cout     System (rising)     NA             19.891      1000.000     980.109
sum      System (rising)     NA             19.891      1000.000     980.109
============================================================================



====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                               Arrival            
Instance     Reference     Type     Pin     Net     Time        Slack  
             Clock                                                     
-----------------------------------------------------------------------
b            System        Port     b       b       0.000       980.109
a            System        Port     a       a       0.000       981.485
ci           System        Port     ci      ci      0.000       994.890
=======================================================================


Ending Points with Worst Slack
******************************

             Starting                                 Required            
Instance     Reference     Type     Pin      Net      Time         Slack  
             Clock                                                        
--------------------------------------------------------------------------
cout         System        Port     cout     cout     1000.000     980.109
sum          System        Port     sum      sum      1000.000     980.109
==========================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    = Required time:                         1000.000

    - Propagation time:                      19.891
    = Slack (critical) :                     980.109

    Number of logic level(s):                8
    Starting point:                          b / b
    Ending point:                            cout / cout
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival      No. of    
Name                                 Type     Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------
b                                    Port     b        In      0.000     0.000 r      -         
b                                    Net      -        -       1.318     -            1         
FB1.uB.b_ibuf                        IBUF     I        In      -         1.318 r      -         
FB1.uB.b_ibuf                        IBUF     O        Out     0.790     2.108 r      -         
b_c                                  Net      -        -       0.273     -            1         
FB1.uB.b_aptn_ft_obuf                OBUF     I        In      -         2.381 r      -         
FB1.uB.b_aptn_ft_obuf                OBUF     O        Out     1.026     3.407 r      -         
b_aptn_ft                            Net      -        -       5.146     -            1         
FB1.uA.dut_inst.b_ibuf               IBUF     I        In      -         8.553 r      -         
FB1.uA.dut_inst.b_ibuf               IBUF     O        Out     0.790     9.343 r      -         
dut_inst.b_c                         Net      -        -       0.319     -            2         
FB1.uA.dut_inst.u1.sum_lut6_2_o6     LUT2     I1       In      -         9.662 r      -         
FB1.uA.dut_inst.u1.sum_lut6_2_o6     LUT2     O        Out     0.029     9.691 r      -         
dut_inst.sum1_c                      Net      -        -       0.273     -            1         
FB1.uA.dut_inst.sum1_obuf            OBUF     I        In      -         9.964 r      -         
FB1.uA.dut_inst.sum1_obuf            OBUF     O        Out     1.026     10.990 r     -         
sum1                                 Net      -        -       5.146     -            1         
FB1.uB.dut_inst.sum1_ibuf            IBUF     I        In      -         16.136 r     -         
FB1.uB.dut_inst.sum1_ibuf            IBUF     O        Out     0.790     16.926 r     -         
dut_inst.sum1_c                      Net      -        -       0.319     -            2         
FB1.uB.dut_inst.cout                 LUT3     I2       In      -         17.244 r     -         
FB1.uB.dut_inst.cout                 LUT3     O        Out     0.029     17.274 r     -         
dut_inst.cout_c                      Net      -        -       0.273     -            1         
FB1.uB.dut_inst.cout_obuf            OBUF     I        In      -         17.547 r     -         
FB1.uB.dut_inst.cout_obuf            OBUF     O        Out     1.026     18.573 r     -         
cout                                 Net      -        -       1.318     -            1         
cout                                 Port     cout     Out     -         19.891 r     -         
================================================================================================
Total path delay (propagation time + setup) of 19.891 is 5.506(27.7%) logic and 14.384(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)


Starting Time budgeting (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)


Starting CTB multihop constraint generation  (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)


Time-Budgeting stats:
-----------------------------------------------------
	 # partitions  			=          3
	 # paths       			=          4
		 # 3-hop paths     	=          4
	 # timing segments 		=         12
	 # logic segments  		=          8
-----------------------------------------------------

Finished CTB multihop constraint generation  (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)


Finished Time budgeting (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 1242MB peak: 1242MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Thu Apr 20 20:35:18 2023

###########################################################]
