#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: SJSOC0500

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys\SF2_MSS_sys.vhd":17:7:17:17|Top entity is set to SF2_MSS_sys.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys\SF2_MSS_sys.vhd":17:7:17:17|Synthesizing work.sf2_mss_sys.rtl 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\SF2_MSS_sys_sb.vhd":29:7:29:20|Synthesizing work.sf2_mss_sys_sb.rtl 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb_MSS\SF2_MSS_sys_sb_MSS.vhd":17:7:17:24|Synthesizing work.sf2_mss_sys_sb_mss.rtl 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb_MSS\SF2_MSS_sys_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_025.def_arch 
Post processing for work.mss_025.def_arch
Post processing for work.sf2_mss_sys_sb_mss.rtl
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":249:10:249:12|Synthesizing smartfusion2.or3.syn_black_box 
Post processing for smartfusion2.or3.syn_black_box
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":8:7:8:33|Synthesizing work.sf2_mss_sys_sb_fabosc_0_osc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sf2_mss_sys_sb_fabosc_0_osc.def_arch
@W: CL240 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":15:10:15:19|XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":62:7:62:46|Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuartapb.translated 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":305:16:305:26|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":333:15:333:25|Removed redundant assignment
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":153:10:153:20|Signal controlreg3 is undriven 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":34:7:34:43|Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuart.translated 
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":265:21:265:31|Signal rx_dout_reg in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":265:34:265:49|Signal parity_err_xhdl1 in the sensitivity list is not used in the process
@W: CD604 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":392:9:392:22|OTHERS clause is not synthesized 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":450:13:450:24|Removed redundant assignment
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":33:7:33:43|Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_rx_async.translated 
@N: CD233 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":233:15:233:29|Removed redundant assignment
@W: CD604 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":253:21:253:34|OTHERS clause is not synthesized 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":256:19:256:26|Removed redundant assignment
@W: CD604 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":318:19:318:33|OTHERS clause is not synthesized 
@W: CD604 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":423:18:423:32|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_rx_async.translated
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":443:6:443:7|Sharing sequential element clear_framing_error_en_i.
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":33:7:33:43|Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_tx_async.translated 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":311:12:311:20|Removed redundant assignment
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_tx_async.translated
@W: CL190 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":134:4:134:5|Optimizing register bit fifo_read_en0 to a constant 1
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":134:4:134:5|Pruning register fifo_read_en0  
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd":35:7:35:44|Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_clock_gen.rtl 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd":54:7:54:19|Signal baud_cntr_one is undriven 
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_clock_gen.rtl
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuart.translated
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":439:7:439:8|Pruning register overflow_reg_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":414:7:414:8|Pruning register rx_dout_reg_empty_5  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":399:6:399:7|Pruning register rx_dout_reg_5(7 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":367:6:367:7|Pruning register rx_state_4(1 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg0_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg0_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd":245:6:245:7|Pruning register fifo_write_tx_4  
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuartapb.translated
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":153:10:153:20|Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":153:10:153:20|Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":153:10:153:20|Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":515:8:515:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":516:8:516:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":517:8:517:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":518:8:518:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":519:8:519:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":520:8:520:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":521:8:521:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":522:8:522:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":523:8:523:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":524:8:524:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":525:8:525:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":526:8:526:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":527:8:527:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":528:8:528:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":529:8:529:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1603:8:1603:9|Pruning register count_ddr_2(13 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1579:8:1579:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1555:8:1555:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1531:8:1531:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1507:8:1507:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_ddr_enable_rcosc_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_ddr_enable_q1_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1479:8:1479:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1336:8:1336:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1277:8:1277:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1218:8:1218:9|Pruning register count_sdif0_enable_3  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Pruning register count_ddr_enable_3  
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1415:8:1415:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1460:8:1460:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Pruning register release_ext_reset  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1460:8:1460:9|Pruning register EXT_RESET_OUT_int  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1460:8:1460:9|Pruning register sm2_state(2 downto 0)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":846:8:846:9|Pruning register sm2_areset_n_q2  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":846:8:846:9|Pruning register sm2_areset_n_q1  
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":31:7:31:13|Synthesizing corepwm_lib.corepwm.trans 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":1330:24:1330:34|Removed redundant assignment
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Signal prdata_tach is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":295:10:295:30|Signal pwm_stretch_value_int is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":296:10:296:18|Signal tach_edge is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":297:10:297:21|Signal tachint_mask is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":298:10:298:21|Signal tachprescale is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":300:10:300:20|Signal tachirqmask is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":301:10:301:17|Signal tachmode is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":302:10:302:19|Signal tachstatus is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":303:10:303:26|Signal tach_prescale_cnt is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":304:10:304:28|Signal tach_prescale_value is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":305:10:305:30|Signal prescale_decode_value is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":306:10:306:21|Signal tach_cnt_clk is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":307:10:307:21|Signal tachpulsedur is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":308:10:308:22|Signal update_status is undriven 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":309:10:309:21|Signal status_clear is undriven 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":32:7:32:21|Synthesizing corepwm_lib.corepwm_pwm_gen.trans 
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":53:10:53:12|Signal acc is undriven 
Post processing for corepwm_lib.corepwm_pwm_gen.trans
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\timebase.vhd":31:7:31:22|Synthesizing corepwm_lib.corepwm_timebase.trans 
Post processing for corepwm_lib.corepwm_timebase.trans
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":30:7:30:20|Synthesizing corepwm_lib.corepwm_reg_if.trans 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":163:21:163:31|Removed redundant assignment
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":91:10:91:28|Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for corepwm_lib.corepwm_reg_if.trans
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":245:6:245:7|Pruning register pwm_enable_reg_5(16 downto 1)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_70(128 downto 113)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_70(128 downto 113)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_61(112 downto 97)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_61(112 downto 97)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_52(96 downto 81)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_52(96 downto 81)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_43(80 downto 65)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_43(80 downto 65)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_34(64 downto 49)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_34(64 downto 49)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_25(48 downto 33)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_25(48 downto 33)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_16(32 downto 17)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_16(32 downto 17)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":205:15:205:16|Pruning register pwm_negedge_reg_7(16 downto 1)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":201:12:201:13|Pruning register pwm_posedge_reg_7(16 downto 1)  
@W: CL169 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":111:6:111:7|Pruning register psh_enable_reg2_6(16 downto 9)  
Post processing for corepwm_lib.corepwm.trans
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL252 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":294:10:294:20|Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.
@W: CL240 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":186:6:186:12|TACHINT is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":29:7:29:14|Synthesizing coregpio_lib.coregpio.rtl 
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":566:16:566:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":593:16:593:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":620:16:620:24|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":666:18:666:26|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":669:14:669:22|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":566:16:566:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":593:16:593:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":620:16:620:24|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":666:18:666:26|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":669:14:669:22|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":566:16:566:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":593:16:593:23|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":620:16:620:24|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":666:18:666:26|Removed redundant assignment
@N: CD364 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":669:14:669:22|Removed redundant assignment
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":968:23:968:27|Signal paddr in the sensitivity list is not used in the process
Post processing for coregpio_lib.coregpio.rtl
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD434 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process
@W: CD638 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CCC_0\SF2_MSS_sys_sb_CCC_0_FCCC.vhd":8:7:8:31|Synthesizing work.sf2_mss_sys_sb_ccc_0_fccc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sf2_mss_sys_sb_ccc_0_fccc.def_arch
Post processing for work.sf2_mss_sys_sb.rtl
Post processing for work.sf2_mss_sys.rtl
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused
@N: CL134 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM CONFIG_reg, depth=3, width=8
@W: CL246 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd":174:4:174:9|Input port bits 31 to 8 of pwdata(31 downto 0) are unused 
@W: CL246 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":180:6:180:10|Input port bits 1 to 0 of paddr(7 downto 0) are unused 
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\corepwm\4.4.101\rtl\vhdl\core\corepwm.vhd":185:6:185:11|Input TACHIN is unused
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1336:8:1336:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1277:8:1277:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1218:8:1218:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":101:4:101:12|Input CLK_LTSSM is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":137:4:137:10|Input FF_DONE is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":139:4:139:12|Input FPLL_LOCK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":142:4:142:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":151:4:151:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":155:4:155:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":159:4:159:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":173:4:173:13|Input SDIF0_PSEL is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":174:4:174:15|Input SDIF0_PWRITE is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":175:4:175:15|Input SDIF0_PRDATA is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":176:4:176:13|Input SDIF1_PSEL is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":177:4:177:15|Input SDIF1_PWRITE is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":178:4:178:15|Input SDIF1_PRDATA is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":179:4:179:13|Input SDIF2_PSEL is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":180:4:180:15|Input SDIF2_PWRITE is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":181:4:181:15|Input SDIF2_PRDATA is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":182:4:182:13|Input SDIF3_PSEL is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":183:4:183:15|Input SDIF3_PWRITE is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":184:4:184:15|Input SDIF3_PRDATA is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":190:4:190:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":191:4:191:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":192:4:192:16|Input SOFT_M3_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":193:4:193:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":194:4:194:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":195:4:195:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":196:4:196:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":197:4:197:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":198:4:198:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":199:4:199:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":200:4:200:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":201:4:201:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":202:4:202:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":206:4:206:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\Actel\DirectCore\CoreResetP\8.0.102\rtl\vhdl\core\coreresetp.vhd":207:4:207:26|Input SOFT_SDIF0_1_CORE_RESET is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd":41:20:41:36|Input BAUD_VAL_FRACTION is unused
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":134:4:134:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":45:9:45:19|Input tx_dout_reg is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":46:9:46:18|Input fifo_empty is unused
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd":47:9:47:17|Input fifo_full is unused
@N: CL201 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd":264:6:264:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd":83:6:83:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL159 :"D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 102MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 17 20:38:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 17 20:38:46 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 17 20:38:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 17 20:38:47 2017

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\designer\SF2_MSS_sys\synthesis.fdc
@L: D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\synthesis\SF2_MSS_sys_scck.rpt 
Printing clock  summary report in "D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\synthesis\SF2_MSS_sys_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@W: BN231 |Constraints on tristate nets currently not supported

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

@W: BN132 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance SF2_MSS_sys_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":443:6:443:7|Removing sequential instance clear_parity_en_xhdl3 of view:PrimLib.dffr(prim) in hierarchy view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":443:6:443:7|Removing sequential instance fifo_write_xhdl6 of view:PrimLib.dffs(prim) in hierarchy view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1218:8:1218:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1218:8:1218:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1277:8:1277:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1277:8:1277:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1336:8:1336:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1336:8:1336:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1218:8:1218:9|Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1277:8:1277:9|Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1336:8:1336:9|Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1143:8:1143:9|Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1006:8:1006:9|Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":860:8:860:9|Removing sequential instance sdif0_areset_n_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":874:8:874:9|Removing sequential instance sdif1_areset_n_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":888:8:888:9|Removing sequential instance sdif2_areset_n_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":902:8:902:9|Removing sequential instance sdif3_areset_n_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":992:8:992:9|Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1006:8:1006:9|Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":860:8:860:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":874:8:874:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":888:8:888:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":902:8:902:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1020:8:1020:9|Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":992:8:992:9|Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1628:8:1628:9|Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1579:8:1579:9|Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1555:8:1555:9|Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1531:8:1531:9|Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1507:8:1507:9|Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":818:8:818:9|Removing sequential instance sm0_areset_n_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1603:8:1603:9|Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":818:8:818:9|Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":975:8:975:9|Removing sequential instance sdif3_areset_n_rcosc_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":961:8:961:9|Removing sequential instance sdif2_areset_n_rcosc_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":947:8:947:9|Removing sequential instance sdif1_areset_n_rcosc_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":933:8:933:9|Removing sequential instance sdif0_areset_n_rcosc_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":919:8:919:9|Removing sequential instance sm0_areset_n_rcosc_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":975:8:975:9|Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":961:8:961:9|Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":947:8:947:9|Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":933:8:933:9|Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":919:8:919:9|Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":799:8:799:9|Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":783:8:783:9|Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":767:8:767:9|Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":799:8:799:9|Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":783:8:783:9|Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":767:8:767:9|Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":799:8:799:9|Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":783:8:783:9|Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":767:8:767:9|Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":799:8:799:9|Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":783:8:783:9|Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":767:8:767:9|Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
syn_allowed_resources : blockrams=31  set on top level netlist SF2_MSS_sys

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



@S |Clock Summary
*****************

Start                                                 Requested     Requested     Clock                                                                  Clock              
Clock                                                 Frequency     Period        Type                                                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0                            70.0 MHz      14.286        generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/CCC_0/GL1                            1.0 MHz       1000.000      generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                               default_clkgroup   
SF2_MSS_sys|SPI_0_CLK_F2M                             100.0 MHz     10.000        inferred                                                               Inferred_clkgroup_0
System                                                100.0 MHz     10.000        system                                                                 system_clkgroup    
============================================================================================================================================================================

@W: MT530 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb_mss\sf2_mss_sys_sb_mss.vhd":774:0:774:13|Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M which controls 0 sequential elements including SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\synthesis\SF2_MSS_sys.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 17 20:38:48 2017

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: BN231 |Constraints on tristate nets currently not supported
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri7 on net un1_tri7 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri6 on net un1_tri6 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri5 on net un1_tri5 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri4 on net un1_tri4 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri3 on net un1_tri3 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri2 on net un1_tri2 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri1 on net un1_tri1 has its enable tied to GND (module corepwm_reg_if) 
@W: MO111 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\reg_if.vhd":316:27:316:99|Tristate driver un1_tri0 on net un1_tri0 has its enable tied to GND (module corepwm_reg_if) 
@W: MO171 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":832:8:832:9|Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":832:8:832:9|Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreresetp\8.0.102\rtl\vhdl\core\coreresetp.vhd":1415:8:1415:9|Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_0.iPSELS_raw_6[2:0] mapped in logic.
@N: FA239 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_0.iPSELS_raw_6[2:0] mapped in logic.
@N: MO106 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'CoreAPB3_0.iPSELS_raw_6[2:0]', 16 words by 3 bits 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MF135 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 4 words by 8 bits 
@W: FX107 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (view:coregpio_lib.CoreGPIO(rtl)).
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_0[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Boundary register CONFIG_reg_0[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_1[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Boundary register CONFIG_reg_1[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_2[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A: BN291 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Boundary register CONFIG_reg_2[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\timebase.vhd":75:6:75:7|Found counter in view:corepwm_lib.corepwm_timebase(trans) inst period_cnt_int[15:0]
@N:"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\timebase.vhd":58:6:58:7|Found counter in view:corepwm_lib.corepwm_timebase(trans) inst prescale_cnt[15:0]
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\timebase.vhd":83:19:83:45|Found 16 bit by 16 bit '==' comparator, 'un17_prescale_cnt'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.4\.PWM_output_generation\.un145_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.5\.PWM_output_generation\.un183_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.6\.PWM_output_generation\.un221_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.7\.PWM_output_generation\.un259_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.8\.PWM_output_generation\.un297_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.3\.PWM_output_generation\.un87_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.3\.PWM_output_generation\.un90_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.4\.PWM_output_generation\.un125_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.4\.PWM_output_generation\.un128_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.5\.PWM_output_generation\.un163_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.5\.PWM_output_generation\.un166_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.6\.PWM_output_generation\.un201_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.6\.PWM_output_generation\.un204_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.7\.PWM_output_generation\.un239_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.7\.PWM_output_generation\.un242_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.8\.PWM_output_generation\.un277_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.8\.PWM_output_generation\.un280_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.1\.PWM_output_generation\.un31_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.2\.PWM_output_generation\.un69_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":79:82:79:158|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.3\.PWM_output_generation\.un107_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.1\.PWM_output_generation\.un11_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.1\.PWM_output_generation\.un14_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:26:75:154|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.2\.PWM_output_generation\.un49_pwm_enable_reg'
@N: MF179 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\actel\directcore\corepwm\4.4.101\rtl\vhdl\core\pwm_gen.vhd":75:163:75:239|Found 16 bit by 16 bit '==' comparator, 'PWM_output_select\.2\.PWM_output_generation\.un52_pwm_enable_reg'
@N:"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd":214:11:214:12|Found counter in view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:5] (view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":264:6:264:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@W: BN132 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":241:7:241:8|Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[2],  because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 168MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     1.65ns		1074 /       545
@N: FP130 |Promoting Net SF2_MSS_sys_sb_0.MSS_READY on CLKINT  I_75 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 168MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 548 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                            
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SPI_0_CLK_F2M                       port                   1          SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0002       SF2_MSS_sys_sb_0.CCC_0.GL0_INST     CLKINT                 507        SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0003       SF2_MSS_sys_sb_0.CCC_0.GL1_INST     CLKINT                 40         SF2_MSS_sys_sb_0.corepwm_0_0.xhdl63.pwm_gen_inst.PWM_int[1]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 168MB)

Writing Analyst data base D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\synthesis\synwork\SF2_MSS_sys_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 168MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 163MB peak: 168MB)

@W: MT246 :"d:\microsemiprj\uc_irvine\latest_4_17_17\servo-arm3\component\work\sf2_mss_sys_sb\ccc_0\sf2_mss_sys_sb_ccc_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M with period 10.00ns. Please declare a user-defined clock on object "p:SPI_0_CLK_F2M"

Found clock SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
Found clock SF2_MSS_sys_sb_0/CCC_0/GL0 with period 14.29ns 
Found clock SF2_MSS_sys_sb_0/CCC_0/GL1 with period 1000.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 17 20:38:53 2017
#


Top view:               SF2_MSS_sys
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Microsemiprj\UC_Irvine\Latest_4_17_17\Servo-arm3\designer\SF2_MSS_sys\synthesis.fdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 3.410

                                                      Requested     Estimated     Requested     Estimated                Clock                                                                  Clock              
Starting Clock                                        Frequency     Frequency     Period        Period        Slack      Type                                                                   Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0                            70.0 MHz      91.9 MHz      14.286        10.876        3.410      generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/CCC_0/GL1                            1.0 MHz       3.4 MHz       1000.000      296.457       10.051     generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA         declared                                                               default_clkgroup   
SF2_MSS_sys|SPI_0_CLK_F2M                             100.0 MHz     NA            10.000        NA            NA         inferred                                                               Inferred_clkgroup_0
===================================================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0  SF2_MSS_sys_sb_0/CCC_0/GL0  |  14.286      3.410    |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL0  SF2_MSS_sys_sb_0/CCC_0/GL1  |  14.286      10.278   |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL1  SF2_MSS_sys_sb_0/CCC_0/GL0  |  14.286      10.051   |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL1  SF2_MSS_sys_sb_0/CCC_0/GL1  |  1000.000    995.730  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SF2_MSS_sys_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                              Arrival          
Instance                                                 Reference                      Type        Pin                Net                                                     Time        Slack
                                                         Clock                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_SEL          SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.264       3.410
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                          3.432       3.474
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                          3.235       3.511
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                          3.474       3.519
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.206       3.526
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                          3.200       3.542
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.180       3.639
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                          3.222       4.335
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                          3.191       4.476
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                          3.205       4.518
================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                              Required          
Instance                                                 Reference                      Type        Pin                Net                                                     Time         Slack
                                                         Clock                                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]     13.764       3.410
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[0]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]     13.851       3.497
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[5]     N_61_i_0                                                13.776       3.511
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[2]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]     13.868       3.514
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[6]     N_63_i_0                                                13.829       3.564
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[4]     N_57_i_0                                                13.832       3.567
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[7]     N_66_i_0                                                13.851       3.586
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[3]     N_55_i_0                                                13.858       3.593
SF2_MSS_sys_sb_0.CoreGPIO_0.CONFIG_reg_0[0]              SF2_MSS_sys_sb_0/CCC_0/GL0     SLE         EN                 un11_psel                                               13.948       4.376
SF2_MSS_sys_sb_0.CoreGPIO_0.CONFIG_reg_0[1]              SF2_MSS_sys_sb_0/CCC_0/GL0     SLE         EN                 un11_psel                                               13.948       4.376
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.286
    - Setup time:                            0.522
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.764

    - Propagation time:                      10.354
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.410

    Number of logic level(s):                6
    Starting point:                          SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST / F_HM0_SEL
    Ending point:                            SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[1]
    The start point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE
    The end   point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                Pin               Arrival     No. of    
Name                                                                 Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                 MSS_025     F_HM0_SEL          Out     3.264     3.264       -         
SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx                      Net         -                  -       1.117     -           1         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_i_o2_0[3]           CFG3        C                  In      -         4.381       -         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_i_o2_0[3]           CFG3        Y                  Out     0.223     4.604       -         
N_265                                                                Net         -                  -       0.830     -           9         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.2\.REG_GEN\.un69_psel_0_o2     CFG4        C                  In      -         5.434       -         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.2\.REG_GEN\.un69_psel_0_o2     CFG4        Y                  Out     0.226     5.660       -         
N_270                                                                Net         -                  -       0.715     -           4         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_5[0]           CFG4        D                  In      -         6.375       -         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_5[0]           CFG4        Y                  Out     0.288     6.662       -         
N_683                                                                Net         -                  -       0.678     -           3         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_0[1]              CFG4        D                  In      -         7.341       -         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_0[1]              CFG4        Y                  Out     0.288     7.628       -         
PRDATA_0_0[1]                                                        Net         -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_2[1]              CFG4        D                  In      -         8.184       -         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_2[1]              CFG4        Y                  Out     0.288     8.472       -         
PRDATA_0_2[1]                                                        Net         -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0[1]                CFG4        C                  In      -         9.027       -         
SF2_MSS_sys_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0[1]                CFG4        Y                  Out     0.210     9.237       -         
SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]                  Net         -                  -       1.117     -           1         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                 MSS_025     F_HM0_RDATA[1]     In      -         10.354      -         
============================================================================================================================================
Total path delay (propagation time + setup) of 10.876 is 5.307(48.8%) logic and 5.569(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SF2_MSS_sys_sb_0/CCC_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                          Arrival           
Instance                                                              Reference                      Type     Pin     Net               Time        Slack 
                                                                      Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[0]     0.108       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[1]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[1]     0.108       10.077
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[2]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[2]     0.108       10.091
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[3]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[3]     0.108       10.106
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[4]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[4]     0.108       10.121
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[5]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[5]     0.108       10.135
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[6]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[6]     0.108       10.150
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[7]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[7]     0.108       10.164
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[8]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[8]     0.108       10.179
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[9]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[9]     0.108       10.194
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                          Required           
Instance                                                           Reference                      Type     Pin     Net               Time         Slack 
                                                                   Clock                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[1]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[2]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[3]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[4]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[5]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[6]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[7]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[8]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[9]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.051
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.286
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.948

    - Propagation time:                      3.898
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.051

    Number of logic level(s):                17
    Starting point:                          SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0] / Q
    Ending point:                            SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0] / EN
    The start point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL1 [rising] on pin CLK
    The end   point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0]                 SLE      Q        Out     0.108     0.108       -         
period_cnt[0]                                                                     Net      -        -       1.085     -           20        
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_0      ARI1     B        In      -         1.193       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_0      ARI1     FCO      Out     0.185     1.377       -         
un1_period_cnt_cry_0                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_1      ARI1     FCI      In      -         1.377       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_1      ARI1     FCO      Out     0.015     1.392       -         
un1_period_cnt_cry_1                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_2      ARI1     FCI      In      -         1.392       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_2      ARI1     FCO      Out     0.015     1.407       -         
un1_period_cnt_cry_2                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_3      ARI1     FCI      In      -         1.407       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_3      ARI1     FCO      Out     0.015     1.421       -         
un1_period_cnt_cry_3                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_4      ARI1     FCI      In      -         1.421       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_4      ARI1     FCO      Out     0.015     1.436       -         
un1_period_cnt_cry_4                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_5      ARI1     FCI      In      -         1.436       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_5      ARI1     FCO      Out     0.015     1.450       -         
un1_period_cnt_cry_5                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_6      ARI1     FCI      In      -         1.450       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_6      ARI1     FCO      Out     0.015     1.465       -         
un1_period_cnt_cry_6                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_7      ARI1     FCI      In      -         1.465       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_7      ARI1     FCO      Out     0.015     1.480       -         
un1_period_cnt_cry_7                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_8      ARI1     FCI      In      -         1.480       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_8      ARI1     FCO      Out     0.015     1.494       -         
un1_period_cnt_cry_8                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_9      ARI1     FCI      In      -         1.494       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_9      ARI1     FCO      Out     0.015     1.509       -         
un1_period_cnt_cry_9                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_10     ARI1     FCI      In      -         1.509       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_10     ARI1     FCO      Out     0.015     1.523       -         
un1_period_cnt_cry_10                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_11     ARI1     FCI      In      -         1.523       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_11     ARI1     FCO      Out     0.015     1.538       -         
un1_period_cnt_cry_11                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_12     ARI1     FCI      In      -         1.538       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_12     ARI1     FCO      Out     0.015     1.553       -         
un1_period_cnt_cry_12                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_13     ARI1     FCI      In      -         1.553       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_13     ARI1     FCO      Out     0.015     1.567       -         
un1_period_cnt_cry_13                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_14     ARI1     FCI      In      -         1.567       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_14     ARI1     FCO      Out     0.015     1.582       -         
un1_period_cnt_cry_14                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_15     ARI1     FCI      In      -         1.582       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_15     ARI1     FCO      Out     0.015     1.596       -         
un1_period_cnt                                                                    Net      -        -       0.999     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.prescale_reg7             CFG2     A        In      -         2.595       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.prescale_reg7             CFG2     Y        Out     0.100     2.696       -         
prescale_reg7                                                                     Net      -        -       1.202     -           32        
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0]                    SLE      EN       In      -         3.898       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 4.235 is 0.950(22.4%) logic and 3.285(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

@W: MT447 :"d:/microsemiprj/uc_irvine/latest_4_17_17/servo-arm3/designer/sf2_mss_sys/synthesis.fdc":10:0:10:0|Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.ddr_settled SF2_MSS_sys_sb_0.CORERESETP_0.count_ddr_enable SF2_MSS_sys_sb_0.CORERESETP_0.release_sdif*_core SF2_MSS_sys_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/microsemiprj/uc_irvine/latest_4_17_17/servo-arm3/designer/sf2_mss_sys/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/microsemiprj/uc_irvine/latest_4_17_17/servo-arm3/designer/sf2_mss_sys/synthesis.fdc":12:0:12:0|Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/microsemiprj/uc_irvine/latest_4_17_17/servo-arm3/designer/sf2_mss_sys/synthesis.fdc":13:0:13:0|Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG1_DONE SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG2_DONE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PSEL SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PWRITE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PRDATA[*] SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_RESET_F2M SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_M3_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 163MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 163MB peak: 168MB)

---------------------------------------
Resource Usage Report for SF2_MSS_sys 

Mapping to part: m2s025vf256std
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_025         1 use
OR3             2 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG2           98 uses
CFG3           100 uses
CFG4           366 uses

Carry primitives used for arithmetic functions:
ARI1           294 uses


Sequential Cells: 
SLE            545 uses

DSP Blocks:    0

I/O ports: 28
I/O primitives: 27
INBUF          7 uses
OUTBUF         20 uses


Global Clock Buffers: 3


RAM/ROM usage summary
Block Rams (RAM64x18) : 1

Total LUTs:    858

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 36; LUTs = 36;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  545 + 36 + 0 + 0 = 581;
Total number of LUTs after P&R:  858 + 36 + 0 + 0 = 894;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 55MB peak: 168MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Apr 17 20:38:53 2017

###########################################################]
