#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 18 18:39:48 2021
# Process ID: 63140
# Current directory: E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent64720 E:\arch_labs_2021\lab6\Exp6_code4stu\Exp6\Exp6.xpr
# Log file: E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/vivado.log
# Journal file: E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.xpr
INFO: [Project 1-313] Project file moved from 'E:/arch_labs_2021/lab6/Exp6 code4stu/Exp6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.785 ; gain = 0.000
generate_target all [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
export_ip_user_files -of_objects [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -directory E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files -ipstatic_source_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/questa} {riviera=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier'...
export_ip_user_files -of_objects [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -directory E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files -ipstatic_source_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/questa} {riviera=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset multiplier
set_property top multiplier [get_fileset multiplier]
move_files -fileset [get_fileset multiplier] [get_files -of_objects [get_fileset sources_1] E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
launch_run {divider_synth_1 multiplier_synth_1}
[Sat Dec 18 18:40:28 2021] Launched divider_synth_1, multiplier_synth_1...
Run output will be captured here:
divider_synth_1: E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/runme.log
multiplier_synth_1: E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/runme.log
wait_on_run divider_synth_1

[Sat Dec 18 18:40:29 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:40:34 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:40:39 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:40:44 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:40:54 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:41:04 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:41:14 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:41:24 2021] Waiting for divider_synth_1 to finish...
[Sat Dec 18 18:41:44 2021] Waiting for divider_synth_1 to finish...

*** Running vivado
    with args -log divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source divider.tcl -notrace
Command: synth_design -top divider -part xc7k325tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65196
文件名、目录名或卷标语法不正确。
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.902 ; gain = 11.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_17' declared at 'e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_17' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'divider' (12#1) [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1159.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1232.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1245.656 ; gain = 13.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    98|
|3     |LUT2    |   189|
|4     |LUT3    |  1056|
|5     |MUXCY   |  1089|
|6     |SRLC32E |     6|
|7     |XORCY   |  1089|
|8     |FDRE    |  3402|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1245.656 ; gain = 137.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1245.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1272.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 297 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1272.840 ; gain = 250.730
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/divider.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP divider, cache-ID = 5c0b2f5cbd247270
INFO: [Coretcl 2-1174] Renamed 311 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_utilization_synth.rpt -pb divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 18:41:50 2021...
[Sat Dec 18 18:41:54 2021] divider_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'divider_synth_1'
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1207.785 ; gain = 0.000
wait_on_run divider_synth_1
wait_on_run multiplier_synth_1

[Sat Dec 18 18:41:54 2021] Waiting for divider_synth_1 to finish...

*** Running vivado
    with args -log divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source divider.tcl -notrace
Command: synth_design -top divider -part xc7k325tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65196
文件名、目录名或卷标语法不正确。
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.902 ; gain = 11.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 36 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_17' declared at 'e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_17' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'divider' (12#1) [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/synth/divider.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.797 ; gain = 137.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1159.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1232.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1245.656 ; gain = 13.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    98|
|3     |LUT2    |   189|
|4     |LUT3    |  1056|
|5     |MUXCY   |  1089|
|6     |SRLC32E |     6|
|7     |XORCY   |  1089|
|8     |FDRE    |  3402|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1245.656 ; gain = 137.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1245.656 ; gain = 223.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1245.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1272.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 297 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1272.840 ; gain = 250.730
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/divider.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP divider, cache-ID = 5c0b2f5cbd247270
INFO: [Coretcl 2-1174] Renamed 311 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/divider_synth_1/divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_utilization_synth.rpt -pb divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 18:41:50 2021...
[Sat Dec 18 18:41:54 2021] divider_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'divider_synth_1'
[Sat Dec 18 18:41:54 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:41:59 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:04 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:09 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:19 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:29 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:39 2021] Waiting for multiplier_synth_1 to finish...
[Sat Dec 18 18:42:49 2021] Waiting for multiplier_synth_1 to finish...

*** Running vivado
    with args -log multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source multiplier.tcl -notrace
Command: synth_design -top multiplier -part xc7k325tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55348
文件名、目录名或卷标语法不正确。
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.266 ; gain = 11.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (5#1) [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1145.141 ; gain = 123.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1145.141 ; gain = 123.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1145.141 ; gain = 123.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1151.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1273.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 528 instances were transformed.
  MULT_AND => LUT2: 528 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1276.441 ; gain = 3.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   144|
|2     |LUT1     |    12|
|3     |LUT2     |   562|
|4     |LUT3     |    32|
|5     |LUT4     |   496|
|6     |MULT_AND |   527|
|7     |MUXCY    |   528|
|8     |XORCY    |   544|
|9     |FDRE     |    64|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1276.441 ; gain = 255.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1276.441 ; gain = 123.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1276.441 ; gain = 255.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1276.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1743 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'multiplier' is not ideal for floorplanning, since the cellview 'luts' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1276.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 671 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 144 instances
  MULT_AND => LUT2: 527 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1276.441 ; gain = 255.172
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/multiplier.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP multiplier, cache-ID = ec63d566700c029d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.runs/multiplier_synth_1/multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_utilization_synth.rpt -pb multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 18:43:00 2021...
[Sat Dec 18 18:43:04 2021] multiplier_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'multiplier_synth_1'
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1207.785 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Reset' for source 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/Code2Inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Code2Inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2458] undeclared symbol structural_hazard, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/CtrlUnit.v:165]
INFO: [VRFC 10-2458] undeclared symbol WAW_signal, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/CtrlUnit.v:172]
WARNING: [VRFC 10-3380] identifier 'use_FU' is used before its declaration [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/CtrlUnit.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/Font816.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FONT8_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/common/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/REG_IF_IS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_IS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/VGATEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TESTP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/btn_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/clk_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/my_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_clk_gen
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/my_clk_gen.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/my_clk_gen.v:139]
INFO: [VRFC 10-2458] undeclared symbol clkout2, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/my_clk_gen.v:141]
INFO: [VRFC 10-2458] undeclared symbol clkout3, assumed default net type wire [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/my_clk_gen.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/parallel2serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel2serial
WARNING: [VRFC 10-3380] identifier 'DATA_BITS' is used before its declaration [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/parallel2serial.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/auxillary/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sim_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/sim/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xelab -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-2063] Module <divider> not found while processing module instance <div> [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_div.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1207.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -no_script -reset -force -quiet
remove_files  E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci
INFO: [Project 1-385] File 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci' already exists in fileset 'sources_1'; deleting from fileset 'divider'.
file delete -force E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider
file delete -force e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj sim_top_vlog.prj"
"xvhdl --incr --relax -prj sim_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xelab -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-3006] 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/divider.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.divider' failed to restore
ERROR: [VRFC 10-2063] Module <divider> not found while processing module instance <div> [E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/code/core/FU_div.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1207.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider
set_property -dict [list CONFIG.Component_Name {divider} CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {36}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
generate_target all [get_files  e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
catch { config_ip_cache -export [get_ips -all divider] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP divider, cache-ID = 5c0b2f5cbd247270; cache size = 8.833 MB.
export_ip_user_files -of_objects [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci'
export_simulation -of_objects [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -directory E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files -ipstatic_source_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/questa} {riviera=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj sim_top_vlog.prj"
"xvhdl --incr --relax -prj sim_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/divider/sim/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xelab -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.clk_diff
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.my_clk_gen
Compiling module xil_defaultlib.btn_scan(CLK_FREQ=25)
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.display_default
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_IS
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FU_ALU
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.FU_mem
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling module xil_defaultlib.FU_mul
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling module xil_defaultlib.FU_div
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.FU_jump
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.Code2Inst
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module unisims_ver.RAMB16_S1(INIT_00=256'b011111101...
Compiling module xil_defaultlib.FONT8_16
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.VGA_TESTP
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
文件名、目录名或卷标语法不正确。
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/sim_top_behav/obj/xsim_3.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1207.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1207.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -reset -force -quiet
remove_files  -fileset multiplier E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci
INFO: [Project 1-386] Moving file 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci' from fileset 'multiplier' to fileset 'sources_1'.
file delete -force E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier
file delete -force e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier
set_property -dict [list CONFIG.Component_Name {multiplier} CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips multiplier]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'multiplier' to 'multiplier' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
generate_target all [get_files  e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier'...
catch { config_ip_cache -export [get_ips -all multiplier] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP multiplier, cache-ID = ec63d566700c029d; cache size = 8.833 MB.
export_ip_user_files -of_objects [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci'
export_simulation -of_objects [get_files e:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -directory E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files -ipstatic_source_dir E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/questa} {riviera=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xvlog --incr --relax -prj sim_top_vlog.prj"
"xvhdl --incr --relax -prj sim_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.srcs/sources_1/ip/multiplier/sim/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim'
文件名、目录名或卷标语法不正确。
"xelab -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 43b08fc0664647fe90e7fe931acc9436 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_18 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_17.div_gen_v5_1_17_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_17.div_gen_pkg
Compiling package div_gen_v5_1_17.pkg_addsub
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.clk_diff
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.my_clk_gen
Compiling module xil_defaultlib.btn_scan(CLK_FREQ=25)
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.display_default
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_IS
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.FU_ALU
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.FU_mem
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling module xil_defaultlib.FU_mul
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_17.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_17.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_17.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_17.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_17.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_17.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_17.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_17.div_gen_v5_1_17_viv [\div_gen_v5_1_17_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_17.div_gen_v5_1_17 [\div_gen_v5_1_17(c_xdevicefamily...]
Compiling architecture divider_arch of entity xil_defaultlib.divider [divider_default]
Compiling module xil_defaultlib.FU_div
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.FU_jump
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.Code2Inst
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module unisims_ver.RAMB16_S1(INIT_00=256'b011111101...
Compiling module xil_defaultlib.FONT8_16
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.VGA_TESTP
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
文件名、目录名或卷标语法不正确。
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/sim_top_behav/obj/xsim_3.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1207.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch_labs_2021/lab6/Exp6_code4stu/Exp6/Exp6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 18:53:16 2021...
