#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c132f09dd10 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x5c132f0f1a30_0 .var "r_clk", 0 0;
v0x5c132f0f1ad0_0 .var "r_rst", 0 0;
v0x5c132f0f1b90_0 .var/i "tick", 31 0;
S_0x5c132f0ccbc0 .scope module, "u_diad" "diad" 2 6, 3 3 0, S_0x5c132f09dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
v0x5c132f0f0460_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  1 drivers
v0x5c132f0f0520_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  1 drivers
v0x5c132f0f05e0_0 .var "r_ia_pc", 23 0;
v0x5c132f0f06b0_0 .net "w_exma_instr", 23 0, L_0x5c132f0f1d20;  1 drivers
v0x5c132f0f07a0_0 .net "w_exma_pc", 23 0, L_0x5c132f0d0750;  1 drivers
v0x5c132f0f08e0_0 .net "w_iaif_pc", 23 0, L_0x5c132f09e050;  1 drivers
v0x5c132f0f09f0_0 .net "w_idex_instr", 23 0, L_0x5c132f0d06e0;  1 drivers
v0x5c132f0f0b00_0 .net "w_idex_pc", 23 0, L_0x5c132f09aa20;  1 drivers
v0x5c132f0f0c10_0 .net "w_ifid_instr", 23 0, L_0x5c132f09bc30;  1 drivers
v0x5c132f0f0cd0_0 .net "w_ifid_pc", 23 0, L_0x5c132f09ce40;  1 drivers
v0x5c132f0f0de0_0 .net "w_mamo_instr", 23 0, L_0x5c132f0f1e20;  1 drivers
v0x5c132f0f0ef0_0 .net "w_mamo_pc", 23 0, L_0x5c132f0f1db0;  1 drivers
v0x5c132f0f1000_0 .net "w_mem_addr", 23 0, L_0x5c132f0cc070;  1 drivers
v0x5c132f0f1110_0 .net "w_mem_rdata", 23 0, v0x5c132f09c360_0;  1 drivers
o0x7e2b3ae93078 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5c132f0f1220_0 .net "w_mem_wdata", 23 0, o0x7e2b3ae93078;  0 drivers
o0x7e2b3ae930a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c132f0f12e0_0 .net "w_mem_we", 0 0, o0x7e2b3ae930a8;  0 drivers
v0x5c132f0f1380_0 .net "w_mora_instr", 23 0, L_0x5c132f0f1f20;  1 drivers
v0x5c132f0f1580_0 .net "w_mora_pc", 23 0, L_0x5c132f0f1eb0;  1 drivers
v0x5c132f0f1670_0 .net "w_raro_instr", 23 0, L_0x5c132f0f2020;  1 drivers
v0x5c132f0f1780_0 .net "w_raro_pc", 23 0, L_0x5c132f0f1fb0;  1 drivers
v0x5c132f0f1890_0 .net "w_ro_instr", 23 0, L_0x5c132f0f21a0;  1 drivers
v0x5c132f0f1950_0 .net "w_ro_pc", 23 0, L_0x5c132f0f20e0;  1 drivers
S_0x5c132f0aa1d0 .scope module, "u_mem" "mem" 3 39, 4 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_we";
    .port_info 2 /INPUT 24 "iw_addr";
    .port_info 3 /INPUT 24 "iw_wdata";
    .port_info 4 /OUTPUT 24 "or_rdata";
v0x5c132f0cb5b0_0 .net "iw_addr", 23 0, L_0x5c132f0cc070;  alias, 1 drivers
v0x5c132f09d470_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f09d570_0 .net "iw_wdata", 23 0, o0x7e2b3ae93078;  alias, 0 drivers
v0x5c132f09c260_0 .net "iw_we", 0 0, o0x7e2b3ae930a8;  alias, 0 drivers
v0x5c132f09c360_0 .var "or_rdata", 23 0;
v0x5c132f09b050 .array "r_mem", 4095 0, 23 0;
E_0x5c132f0a2160 .event posedge, v0x5c132f09d470_0;
S_0x5c132f0eb5f0 .scope module, "u_stg1ia" "stg1ia" 3 47, 5 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /OUTPUT 24 "ow_mem_addr";
    .port_info 3 /INPUT 24 "iw_pc";
    .port_info 4 /OUTPUT 24 "ow_pc";
L_0x5c132f0cc070 .functor BUFZ 24, v0x5c132f0f05e0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f09e050 .functor BUFZ 24, v0x5c132f0ebb60_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f09b150_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0eb830_0 .net "iw_pc", 23 0, v0x5c132f0f05e0_0;  1 drivers
v0x5c132f0eb8f0_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0eb990_0 .net "ow_mem_addr", 23 0, L_0x5c132f0cc070;  alias, 1 drivers
v0x5c132f0eba50_0 .net "ow_pc", 23 0, L_0x5c132f09e050;  alias, 1 drivers
v0x5c132f0ebb60_0 .var "r_pc_latch", 23 0;
E_0x5c132f0a0a30 .event posedge, v0x5c132f0eb8f0_0, v0x5c132f09d470_0;
S_0x5c132f0ebce0 .scope module, "u_stg1if" "stg1if" 3 55, 6 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_mem_data";
    .port_info 3 /INPUT 24 "iw_pc";
    .port_info 4 /OUTPUT 24 "ow_pc";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f09ce40 .functor BUFZ 24, v0x5c132f0ec570_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f09bc30 .functor BUFZ 24, v0x5c132f0ec490_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0ebf60_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0ec050_0 .net "iw_mem_data", 23 0, v0x5c132f09c360_0;  alias, 1 drivers
v0x5c132f0ec110_0 .net "iw_pc", 23 0, L_0x5c132f09e050;  alias, 1 drivers
v0x5c132f0ec210_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0ec2e0_0 .net "ow_instr", 23 0, L_0x5c132f09bc30;  alias, 1 drivers
v0x5c132f0ec3d0_0 .net "ow_pc", 23 0, L_0x5c132f09ce40;  alias, 1 drivers
v0x5c132f0ec490_0 .var "r_instr_latch", 23 0;
v0x5c132f0ec570_0 .var "r_pc_latch", 23 0;
S_0x5c132f0ec710 .scope module, "u_stg2id" "stg2id" 3 64, 7 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f09aa20 .functor BUFZ 24, v0x5c132f0ecfb0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0d06e0 .functor BUFZ 24, v0x5c132f0eced0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0ec990_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0eca50_0 .net "iw_instr", 23 0, L_0x5c132f09bc30;  alias, 1 drivers
v0x5c132f0ecb10_0 .net "iw_pc", 23 0, L_0x5c132f09ce40;  alias, 1 drivers
v0x5c132f0ecc10_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0ecd00_0 .net "ow_instr", 23 0, L_0x5c132f0d06e0;  alias, 1 drivers
v0x5c132f0ecdf0_0 .net "ow_pc", 23 0, L_0x5c132f09aa20;  alias, 1 drivers
v0x5c132f0eced0_0 .var "r_instr_latch", 23 0;
v0x5c132f0ecfb0_0 .var "r_pc_latch", 23 0;
S_0x5c132f0ed150 .scope module, "u_stg3ex" "stg3ex" 3 73, 8 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f0d0750 .functor BUFZ 24, v0x5c132f0ed940_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0f1d20 .functor BUFZ 24, v0x5c132f0ed860_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0ed420_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0ed4e0_0 .net "iw_instr", 23 0, L_0x5c132f0d06e0;  alias, 1 drivers
v0x5c132f0ed5a0_0 .net "iw_pc", 23 0, L_0x5c132f09aa20;  alias, 1 drivers
v0x5c132f0ed640_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0ed6e0_0 .net "ow_instr", 23 0, L_0x5c132f0f1d20;  alias, 1 drivers
v0x5c132f0ed780_0 .net "ow_pc", 23 0, L_0x5c132f0d0750;  alias, 1 drivers
v0x5c132f0ed860_0 .var "r_instr_latch", 23 0;
v0x5c132f0ed940_0 .var "r_pc_latch", 23 0;
S_0x5c132f0edb20 .scope module, "u_stg4ma" "stg4ma" 3 82, 9 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f0f1db0 .functor BUFZ 24, v0x5c132f0ee3b0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0f1e20 .functor BUFZ 24, v0x5c132f0ee2d0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0edda0_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0ede60_0 .net "iw_instr", 23 0, L_0x5c132f0f1d20;  alias, 1 drivers
v0x5c132f0edf20_0 .net "iw_pc", 23 0, L_0x5c132f0d0750;  alias, 1 drivers
v0x5c132f0ee020_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0ee150_0 .net "ow_instr", 23 0, L_0x5c132f0f1e20;  alias, 1 drivers
v0x5c132f0ee1f0_0 .net "ow_pc", 23 0, L_0x5c132f0f1db0;  alias, 1 drivers
v0x5c132f0ee2d0_0 .var "r_instr_latch", 23 0;
v0x5c132f0ee3b0_0 .var "r_pc_latch", 23 0;
S_0x5c132f0ee590 .scope module, "u_stg4mo" "stg4mo" 3 91, 10 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f0f1eb0 .functor BUFZ 24, v0x5c132f0eede0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0f1f20 .functor BUFZ 24, v0x5c132f0eed00_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0ee810_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0ee8d0_0 .net "iw_instr", 23 0, L_0x5c132f0f1e20;  alias, 1 drivers
v0x5c132f0ee990_0 .net "iw_pc", 23 0, L_0x5c132f0f1db0;  alias, 1 drivers
v0x5c132f0eea90_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0eeb30_0 .net "ow_instr", 23 0, L_0x5c132f0f1f20;  alias, 1 drivers
v0x5c132f0eec20_0 .net "ow_pc", 23 0, L_0x5c132f0f1eb0;  alias, 1 drivers
v0x5c132f0eed00_0 .var "r_instr_latch", 23 0;
v0x5c132f0eede0_0 .var "r_pc_latch", 23 0;
S_0x5c132f0eefc0 .scope module, "u_stg5ra" "stg5ra" 3 100, 11 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f0f1fb0 .functor BUFZ 24, v0x5c132f0ef810_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0f2020 .functor BUFZ 24, v0x5c132f0ef730_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0ef240_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0ef300_0 .net "iw_instr", 23 0, L_0x5c132f0f1f20;  alias, 1 drivers
v0x5c132f0ef3c0_0 .net "iw_pc", 23 0, L_0x5c132f0f1eb0;  alias, 1 drivers
v0x5c132f0ef4c0_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0ef560_0 .net "ow_instr", 23 0, L_0x5c132f0f2020;  alias, 1 drivers
v0x5c132f0ef650_0 .net "ow_pc", 23 0, L_0x5c132f0f1fb0;  alias, 1 drivers
v0x5c132f0ef730_0 .var "r_instr_latch", 23 0;
v0x5c132f0ef810_0 .var "r_pc_latch", 23 0;
S_0x5c132f0ef9f0 .scope module, "u_stg5ro" "stg5ro" 3 109, 12 3 0, S_0x5c132f0ccbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iw_clk";
    .port_info 1 /INPUT 1 "iw_rst";
    .port_info 2 /INPUT 24 "iw_pc";
    .port_info 3 /OUTPUT 24 "ow_pc";
    .port_info 4 /INPUT 24 "iw_instr";
    .port_info 5 /OUTPUT 24 "ow_instr";
L_0x5c132f0f20e0 .functor BUFZ 24, v0x5c132f0f0280_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5c132f0f21a0 .functor BUFZ 24, v0x5c132f0f01a0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5c132f0efd00_0 .net "iw_clk", 0 0, v0x5c132f0f1a30_0;  alias, 1 drivers
v0x5c132f0efdc0_0 .net "iw_instr", 23 0, L_0x5c132f0f2020;  alias, 1 drivers
v0x5c132f0efe80_0 .net "iw_pc", 23 0, L_0x5c132f0f1fb0;  alias, 1 drivers
v0x5c132f0eff80_0 .net "iw_rst", 0 0, v0x5c132f0f1ad0_0;  alias, 1 drivers
v0x5c132f0f0020_0 .net "ow_instr", 23 0, L_0x5c132f0f21a0;  alias, 1 drivers
v0x5c132f0f00c0_0 .net "ow_pc", 23 0, L_0x5c132f0f20e0;  alias, 1 drivers
v0x5c132f0f01a0_0 .var "r_instr_latch", 23 0;
v0x5c132f0f0280_0 .var "r_pc_latch", 23 0;
    .scope S_0x5c132f0aa1d0;
T_0 ;
    %wait E_0x5c132f0a2160;
    %load/vec4 v0x5c132f09c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5c132f09d570_0;
    %ix/getv 3, v0x5c132f0cb5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c132f09b050, 0, 4;
T_0.0 ;
    %ix/getv 4, v0x5c132f0cb5b0_0;
    %load/vec4a v0x5c132f09b050, 4;
    %assign/vec4 v0x5c132f09c360_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c132f0eb5f0;
T_1 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0eb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ebb60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c132f0eb830_0;
    %assign/vec4 v0x5c132f0ebb60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c132f0ebce0;
T_2 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0ec210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ec570_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ec490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c132f0ec110_0;
    %assign/vec4 v0x5c132f0ec570_0, 0;
    %load/vec4 v0x5c132f0ec050_0;
    %assign/vec4 v0x5c132f0ec490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c132f0ec710;
T_3 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0ecc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ecfb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0eced0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c132f0ecb10_0;
    %assign/vec4 v0x5c132f0ecfb0_0, 0;
    %load/vec4 v0x5c132f0eca50_0;
    %assign/vec4 v0x5c132f0eced0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c132f0ed150;
T_4 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0ed640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ed940_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ed860_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c132f0ed5a0_0;
    %assign/vec4 v0x5c132f0ed940_0, 0;
    %load/vec4 v0x5c132f0ed4e0_0;
    %assign/vec4 v0x5c132f0ed860_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c132f0edb20;
T_5 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0ee020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ee3b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ee2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c132f0edf20_0;
    %assign/vec4 v0x5c132f0ee3b0_0, 0;
    %load/vec4 v0x5c132f0ede60_0;
    %assign/vec4 v0x5c132f0ee2d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c132f0ee590;
T_6 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0eea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0eede0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0eed00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c132f0ee990_0;
    %assign/vec4 v0x5c132f0eede0_0, 0;
    %load/vec4 v0x5c132f0ee8d0_0;
    %assign/vec4 v0x5c132f0eed00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c132f0eefc0;
T_7 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0ef4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ef810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0ef730_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5c132f0ef3c0_0;
    %assign/vec4 v0x5c132f0ef810_0, 0;
    %load/vec4 v0x5c132f0ef300_0;
    %assign/vec4 v0x5c132f0ef730_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5c132f0ef9f0;
T_8 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0eff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0f0280_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0f01a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5c132f0efe80_0;
    %assign/vec4 v0x5c132f0f0280_0, 0;
    %load/vec4 v0x5c132f0efdc0_0;
    %assign/vec4 v0x5c132f0f01a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5c132f0ccbc0;
T_9 ;
    %wait E_0x5c132f0a0a30;
    %load/vec4 v0x5c132f0f0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c132f0f05e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5c132f0f05e0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x5c132f0f05e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c132f09dd10;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c132f0f1b90_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5c132f09dd10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c132f0f1a30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5c132f09dd10;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x5c132f0f1a30_0;
    %inv;
    %store/vec4 v0x5c132f0f1a30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5c132f09dd10;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c132f0f1ad0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c132f0f1ad0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c132f0a2160;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5c132f09dd10;
T_14 ;
    %wait E_0x5c132f0a2160;
    %vpi_call 2 22 "$display", "tick %03d : rst=%b PC  IA=%h IAIF=%h IFID=%h IDEX=%h EXMA=%h MAMO=%h MORA=%h RARO=%h RO=%h", v0x5c132f0f1b90_0, v0x5c132f0f1ad0_0, v0x5c132f0f05e0_0, v0x5c132f0f08e0_0, v0x5c132f0f0cd0_0, v0x5c132f0f0b00_0, v0x5c132f0f07a0_0, v0x5c132f0f0ef0_0, v0x5c132f0f1580_0, v0x5c132f0f1780_0, v0x5c132f0f1950_0 {0 0 0};
    %vpi_call 2 35 "$display", "tick %03d : rst=%b INSTR                     IFID=%h IDEX=%h EXMA=%h MAMO=%h MORA=%h RARO=%h RO=%h", v0x5c132f0f1b90_0, v0x5c132f0f1ad0_0, v0x5c132f0f0c10_0, v0x5c132f0f09f0_0, v0x5c132f0f06b0_0, v0x5c132f0f0de0_0, v0x5c132f0f1380_0, v0x5c132f0f1670_0, v0x5c132f0f1890_0 {0 0 0};
    %load/vec4 v0x5c132f0f1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c132f0f1b90_0, 0, 32;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "src2/testbench.v";
    "src2/diad.v";
    "src2/mem.v";
    "src2/stg1ia.v";
    "src2/stg1if.v";
    "src2/stg2id.v";
    "src2/stg3ex.v";
    "src2/stg4ma.v";
    "src2/stg4mo.v";
    "src2/stg5ra.v";
    "src2/stg5ro.v";
