--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.299ns.
--------------------------------------------------------------------------------
Slack:     3.701ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    2.299ns skew meets   6.000ns timing constraint by 3.701ns
From                         To                           Delay(ns)  Skew(ns)
R7.I                         OLOGIC_X0Y82.CLK0                2.415  0.592
R7.I                         OLOGIC_X0Y96.CLK0                4.055  2.232
R7.I                         OLOGIC_X0Y99.CLK0                4.122  2.299
R7.I                         OLOGIC_X0Y85.CLK0                2.155  0.332
R7.I                         OLOGIC_X0Y84.CLK0                2.155  0.332
R7.I                         SLICE_X10Y86.CLK                 2.898  1.075
R7.I                         SLICE_X10Y87.CLK                 2.735  0.912
R7.I                         SLICE_X10Y88.CLK                 2.893  1.070
R7.I                         SLICE_X11Y87.CLK                 2.735  0.912
R7.I                         SLICE_X11Y88.CLK                 2.893  1.070
R7.I                         SLICE_X11Y89.CLK                 2.716  0.893
R7.I                         SLICE_X11Y91.CLK                 2.527  0.704
R7.I                         SLICE_X12Y86.CLK                 2.973  1.150
R7.I                         SLICE_X12Y87.CLK                 3.154  1.331
R7.I                         SLICE_X13Y86.CLK                 2.973  1.150
R7.I                         SLICE_X13Y87.CLK                 3.154  1.331
R7.I                         SLICE_X16Y88.CLK                 2.763  0.940
R7.I                         SLICE_X17Y91.CLK                 2.717  0.894
R7.I                         SLICE_X22Y94.B2                  3.161  1.338

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.534ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)
  Clock Path Skew:      -0.893ns (1.817 - 2.710)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y89.CQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    SLICE_X11Y91.C5      net (fanout=2)        0.591   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
    SLICE_X11Y91.C       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.065   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.453ns logic, 1.656ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.704ns (1.817 - 2.521)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.C3      net (fanout=4)        0.316   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.C       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.065   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (1.453ns logic, 1.381ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (0.714 - 1.356)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y89.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X11Y91.B3      net (fanout=2)        0.656   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X11Y91.BMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.061   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.507ns logic, 1.717ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Skew:      -0.453ns (0.714 - 1.167)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.B1      net (fanout=4)        0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.BMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.061   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.507ns logic, 1.507ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (0.714 - 1.356)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y89.AMUX    Tshcko                0.461   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    SLICE_X11Y91.B5      net (fanout=2)        0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<1>
    SLICE_X11Y91.B       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.150   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (1.523ns logic, 1.541ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.453ns (0.714 - 1.167)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.B1      net (fanout=4)        0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X11Y91.B       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.150   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.453ns logic, 1.596ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (SLICE_X13Y87.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y87.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    SLICE_X13Y87.C5      net (fanout=1)        0.051   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>
    SLICE_X13Y87.CLK     Tah         (-Th)    -0.155   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>_rt
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (SLICE_X12Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.301 - 0.117)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y88.BQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X12Y87.SR      net (fanout=3)        0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X12Y87.CLK     Tremck      (-Th)    -0.106   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.340ns logic, 0.261ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (SLICE_X12Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.301 - 0.117)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y88.BQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X12Y87.SR      net (fanout=3)        0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X12Y87.CLK     Tremck      (-Th)    -0.106   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.340ns logic, 0.261ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.849ns.
--------------------------------------------------------------------------------
Slack:     5.151ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    0.849ns skew meets   6.000ns timing constraint by 5.151ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y106.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y98.CLK0                2.430  0.594
V4.I                         ILOGIC_X0Y101.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y100.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y103.CLK0               2.430  0.594
V4.I                         SLICE_X4Y101.CLK                 2.476  0.640
V4.I                         SLICE_X4Y102.CLK                 2.653  0.817
V4.I                         SLICE_X5Y99.CLK                  2.086  0.250
V4.I                         SLICE_X5Y101.CLK                 2.476  0.640
V4.I                         SLICE_X5Y102.CLK                 2.653  0.817
V4.I                         SLICE_X5Y105.CLK                 2.685  0.849
V4.I                         SLICE_X6Y99.CLK                  2.045  0.209
V4.I                         SLICE_X6Y107.CLK                 2.471  0.635
V4.I                         SLICE_X7Y99.CLK                  2.045  0.209
V4.I                         SLICE_X7Y102.CLK                 2.641  0.805

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.445ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X6Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.486ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (2.338 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    SLICE_X6Y107.AX      net (fanout=1)        1.592   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
    SLICE_X6Y107.CLK     Tds                  -0.098   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.894ns logic, 1.592ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X6Y107.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (2.338 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y103.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    SLICE_X6Y107.CI      net (fanout=1)        1.402   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
    SLICE_X6Y107.CLK     Tds                   0.044   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.036ns logic, 1.402ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X6Y107.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (2.338 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y106.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    SLICE_X6Y107.AI      net (fanout=1)        1.426   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
    SLICE_X6Y107.CLK     Tds                   0.012   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.004ns logic, 1.426ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X7Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.553 - 0.136)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y99.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    SLICE_X7Y102.SR      net (fanout=3)        0.378   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
    SLICE_X7Y102.CLK     Tremck      (-Th)    -0.138   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.372ns logic, 0.378ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (SLICE_X7Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.553 - 0.136)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y99.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    SLICE_X7Y102.SR      net (fanout=3)        0.378   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
    SLICE_X7Y102.CLK     Tremck      (-Th)    -0.149   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.383ns logic, 0.378ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1 (SLICE_X7Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.553 - 0.136)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y99.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    SLICE_X7Y102.SR      net (fanout=3)        0.378   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
    SLICE_X7Y102.CLK     Tremck      (-Th)    -0.179   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.413ns logic, 0.378ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4140 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.612ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (SLICE_X43Y130.B6), 271 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.577ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y72.DOA2    Trcko_DOA             1.850   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X42Y144.A1     net (fanout=1)        1.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<38>
    SLICE_X42Y144.A      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
    SLICE_X43Y145.B3     net (fanout=1)        0.489   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
    SLICE_X43Y145.B      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X42Y148.D2     net (fanout=1)        1.161   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X42Y148.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y131.C3     net (fanout=1)        1.684   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y131.C      Tilo                  0.204   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X43Y130.A4     net (fanout=1)        0.483   Buf_SigProcs_inst/ila_CONTROL1<3>
    SLICE_X43Y130.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X43Y130.B6     net (fanout=1)        0.118   Buf_SigProcs_inst/icon_test/N2
    SLICE_X43Y130.CLK    Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.577ns (3.437ns logic, 5.140ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y72.DOA4    Trcko_DOA             1.850   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X43Y145.C1     net (fanout=1)        1.114   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<40>
    SLICE_X43Y145.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144
    SLICE_X43Y145.B5     net (fanout=1)        0.358   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144
    SLICE_X43Y145.B      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X42Y148.D2     net (fanout=1)        1.161   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X42Y148.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y131.C3     net (fanout=1)        1.684   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y131.C      Tilo                  0.204   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X43Y130.A4     net (fanout=1)        0.483   Buf_SigProcs_inst/ila_CONTROL1<3>
    SLICE_X43Y130.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X43Y130.B6     net (fanout=1)        0.118   Buf_SigProcs_inst/icon_test/N2
    SLICE_X43Y130.CLK    Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.409ns (3.491ns logic, 4.918ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.356ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y78.DOA4    Trcko_DOA             1.850   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X42Y156.A1     net (fanout=1)        0.967   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X42Y156.A      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X42Y148.B2     net (fanout=1)        1.278   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X42Y148.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X42Y148.D1     net (fanout=1)        0.443   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X42Y148.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y131.C3     net (fanout=1)        1.684   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y131.C      Tilo                  0.204   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X43Y130.A4     net (fanout=1)        0.483   Buf_SigProcs_inst/ila_CONTROL1<3>
    SLICE_X43Y130.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X43Y130.B6     net (fanout=1)        0.118   Buf_SigProcs_inst/icon_test/N2
    SLICE_X43Y130.CLK    Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iTDO_VEC<15>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (3.383ns logic, 4.973ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (SLICE_X14Y107.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.102ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y113.A3     net (fanout=16)       2.160   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.102ns (1.683ns logic, 6.419ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.A      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y113.A2     net (fanout=8)        2.122   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (1.608ns logic, 5.769ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.A      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y113.A2     net (fanout=8)        2.122   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (1.608ns logic, 5.724ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (SLICE_X14Y107.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y113.A3     net (fanout=16)       2.160   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.439   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (1.680ns logic, 6.419ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.A      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y113.A2     net (fanout=8)        2.122   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.439   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (1.605ns logic, 5.769ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.329ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.A      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y113.A2     net (fanout=8)        2.122   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y113.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X31Y119.D3     net (fanout=4)        0.930   Buf_SigProcs_inst/ila_CONTROL0<5>
    SLICE_X31Y119.DMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X14Y107.SR     net (fanout=3)        2.012   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X14Y107.CLK    Tsrck                 0.439   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.329ns (1.605ns logic, 5.724ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y149.AQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    RAMB16_X2Y74.ADDRA4  net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y149.BQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    RAMB16_X2Y74.ADDRA5  net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y150.DQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB16_X2Y74.ADDRA11 net (fanout=5)        0.173   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.134ns logic, 0.173ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y68.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y66.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.666ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X31Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.D4     net (fanout=3)        2.337   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.D      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X31Y119.CE     net (fanout=3)        3.320   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y119.CLK    Tceck                 0.324   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (0.974ns logic, 5.657ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X31Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.D4     net (fanout=3)        2.337   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.D      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X31Y119.CE     net (fanout=3)        3.320   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y119.CLK    Tceck                 0.295   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (0.945ns logic, 5.657ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X43Y121.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.A2     net (fanout=3)        2.499   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.A      Tilo                  0.203   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y121.SR     net (fanout=3)        2.822   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y121.CLK    Tsrck                 0.446   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.096ns logic, 5.321ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X43Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.234   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.D4     net (fanout=3)        1.395   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.D      Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X43Y127.CE     net (fanout=3)        1.488   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X43Y127.CLK    Tckce       (-Th)    -0.181   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (0.571ns logic, 2.883ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X43Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.234   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.D4     net (fanout=3)        1.395   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.D      Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X43Y127.CE     net (fanout=3)        1.488   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X43Y127.CLK    Tckce       (-Th)    -0.182   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.572ns logic, 2.883ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X43Y127.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.234   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y141.D4     net (fanout=3)        1.395   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X68Y141.D      Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X43Y127.CE     net (fanout=3)        1.488   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X43Y127.CLK    Tckce       (-Th)    -0.187   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.577ns logic, 2.883ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.900ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X90Y161.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.447   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X90Y161.A6     net (fanout=3)        0.129   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X90Y161.CLK    Tas                   0.289   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.736ns logic, 0.129ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X90Y161.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y161.AQ     Tcko                  0.234   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X90Y161.A6     net (fanout=3)        0.027   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X90Y161.CLK    Tah         (-Th)    -0.197   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X25Y89.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.957ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y121.A3     net (fanout=16)       2.483   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (1.330ns logic, 6.592ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.076ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (1.313ns logic, 5.728ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.031ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.313ns logic, 5.683ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X25Y89.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.933ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y121.A3     net (fanout=16)       2.483   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (1.306ns logic, 6.592ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.052ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.017ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (1.289ns logic, 5.728ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.007ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.972ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X25Y89.SR      net (fanout=3)        2.792   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X25Y89.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (1.289ns logic, 5.683ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X23Y89.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.922ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y121.A3     net (fanout=16)       2.483   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X23Y89.SR      net (fanout=3)        2.757   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X23Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.887ns (1.330ns logic, 6.557ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.041ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X23Y89.SR      net (fanout=3)        2.757   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X23Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (1.313ns logic, 5.693ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.996ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X19Y121.A1     net (fanout=8)        2.231   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X19Y121.AMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X23Y89.SR      net (fanout=3)        2.757   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X23Y89.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (1.313ns logic, 5.648ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X35Y112.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.359ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y112.AQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X35Y112.AX     net (fanout=1)        0.135   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X35Y112.CLK    Tckdi       (-Th)    -0.059   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X23Y105.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.541ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y105.CQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X23Y105.C5     net (fanout=2)        0.163   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X23Y105.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.413ns logic, 0.163ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X21Y106.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.560ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.BQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X21Y106.B5     net (fanout=2)        0.182   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X21Y106.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.413ns logic, 0.182ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X17Y121.B1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.883ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.848ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y121.DQ     Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X23Y121.A2     net (fanout=1)        0.605   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X23Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D2     net (fanout=1)        1.054   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X17Y121.C6     net (fanout=1)        0.118   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X17Y121.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X17Y121.B1     net (fanout=1)        0.581   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X17Y121.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.490ns logic, 2.358ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.714ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.679ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y121.BQ     Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X23Y121.A1     net (fanout=1)        0.436   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X23Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D2     net (fanout=1)        1.054   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X17Y121.C6     net (fanout=1)        0.118   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X17Y121.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X17Y121.B1     net (fanout=1)        0.581   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X17Y121.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.490ns logic, 2.189ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.552ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.517ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y121.CQ     Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X23Y121.A4     net (fanout=1)        0.274   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X23Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D2     net (fanout=1)        1.054   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X17Y121.D      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X17Y121.C6     net (fanout=1)        0.118   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X17Y121.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X17Y121.B1     net (fanout=1)        0.581   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X17Y121.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.490ns logic, 2.027ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X18Y108.B4), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.629ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.594ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y98.DQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X19Y98.A2      net (fanout=1)        0.605   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X19Y98.A       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X18Y108.D1     net (fanout=1)        1.256   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X18Y108.D      Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X18Y108.C6     net (fanout=1)        0.118   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X18Y108.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X18Y108.B4     net (fanout=1)        0.269   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X18Y108.CLK    Tas                   0.289   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.346ns logic, 2.248ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.473ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.438ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RISING to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.CQ     Tcko                  0.408   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X24Y109.C2     net (fanout=1)        0.986   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X24Y109.CMUX   Tilo                  0.343   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_G
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X18Y108.C3     net (fanout=1)        0.939   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X18Y108.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X18Y108.B4     net (fanout=1)        0.269   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X18Y108.CLK    Tas                   0.289   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (1.244ns logic, 2.194ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.460ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y98.BQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X19Y98.A1      net (fanout=1)        0.436   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X19Y98.A       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X18Y108.D1     net (fanout=1)        1.256   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X18Y108.D      Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X18Y108.C6     net (fanout=1)        0.118   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X18Y108.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X18Y108.B4     net (fanout=1)        0.269   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X18Y108.CLK    Tas                   0.289   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.346ns logic, 2.079ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X14Y124.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.553ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.553ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y116.DQ      Tcko                  0.447   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X14Y124.C2     net (fanout=21)       2.106   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (0.447ns logic, 2.106ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X18Y108.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.255ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.220ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y109.AQ     Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y109.B2     net (fanout=1)        1.085   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y109.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X24Y109.D1     net (fanout=2)        0.449   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X24Y109.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X18Y108.C3     net (fanout=1)        0.939   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X18Y108.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X18Y108.B4     net (fanout=1)        0.269   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X18Y108.CLK    Tas                   0.289   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.478ns logic, 2.742ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X17Y121.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.026ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.991ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcklo                 0.498   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y121.B4     net (fanout=1)        0.641   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y121.B      Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X22Y121.D1     net (fanout=2)        0.482   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y121.CMUX   Topdc                 0.368   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X17Y121.C5     net (fanout=1)        0.637   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X17Y121.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X17Y121.B1     net (fanout=1)        0.581   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X17Y121.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.650ns logic, 2.341ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X24Y121.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.248ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcklo                 0.498   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y121.B4     net (fanout=1)        0.641   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y121.B      Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X24Y121.DX     net (fanout=2)        0.735   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X24Y121.CLK    Tdick                 0.136   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.837ns logic, 1.376ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X22Y121.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.764ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcklo                 0.277   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y121.B4     net (fanout=1)        0.325   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y121.CLK    Tah         (-Th)    -0.197   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.474ns logic, 0.325ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X24Y109.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.049ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y109.AQ     Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X24Y109.B2     net (fanout=1)        0.659   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X24Y109.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.425ns logic, 0.659ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X24Y121.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.162ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y121.AQ     Tcklo                 0.277   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y121.B4     net (fanout=1)        0.325   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y121.B      Tilo                  0.156   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X24Y121.DX     net (fanout=2)        0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X24Y121.CLK    Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.481ns logic, 0.716ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X26Y121.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.366ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.462ns (Levels of Logic = 0)
  Clock Path Skew:      -4.869ns (2.382 - 7.251)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.DQ     Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X26Y121.SR     net (fanout=11)       0.856   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X26Y121.CLK    Trck                  0.215   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.606ns logic, 0.856ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.974ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.974ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X34Y118.A1     net (fanout=16)       1.625   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X34Y118.A      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y109.CLK    net (fanout=4)        1.158   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (0.874ns logic, 4.100ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.237ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y123.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y118.C2     net (fanout=7)        1.196   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y118.CMUX   Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y118.A2     net (fanout=2)        1.036   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y118.A      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y109.CLK    net (fanout=4)        1.158   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (0.847ns logic, 3.390ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.139ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.139ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y123.DQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X34Y118.C3     net (fanout=7)        1.098   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X34Y118.CMUX   Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y118.A2     net (fanout=2)        1.036   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y118.A      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y109.CLK    net (fanout=4)        1.158   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (0.847ns logic, 3.292ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X26Y121.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.604ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y121.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X40Y131.D2     net (fanout=1)        1.317   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X40Y131.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y121.A5     net (fanout=16)       1.637   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X26Y121.CLK    net (fanout=4)        0.722   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (0.928ns logic, 3.676ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.570ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.570ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.BQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y126.A1     net (fanout=4)        0.705   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X31Y121.A4     net (fanout=8)        1.232   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X31Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X26Y121.CLK    net (fanout=4)        0.722   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.911ns logic, 2.659ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.525ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.525ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y127.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y126.A2     net (fanout=5)        0.660   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<0>
    SLICE_X40Y126.AMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iSTATCMD_CE_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X31Y121.A4     net (fanout=8)        1.232   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X31Y121.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X26Y121.CLK    net (fanout=4)        0.722   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (0.911ns logic, 2.614ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.888ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.398ns (Levels of Logic = 0)
  Clock Path Skew:      4.001ns (4.974 - 0.973)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y111.AQ     Tcko                  0.421   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iDATA<16>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X31Y109.SR     net (fanout=11)       0.731   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X31Y109.CLK    Tremck      (-Th)    -0.246   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.667ns logic, 0.731ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X26Y121.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.031ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.221ns (2.866 - 3.087)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.DQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X26Y121.SR     net (fanout=11)       0.562   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X26Y121.CLK    Tremck      (-Th)    -0.085   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.283ns logic, 0.562ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.181ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (0.614 - 0.809)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.447   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X87Y128.B1     net (fanout=3)        2.213   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X87Y128.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.674ns logic, 2.213ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.178ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.285ns (0.614 - 0.899)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y127.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X87Y128.B2     net (fanout=1)        2.176   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X87Y128.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.618ns logic, 2.176ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.485ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y128.AQ    Tcko                  0.408   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X87Y128.B3     net (fanout=1)        1.815   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X87Y128.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.635ns logic, 1.815ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.456ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y128.AQ    Tcko                  0.200   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X87Y128.B3     net (fanout=1)        1.136   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X87Y128.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.355ns logic, 1.136ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.915ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (0.350 - 0.511)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.234   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X87Y128.B1     net (fanout=3)        1.365   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X87Y128.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.389ns logic, 1.365ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X87Y128.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.955ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.704ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (0.350 - 0.601)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y127.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X87Y128.B2     net (fanout=1)        1.351   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X87Y128.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res32
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.353ns logic, 1.351ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X58Y122.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.603ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.494ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.238 - 0.248)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y120.CQ     Tcko                  0.447   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X58Y122.DX     net (fanout=3)        0.911   mb_system_i/microblaze_0_interrupt
    SLICE_X58Y122.CLK    Tdick                 0.136   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.583ns logic, 0.911ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X58Y122.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.775ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.072 - 0.064)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y120.CQ     Tcko                  0.234   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X58Y122.DX     net (fanout=3)        0.501   mb_system_i/microblaze_0_interrupt
    SLICE_X58Y122.CLK    Tckdi       (-Th)    -0.048   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.282ns logic, 0.501ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X45Y126.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.600ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.600ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X45Y126.CLK    net (fanout=1869)     1.359   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.800ns logic, 2.800ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X45Y126.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.600ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.600ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X45Y126.CLK    net (fanout=1869)     1.359   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.800ns logic, 2.800ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X45Y126.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.600ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.600ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X45Y126.CLK    net (fanout=1869)     1.359   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.800ns logic, 2.800ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X45Y126.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.961ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y126.AQ     Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X45Y126.BX     net (fanout=1)        0.704   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X45Y126.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.257ns logic, 0.704ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X45Y126.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.974ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y126.BQ     Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X45Y126.CX     net (fanout=1)        0.717   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X45Y126.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.257ns logic, 0.717ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X45Y126.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.155ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.043 - 0.036)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y123.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X44Y123.A2     net (fanout=2)        0.378   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X44Y123.A      Tilo                  0.156   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X45Y126.SR     net (fanout=1)        0.284   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X45Y126.CLK    Tremck      (-Th)    -0.146   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.500ns logic, 0.662ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X47Y110.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.653ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.653ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X47Y110.CLK    net (fanout=1869)     1.412   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.800ns logic, 2.853ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X47Y110.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.653ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.653ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X47Y110.CLK    net (fanout=1869)     1.412   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.800ns logic, 2.853ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X47Y110.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.653ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.653ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1739.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X47Y110.CLK    net (fanout=1869)     1.412   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.800ns logic, 2.853ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X47Y110.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y110.AQ     Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X47Y110.BX     net (fanout=1)        0.430   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X47Y110.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X47Y110.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.689ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y110.BQ     Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X47Y110.CX     net (fanout=1)        0.432   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X47Y110.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.257ns logic, 0.432ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X47Y110.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.379ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.661 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y123.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X45Y115.D3     net (fanout=2)        0.530   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X45Y115.D      Tilo                  0.156   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X47Y110.SR     net (fanout=1)        0.416   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X47Y110.CLK    Tremck      (-Th)    -0.146   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.500ns logic, 0.946ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X41Y134.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.576ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.779 - 0.892)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X41Y134.AX     net (fanout=3)        0.854   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X41Y134.CLK    Tdick                 0.063   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.510ns logic, 0.854ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X41Y134.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.845ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.515 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X41Y134.AX     net (fanout=3)        0.473   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X41Y134.CLK    Tckdi       (-Th)    -0.059   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.293ns logic, 0.473ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X60Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.000ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      2.793ns (Levels of Logic = 0)
  Clock Path Skew:      -0.108ns (0.784 - 0.892)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X60Y133.SR     net (fanout=3)        1.956   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X60Y133.CLK    Tsrck                 0.390   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.837ns logic, 1.956ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X60Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.487ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.520 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X60Y133.SR     net (fanout=3)        1.154   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X60Y133.CLK    Tcksr       (-Th)    -0.025   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.259ns logic, 1.154ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X61Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.989ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.108ns (0.784 - 0.892)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.447   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X61Y133.SR     net (fanout=3)        1.956   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X61Y133.CLK    Tsrck                 0.379   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.826ns logic, 1.956ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X61Y133.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.501ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.427ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.520 - 0.594)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y124.AQ     Tcko                  0.234   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X61Y133.SR     net (fanout=3)        1.154   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X61Y133.CLK    Tcksr       (-Th)    -0.039   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.273ns logic, 1.154ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.594ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Data Path Delay:      5.625ns (Levels of Logic = 1)
  Clock Path Skew:      -1.670ns (2.974 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y82.SR      net (fanout=126)      2.667   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y82.CLK0    Tosrck                0.695   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (1.306ns logic, 4.319ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.878ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Clock Path Skew:      -1.489ns (3.155 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=126)      2.132   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.306ns logic, 3.784ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.878ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Data Path Delay:      5.090ns (Levels of Logic = 1)
  Clock Path Skew:      -1.489ns (3.155 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y84.SR      net (fanout=126)      2.132   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y84.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.306ns logic, 3.784ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X13Y87.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.566ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.771ns (3.015 - 2.244)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y88.AQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X13Y87.AX      net (fanout=1)        0.247   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X13Y87.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.257ns logic, 0.247ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X13Y87.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.487ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.771ns (3.015 - 2.244)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y88.BQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X13Y87.CX      net (fanout=1)        0.326   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X13Y87.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.257ns logic, 0.326ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X13Y87.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.462ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.771ns (3.015 - 2.244)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y88.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X13Y87.DX      net (fanout=1)        0.351   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X13Y87.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.257ns logic, 0.351ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11 (SLICE_X31Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.967ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11 (FF)
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (3.963 - 4.054)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.D1      net (fanout=7)        1.652   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.DMUX    Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<31>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X31Y91.SR      net (fanout=9)        0.837   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X31Y91.CLK     Tsrck                 0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<11>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.088ns logic, 2.489ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10 (SLICE_X31Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.943ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10 (FF)
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (3.963 - 4.054)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.D1      net (fanout=7)        1.652   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.DMUX    Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<31>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X31Y91.SR      net (fanout=9)        0.837   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X31Y91.CLK     Tsrck                 0.422   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<11>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.064ns logic, 2.489ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9 (SLICE_X31Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.923ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9 (FF)
  Data Path Delay:      3.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (3.963 - 4.054)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.D1      net (fanout=7)        1.652   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X34Y92.DMUX    Tilo                  0.251   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<31>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X31Y91.SR      net (fanout=9)        0.837   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X31Y91.CLK     Tsrck                 0.402   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<11>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (1.044ns logic, 2.489ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X17Y88.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.373ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.868ns (4.642 - 3.774)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y88.BQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X17Y88.CX      net (fanout=1)        0.362   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X17Y88.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.432ns logic, 0.362ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X17Y88.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.293ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.868ns (4.642 - 3.774)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y88.AQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X17Y88.AX      net (fanout=1)        0.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X17Y88.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.432ns logic, 0.442ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X17Y88.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.285ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.868ns (4.642 - 3.774)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y88.CQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X17Y88.DX      net (fanout=1)        0.450   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X17Y88.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.432ns logic, 0.450ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.008ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      6.029ns (Levels of Logic = 1)
  Clock Path Skew:      -1.680ns (2.964 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y109.SR     net (fanout=126)      3.032   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y109.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.345ns logic, 4.684ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.849ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Data Path Delay:      5.868ns (Levels of Logic = 1)
  Clock Path Skew:      -1.682ns (2.962 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=126)      2.871   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y106.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (1.345ns logic, 4.523ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.654ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      5.675ns (Levels of Logic = 1)
  Clock Path Skew:      -1.680ns (2.964 - 4.644)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.DQ     Tcko                  0.408   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X14Y99.D6      net (fanout=24)       1.652   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X14Y99.D       Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y103.SR     net (fanout=126)      2.678   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y103.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (1.345ns logic, 4.330ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X4Y101.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.040ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (2.570 - 2.249)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y105.AMUX    Tshcko                0.266   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X4Y101.BX      net (fanout=1)        0.346   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
    SLICE_X4Y101.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.314ns logic, 0.346ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X4Y101.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.115ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (2.570 - 2.249)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y105.BQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X4Y101.CX      net (fanout=1)        0.453   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X4Y101.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.282ns logic, 0.453ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X4Y101.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.115ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (2.570 - 2.249)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y105.CQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X4Y101.DX      net (fanout=1)        0.453   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X4Y101.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.282ns logic, 0.453ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X7Y107.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.311ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Data Path Delay:      2.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (3.970 - 3.781)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.CMUX    Tshcko                0.911   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    SLICE_X7Y107.A1      net (fanout=1)        1.063   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<4>
    SLICE_X7Y107.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.138ns logic, 1.063ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X7Y107.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.269ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (3.970 - 3.781)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.B       Tshcko                0.885   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    SLICE_X7Y107.B1      net (fanout=1)        0.952   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<3>
    SLICE_X7Y107.CLK     Tas                   0.322   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.207ns logic, 0.952ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X7Y107.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.226ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (3.970 - 3.781)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.AMUX    Tshcko                0.910   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    SLICE_X7Y107.C1      net (fanout=1)        0.979   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<0>
    SLICE_X7Y107.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (1.137ns logic, 0.979ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X4Y105.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.366ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.972ns (4.647 - 3.675)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BMUX    Tshcko                0.434   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X4Y105.BX      net (fanout=1)        0.364   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X4Y105.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.541ns logic, 0.364ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X4Y105.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.353ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.972ns (4.647 - 3.675)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.CQ      Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X4Y105.CX      net (fanout=1)        0.443   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X4Y105.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.475ns logic, 0.443ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (SLICE_X7Y107.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.110ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1 (FF)
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      1.181ns (4.652 - 3.471)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.A       Tshcko                0.804   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    SLICE_X7Y107.C3      net (fanout=1)        0.274   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<1>
    SLICE_X7Y107.CLK     Tah         (-Th)    -0.292   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (1.096ns logic, 0.274ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 905565 paths analyzed, 23660 endpoints analyzed, 104 failing endpoints
 104 timing errors detected. (104 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.122ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_2 (OLOGIC_X24Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.423ns (Levels of Logic = 7)
  Clock Path Skew:      0.400ns (1.252 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D2     net (fanout=68)       0.705   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X82Y103.A6     net (fanout=4)        0.360   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X24Y1.OCE     net (fanout=12)       5.343   _n0443_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     14.423ns (2.807ns logic, 11.616ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.358ns (Levels of Logic = 7)
  Clock Path Skew:      0.400ns (1.252 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D1     net (fanout=68)       0.698   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X24Y1.OCE     net (fanout=12)       5.343   _n0443_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     14.358ns (2.807ns logic, 11.551ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.324ns (Levels of Logic = 7)
  Clock Path Skew:      0.400ns (1.252 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y103.AMUX   Tshcko                0.461   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    SLICE_X82Y103.D5     net (fanout=16)       0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<1>
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X24Y1.OCE     net (fanout=12)       5.343   _n0443_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     14.324ns (2.860ns logic, 11.464ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D2     net (fanout=68)       0.705   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X82Y103.A6     net (fanout=4)        0.360   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X26Y1.OCE     net (fanout=12)       5.171   _n0443_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.251ns (2.807ns logic, 11.444ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.186ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D1     net (fanout=68)       0.698   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X26Y1.OCE     net (fanout=12)       5.171   _n0443_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.186ns (2.807ns logic, 11.379ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.152ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y103.AMUX   Tshcko                0.461   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    SLICE_X82Y103.D5     net (fanout=16)       0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<1>
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X26Y1.OCE     net (fanout=12)       5.171   _n0443_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.152ns (2.860ns logic, 11.292ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_1 (OLOGIC_X25Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.221ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D2     net (fanout=68)       0.705   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y102.D      Tilo                  0.205   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X82Y103.A6     net (fanout=4)        0.360   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X25Y1.OCE     net (fanout=12)       5.141   _n0443_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     14.221ns (2.807ns logic, 11.414ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.156ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D1     net (fanout=68)       0.698   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X25Y1.OCE     net (fanout=12)       5.141   _n0443_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (2.807ns logic, 11.349ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.122ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.255 - 0.852)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y103.AMUX   Tshcko                0.461   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    SLICE_X82Y103.D5     net (fanout=16)       0.611   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<1>
    SLICE_X82Y103.D      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X82Y103.A3     net (fanout=2)        0.302   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X82Y103.A      Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X96Y105.A1     net (fanout=1)        1.349   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X96Y105.A      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X96Y105.D3     net (fanout=6)        0.291   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X96Y105.D      Tilo                  0.205   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A21
    SLICE_X97Y104.B2     net (fanout=7)        0.789   MB2FPGA_bus_WE<1>
    SLICE_X97Y104.BMUX   Tilo                  0.313   BPM_Dia<13>
                                                       _n0430_inv311
    SLICE_X97Y106.B4     net (fanout=22)       0.592   MB2FPGA_bus_Addr[31]_GND_1_o_AND_113_o21
    SLICE_X97Y106.B      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_127_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o1
    SLICE_X105Y85.A3     net (fanout=16)       2.187   MB2FPGA_bus_Addr[31]_GND_1_o_AND_153_o
    SLICE_X105Y85.A      Tilo                  0.259   _n0443_inv
                                                       _n0443_inv1
    OLOGIC_X25Y1.OCE     net (fanout=12)       5.141   _n0443_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     14.122ns (2.860ns logic, 11.262ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I (SLICE_X116Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I (FF)
  Destination:          mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I to mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y102.AQ    Tcko                  0.198   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
    SLICE_X116Y102.CE    net (fanout=4)        0.138   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
    SLICE_X116Y102.CLK   Tckce       (-Th)     0.108   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr<3>
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.090ns logic, 0.138ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I (SLICE_X116Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I (FF)
  Destination:          mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I to mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y102.AQ    Tcko                  0.198   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
    SLICE_X116Y102.CE    net (fanout=4)        0.138   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I
    SLICE_X116Y102.CLK   Tckce       (-Th)     0.104   mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr<3>
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.094ns logic, 0.138ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1 (SLICE_X56Y117.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Destination:          mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 to mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y116.DQ     Tcko                  0.198   mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X56Y117.CE     net (fanout=15)       0.133   mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X56Y117.CLK    Tckce       (-Th)     0.104   mb_system_i/axi4lite_0_M_RDATA<1>
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.094ns logic, 0.133ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X3Y72.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X3Y72.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X3Y70.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10375892406072270000000000000000000000000000000000 paths analyzed, 30881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  84.371ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30 (SLICE_X51Y52.B3), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.388ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B3      net (fanout=1)        0.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
    SLICE_X51Y52.CLK     Tas                   0.322   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     84.388ns (27.192ns logic, 57.196ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.385ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A1      net (fanout=4)        1.935   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004c
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B3      net (fanout=1)        0.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
    SLICE_X51Y52.CLK     Tas                   0.322   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     84.385ns (27.182ns logic, 57.203ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.381ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.A3      net (fanout=28)       1.211   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B3      net (fanout=1)        0.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
    SLICE_X51Y52.CLK     Tas                   0.322   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000082a
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_30
    -------------------------------------------------  ---------------------------
    Total                                     84.381ns (27.212ns logic, 57.169ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29 (SLICE_X51Y52.B4), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.352ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B4      net (fanout=1)        0.934   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003e
    SLICE_X51Y52.CLK     Tas                   0.227   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     84.352ns (27.128ns logic, 57.224ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.349ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A1      net (fanout=4)        1.935   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004c
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B4      net (fanout=1)        0.934   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003e
    SLICE_X51Y52.CLK     Tas                   0.227   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     84.349ns (27.118ns logic, 57.231ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.345ns (Levels of Logic = 191)
  Clock Path Skew:      0.152ns (0.785 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.A3      net (fanout=28)       1.211   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X52Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
    SLICE_X52Y57.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054b
    SLICE_X51Y52.B4      net (fanout=1)        0.934   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000003e
    SLICE_X51Y52.CLK     Tas                   0.227   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     84.345ns (27.148ns logic, 57.197ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26 (SLICE_X54Y54.D4), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.347ns (Levels of Logic = 190)
  Clock Path Skew:      0.147ns (0.780 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X54Y54.D4      net (fanout=1)        0.925   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000041
    SLICE_X54Y54.CLK     Tas                   0.341   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000826
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    -------------------------------------------------  ---------------------------
    Total                                     84.347ns (27.135ns logic, 57.212ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.344ns (Levels of Logic = 190)
  Clock Path Skew:      0.147ns (0.780 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.BMUX    Tcinb                 0.292   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A1      net (fanout=4)        1.935   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004c
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.B3      net (fanout=28)       1.238   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X54Y54.D4      net (fanout=1)        0.925   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000041
    SLICE_X54Y54.CLK     Tas                   0.341   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000826
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    -------------------------------------------------  ---------------------------
    Total                                     84.344ns (27.125ns logic, 57.219ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.340ns (Levels of Logic = 190)
  Clock Path Skew:      0.147ns (0.780 - 0.633)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y60.AQ      Tcko                  0.447   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X76Y49.A2      net (fanout=69)       2.399   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000001e
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000069
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000016
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000065
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000000e
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000061
    SLICE_X76Y52.DMUX    Tcind                 0.302   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000006
    SLICE_X62Y45.A2      net (fanout=3)        1.928   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000004e
    SLICE_X62Y45.BMUX    Topab                 0.469   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000029
    SLICE_X55Y43.C1      net (fanout=41)       1.336   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000015
    SLICE_X55Y43.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000078
    SLICE_X62Y44.C3      net (fanout=10)       1.053   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000016
    SLICE_X62Y44.C       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000082
    SLICE_X62Y44.D5      net (fanout=1)        0.204   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000092
    SLICE_X62Y44.D       Tilo                  0.205   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk000000b4
    SLICE_X54Y41.D2      net (fanout=2)        1.081   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000002
    SLICE_X54Y41.DMUX    Topdd                 0.374   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk00000060
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000004a
    SLICE_X55Y37.C4      net (fanout=1)        0.854   Buf_SigProcs_inst/ChC_Power_inst/fixN2float/sig0000002d
    SLICE_X55Y37.CMUX    Tilo                  0.313   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<2>
                                                       Buf_SigProcs_inst/ChC_Power_inst/fixN2float/blk0000009f
    SLICE_X32Y26.A6      net (fanout=27)       3.639   Buf_SigProcs_inst/ChC_Power_inst/N2floatOut<20>
    SLICE_X32Y26.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000020
    SLICE_X32Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000546
    SLICE_X32Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000001e
    SLICE_X28Y21.D2      net (fanout=54)       1.741   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000c
    SLICE_X28Y21.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007c0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000079
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000572
    SLICE_X28Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000071
    SLICE_X28Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056e
    SLICE_X28Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000069
    SLICE_X28Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000056a
    SLICE_X28Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000061
    SLICE_X28Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000566
    SLICE_X28Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000059
    SLICE_X28Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000562
    SLICE_X28Y26.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000051
    SLICE_X28Y27.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000055e
    SLICE_X28Y27.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000004f
    SLICE_X26Y20.D1      net (fanout=27)       2.033   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000d
    SLICE_X26Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000aa
    SLICE_X26Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058a
    SLICE_X26Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000a2
    SLICE_X26Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000586
    SLICE_X26Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000009a
    SLICE_X26Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000582
    SLICE_X26Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000092
    SLICE_X26Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057e
    SLICE_X26Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000008a
    SLICE_X26Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000057a
    SLICE_X26Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000082
    SLICE_X26Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000576
    SLICE_X26Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000080
    SLICE_X22Y20.D2      net (fanout=28)       1.906   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000e
    SLICE_X22Y20.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000db
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a2
    SLICE_X22Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000d3
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059e
    SLICE_X22Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000cb
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000059a
    SLICE_X22Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000c3
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000596
    SLICE_X22Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000bb
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000592
    SLICE_X22Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b3
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000058e
    SLICE_X22Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000b1
    SLICE_X16Y19.A2      net (fanout=28)       2.054   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000000f
    SLICE_X16Y19.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000010c
    SLICE_X16Y20.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ba
    SLICE_X16Y20.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000104
    SLICE_X16Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b6
    SLICE_X16Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000fc
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005b2
    SLICE_X16Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000f4
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ae
    SLICE_X16Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000ec
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005aa
    SLICE_X16Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e4
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005a6
    SLICE_X16Y25.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000000e2
    SLICE_X12Y20.D2      net (fanout=28)       1.708   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000010
    SLICE_X12Y20.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000075c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000013d
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d2
    SLICE_X12Y21.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000135
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ce
    SLICE_X12Y22.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000012d
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ca
    SLICE_X12Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000125
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c6
    SLICE_X12Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000011d
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005c2
    SLICE_X12Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000115
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005be
    SLICE_X12Y26.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000113
    SLICE_X10Y22.A1      net (fanout=28)       1.326   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000011
    SLICE_X10Y22.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000748
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000015e
    SLICE_X10Y23.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005e2
    SLICE_X10Y23.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000156
    SLICE_X10Y24.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005de
    SLICE_X10Y24.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000014e
    SLICE_X10Y25.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005da
    SLICE_X10Y25.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000146
    SLICE_X10Y26.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005d6
    SLICE_X10Y26.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000144
    SLICE_X8Y21.D2       net (fanout=28)       1.493   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000012
    SLICE_X8Y21.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000072a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000019f
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000602
    SLICE_X8Y22.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000197
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fe
    SLICE_X8Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000018f
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005fa
    SLICE_X8Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000187
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f6
    SLICE_X8Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000017f
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005f2
    SLICE_X8Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000177
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000005ee
    SLICE_X8Y27.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000175
    SLICE_X4Y22.D2       net (fanout=28)       1.916   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000013
    SLICE_X4Y22.COUT     Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000711
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d0
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061a
    SLICE_X4Y23.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c8
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000616
    SLICE_X4Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001c0
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000612
    SLICE_X4Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b8
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060e
    SLICE_X4Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001b0
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000060a
    SLICE_X4Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a8
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000606
    SLICE_X4Y28.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001a6
    SLICE_X2Y23.A4       net (fanout=28)       1.706   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000014
    SLICE_X2Y23.COUT     Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000201
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000632
    SLICE_X2Y24.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f9
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062e
    SLICE_X2Y25.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001f1
    SLICE_X2Y26.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000062a
    SLICE_X2Y26.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e9
    SLICE_X2Y27.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000626
    SLICE_X2Y27.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001e1
    SLICE_X2Y28.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000622
    SLICE_X2Y28.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d9
    SLICE_X2Y29.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000061e
    SLICE_X2Y29.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000001d7
    SLICE_X6Y34.C1       net (fanout=28)       1.988   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000015
    SLICE_X6Y34.COUT     Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000212
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000063a
    SLICE_X6Y35.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000020a
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000636
    SLICE_X6Y36.AMUX     Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000208
    SLICE_X8Y29.B2       net (fanout=28)       1.745   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000016
    SLICE_X8Y29.COUT     Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006c4
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000263
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000662
    SLICE_X8Y30.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000025b
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065e
    SLICE_X8Y31.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000253
    SLICE_X8Y32.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000065a
    SLICE_X8Y32.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000024b
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000656
    SLICE_X8Y33.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000243
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000652
    SLICE_X8Y34.COUT     Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000023b
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000064e
    SLICE_X8Y35.AMUX     Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000239
    SLICE_X10Y27.A4      net (fanout=28)       1.474   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000017
    SLICE_X10Y27.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000294
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067a
    SLICE_X10Y28.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000028c
    SLICE_X10Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000676
    SLICE_X10Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000284
    SLICE_X10Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000672
    SLICE_X10Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000027c
    SLICE_X10Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066e
    SLICE_X10Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000274
    SLICE_X10Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000066a
    SLICE_X10Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026c
    SLICE_X10Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000666
    SLICE_X10Y33.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000026a
    SLICE_X16Y28.A5      net (fanout=28)       1.755   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000018
    SLICE_X16Y28.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002c5
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000692
    SLICE_X16Y29.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002bd
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068e
    SLICE_X16Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002b5
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000068a
    SLICE_X16Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ad
    SLICE_X16Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000686
    SLICE_X16Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002a5
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000682
    SLICE_X16Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029d
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000067e
    SLICE_X16Y34.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000029b
    SLICE_X20Y29.A3      net (fanout=28)       1.211   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000019
    SLICE_X20Y29.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000678
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002f6
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006aa
    SLICE_X20Y30.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ee
    SLICE_X20Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a6
    SLICE_X20Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002e6
    SLICE_X20Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006a2
    SLICE_X20Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002de
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069e
    SLICE_X20Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002d6
    SLICE_X20Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000069a
    SLICE_X20Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ce
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000696
    SLICE_X20Y35.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002cc
    SLICE_X24Y30.B1      net (fanout=28)       1.365   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001a
    SLICE_X24Y30.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000660
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000327
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c2
    SLICE_X24Y31.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000031f
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006be
    SLICE_X24Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000317
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ba
    SLICE_X24Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000030f
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b6
    SLICE_X24Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000307
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006b2
    SLICE_X24Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002ff
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ae
    SLICE_X24Y36.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000002fd
    SLICE_X28Y31.D2      net (fanout=28)       2.174   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001b
    SLICE_X28Y31.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000649
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000358
    SLICE_X28Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006da
    SLICE_X28Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000350
    SLICE_X28Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d6
    SLICE_X28Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000348
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006d2
    SLICE_X28Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000340
    SLICE_X28Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ce
    SLICE_X28Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000338
    SLICE_X28Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ca
    SLICE_X28Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000330
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006c6
    SLICE_X28Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000032e
    SLICE_X30Y32.A5      net (fanout=28)       1.439   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001c
    SLICE_X30Y32.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000062d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000389
    SLICE_X30Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f2
    SLICE_X30Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000381
    SLICE_X30Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ee
    SLICE_X30Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000379
    SLICE_X30Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006ea
    SLICE_X30Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000371
    SLICE_X30Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e6
    SLICE_X30Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000369
    SLICE_X30Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006e2
    SLICE_X30Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000361
    SLICE_X30Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006de
    SLICE_X30Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000035f
    SLICE_X34Y33.A5      net (fanout=28)       1.779   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001d
    SLICE_X34Y33.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000614
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003ba
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070a
    SLICE_X34Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003b2
    SLICE_X34Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000706
    SLICE_X34Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003aa
    SLICE_X34Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000702
    SLICE_X34Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003a2
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fe
    SLICE_X34Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000039a
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006fa
    SLICE_X34Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000392
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000006f6
    SLICE_X34Y39.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000390
    SLICE_X38Y34.B1      net (fanout=28)       1.397   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001e
    SLICE_X38Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003eb
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000722
    SLICE_X38Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003e3
    SLICE_X38Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071e
    SLICE_X38Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003db
    SLICE_X38Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000071a
    SLICE_X38Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003d3
    SLICE_X38Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000716
    SLICE_X38Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003cb
    SLICE_X38Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000712
    SLICE_X38Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c3
    SLICE_X38Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000070e
    SLICE_X38Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003c1
    SLICE_X40Y35.A4      net (fanout=28)       1.512   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000001f
    SLICE_X40Y35.COUT    Topcya                0.379   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005e2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000041c
    SLICE_X40Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073a
    SLICE_X40Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000414
    SLICE_X40Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000736
    SLICE_X40Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000040c
    SLICE_X40Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000732
    SLICE_X40Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000404
    SLICE_X40Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072e
    SLICE_X40Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/divIn<27>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003fc
    SLICE_X40Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000072a
    SLICE_X40Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f4
    SLICE_X40Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000726
    SLICE_X40Y41.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000003f2
    SLICE_X42Y36.A5      net (fanout=28)       1.413   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000020
    SLICE_X42Y36.COUT    Topcya                0.395   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000044d
    SLICE_X42Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000752
    SLICE_X42Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000445
    SLICE_X42Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074e
    SLICE_X42Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000043d
    SLICE_X42Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000074a
    SLICE_X42Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000435
    SLICE_X42Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000746
    SLICE_X42Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000042d
    SLICE_X42Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000742
    SLICE_X42Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000425
    SLICE_X42Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000073e
    SLICE_X42Y42.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000423
    SLICE_X44Y37.D2      net (fanout=28)       1.877   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000021
    SLICE_X44Y37.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000005b3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000047e
    SLICE_X44Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076a
    SLICE_X44Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000476
    SLICE_X44Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000766
    SLICE_X44Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000046e
    SLICE_X44Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000762
    SLICE_X44Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000466
    SLICE_X44Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075e
    SLICE_X44Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000045e
    SLICE_X44Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000075a
    SLICE_X44Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000456
    SLICE_X44Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000756
    SLICE_X44Y43.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000454
    SLICE_X46Y39.D1      net (fanout=28)       1.497   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000022
    SLICE_X46Y39.COUT    Topcyd                0.260   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004af
    SLICE_X46Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000782
    SLICE_X46Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004a7
    SLICE_X46Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077e
    SLICE_X46Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000049f
    SLICE_X46Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000077a
    SLICE_X46Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000497
    SLICE_X46Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000776
    SLICE_X46Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000048f
    SLICE_X46Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000772
    SLICE_X46Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000487
    SLICE_X46Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000076e
    SLICE_X46Y45.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000485
    SLICE_X48Y40.B2      net (fanout=28)       1.501   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000023
    SLICE_X48Y40.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000057f
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e0
    SLICE_X48Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079a
    SLICE_X48Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d8
    SLICE_X48Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000796
    SLICE_X48Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004d0
    SLICE_X48Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000792
    SLICE_X48Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c8
    SLICE_X48Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078e
    SLICE_X48Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004c0
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000078a
    SLICE_X48Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b8
    SLICE_X48Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000786
    SLICE_X48Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004b6
    SLICE_X50Y42.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000024
    SLICE_X50Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000511
    SLICE_X50Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007b2
    SLICE_X50Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000509
    SLICE_X50Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ae
    SLICE_X50Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000501
    SLICE_X50Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007aa
    SLICE_X50Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f9
    SLICE_X50Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a6
    SLICE_X50Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004f1
    SLICE_X50Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007a2
    SLICE_X50Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e9
    SLICE_X50Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig0000079e
    SLICE_X50Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk000004e7
    SLICE_X52Y49.C2      net (fanout=1)        0.793   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000025
    SLICE_X52Y49.COUT    Topcyc                0.277   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000054a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f0
    SLICE_X52Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000542
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007ec
    SLICE_X52Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000053a
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e8
    SLICE_X52Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000532
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e5
    SLICE_X52Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk0000052a
    SLICE_X52Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007e1
    SLICE_X52Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000522
    SLICE_X52Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007dd
    SLICE_X52Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000559
    SLICE_X52Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f7
    SLICE_X52Y56.CMUX    Tcinc                 0.261   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000551
    SLICE_X54Y54.D4      net (fanout=1)        0.925   Buf_SigProcs_inst/ChC_Power_inst/float_div/sig00000041
    SLICE_X54Y54.CLK     Tas                   0.341   Buf_SigProcs_inst/ChC_Power_inst/sqrtIn<26>
                                                       Buf_SigProcs_inst/ChC_Power_inst/float_div/blk00000826
                                                       Buf_SigProcs_inst/ChC_Power_inst/sqrtIn_26
    -------------------------------------------------  ---------------------------
    Total                                     84.340ns (27.155ns logic, 57.185ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_0 (SLICE_X65Y137.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 1)
  Clock Path Skew:      2.585ns (3.419 - 0.834)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y139.CQ     Tcko                  0.368   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X65Y137.A1     net (fanout=6)        2.179   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X65Y137.CLK    Tah         (-Th)    -0.292   Buf_SigProcs_inst/Circular_Buffer/sp_adr<0>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010911
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.660ns logic, 2.179ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X15Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y101.DQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iRESET<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X15Y101.SR     net (fanout=2)        0.276   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iRESET<3>
    SLICE_X15Y101.CLK    Tcksr       (-Th)     0.138   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iCAPTURE
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.062ns logic, 0.276ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X15Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.074 - 0.070)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y101.DQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iRESET<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X15Y101.SR     net (fanout=2)        0.276   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iRESET<3>
    SLICE_X15Y101.CLK    Tcksr       (-Th)     0.131   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iCAPTURE
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.069ns logic, 0.276ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y68.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y66.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y58.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y72.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 18186 paths analyzed, 11134 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.301ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_4 (SLICE_X102Y143.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.078ns (2.694ns logic, 6.384ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.530   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.070ns (2.686ns logic, 6.384ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.B4    net (fanout=6)        1.852   Cout_deser<11>
    SLICE_X122Y175.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (2.669ns logic, 6.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_7 (SLICE_X102Y143.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.058ns (2.674ns logic, 6.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.530   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (2.666ns logic, 6.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.B4    net (fanout=6)        1.852   Cout_deser<11>
    SLICE_X122Y175.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (2.649ns logic, 6.384ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_6 (SLICE_X102Y143.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.057ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.538   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi4
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.057ns (2.673ns logic, 6.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.A4    net (fanout=6)        1.852   Cout_deser<8>
    SLICE_X122Y175.CMUX  Topac                 0.530   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lut<4>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.049ns (2.665ns logic, 6.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.609 - 0.797)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/ISERDES2_mstr
    SLICE_X122Y175.B4    net (fanout=6)        1.852   Cout_deser<11>
    SLICE_X122Y175.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A5    net (fanout=1)        1.243   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<6>
    SLICE_X103Y173.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C3    net (fanout=1)        0.476   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[47]_LessThan_4_o_cy<7>
    SLICE_X101Y174.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y170.A6    net (fanout=1)        0.512   N160
    SLICE_X101Y170.A     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B6    net (fanout=3)        1.837   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X103Y144.B     Tilo                  0.259   Buf_SigProcs_inst/Trigger/n00212
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X102Y143.CE    net (fanout=4)        0.464   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X102Y143.CLK   Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.032ns (2.648ns logic, 6.384ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/A (SLICE_X100Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      2.333ns (3.334 - 1.001)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X100Y174.DX    net (fanout=6)        1.979   Aout_deser<10>
    SLICE_X100Y174.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N92
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/A
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.647ns logic, 1.979ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/B (SLICE_X100Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      2.333ns (3.334 - 1.001)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X100Y174.DX    net (fanout=6)        1.979   Aout_deser<10>
    SLICE_X100Y174.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N92
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/B
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.647ns logic, 1.979ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/C (SLICE_X100Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      2.333ns (3.334 - 1.001)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y175.Q2    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/ISERDES2_mstr
    SLICE_X100Y174.DX    net (fanout=6)        1.979   Aout_deser<10>
    SLICE_X100Y174.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N92
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram44/C
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.647ns logic, 1.979ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y72.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp1739.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp1890.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp1739.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp1890.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp1739.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp1890.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp1739.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp1890.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=16)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp1739.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp1890.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp1739.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp1890.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1739.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     14.122ns|            0|          104|            0|       905565|
| TS_mb_system_i_clock_generator|     10.000ns|     14.122ns|          N/A|          104|            0|       905565|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.325ns|            0|           16|            0|        18186|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      9.301ns|          N/A|           16|            0|        18186|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         8.849(F)|      SLOW  |         4.841(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         8.916(F)|      SLOW  |         4.870(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         6.949(F)|      SLOW  |         3.993(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         6.949(F)|      SLOW  |         3.993(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.209(F)|      SLOW  |         3.692(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   14.122|         |         |         |
Ethernet_Lite_RX_CLK|         |    2.311|         |         |
Ethernet_Lite_TX_CLK|    3.967|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   84.371|         |         |         |
DCLK_N         |    7.909|         |         |         |
DCLK_P         |    7.909|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   14.758|         |         |         |
DCLK_N         |    9.301|         |         |         |
DCLK_P         |    9.301|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   14.758|         |         |         |
DCLK_N         |    9.301|         |         |         |
DCLK_P         |    9.301|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    8.008|         |    6.300|         |
Ethernet_Lite_RX_CLK|         |         |    2.606|    2.745|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    5.243|         |    7.594|         |
Ethernet_Lite_TX_CLK|    3.739|         |    4.037|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 120  Score: 86279  (Setup/Max: 86279, Hold: 0)

Constraints cover 10375892406072270000000000000000000000000000000000 paths, 2 nets, and 103803 connections

Design statistics:
   Minimum period:  84.371ns{1}   (Maximum frequency:  11.852MHz)
   Maximum path delay from/to any node:   6.666ns
   Maximum net skew:   2.299ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 31 11:09:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 915 MB



