<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_9633664e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9633664e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_9633664e')">rsnoc_z_H_R_G_T2_U_U_9633664e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.12</td>
<td class="s5 cl rt"><a href="mod2600.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2600.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2600.html#Toggle" >  1.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2600.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2600.html#inst_tag_233152"  onclick="showContent('inst_tag_233152')">config_ss_tb.DUT.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 29.12</td>
<td class="s5 cl rt"><a href="mod2600.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2600.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2600.html#Toggle" >  1.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2600.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9633664e'>
<hr>
<a name="inst_tag_233152"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233152" >config_ss_tb.DUT.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.12</td>
<td class="s5 cl rt"><a href="mod2600.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2600.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2600.html#Toggle" >  1.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2600.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.86</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  3.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 54.46</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1840.html#inst_tag_149819" >service_socket_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1559.html#inst_tag_109730" id="tag_urg_inst_109730">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod183.html#inst_tag_13092" id="tag_urg_inst_13092">Ica</a></td>
<td class="s8 cl rt"> 81.59</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod488.html#inst_tag_31794" id="tag_urg_inst_31794">If</a></td>
<td class="s3 cl rt"> 35.96</td>
<td class="s6 cl rt"> 67.31</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.52</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 58.97</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod438.html#inst_tag_31056" id="tag_urg_inst_31056">Ifpa</a></td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod822.html#inst_tag_58751" id="tag_urg_inst_58751">Io</a></td>
<td class="s0 cl rt">  5.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2505.html#inst_tag_215917" id="tag_urg_inst_215917">Ip</a></td>
<td class="s0 cl rt">  2.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1666_1.html#inst_tag_130461" id="tag_urg_inst_130461">Irspp</a></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2626.html#inst_tag_234089" id="tag_urg_inst_234089">It</a></td>
<td class="s0 cl rt">  3.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1160.html#inst_tag_77684" id="tag_urg_inst_77684">uci7337ba030b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1005.html#inst_tag_70057" id="tag_urg_inst_70057">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1168.html#inst_tag_77919" id="tag_urg_inst_77919">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1421.html#inst_tag_87062" id="tag_urg_inst_87062">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238870" id="tag_urg_inst_238870">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2028_2.html#inst_tag_177489" id="tag_urg_inst_177489">ursrsg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod958.html#inst_tag_69048" id="tag_urg_inst_69048">uu56703975</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1520.html#inst_tag_101752" id="tag_urg_inst_101752">uu5931137642</a></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9633664e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2600.html" >rsnoc_z_H_R_G_T2_U_U_9633664e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248052</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248057</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>248063</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248071</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248099</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248103</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>248128</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>248217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>248293</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>248304</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>248491</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>248496</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>248604</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
248051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248052     1/1          		if ( ! Sys_Clk_RstN )
248053     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
248054     1/1          		else if ( u_d27a )
248055     <font color = "red">0/1     ==>  			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
248056                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248057     1/1          		if ( ! Sys_Clk_RstN )
248058     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
248059     1/1          		else if ( u_d27a )
248060     <font color = "red">0/1     ==>  			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );</font>
                        MISSING_ELSE
248061                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
248062                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
248063     1/1          		case ( uu_cc5c_caseSel )
248064     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
248065     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
248066     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
248067     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
248068                  		endcase
248069                  	end
248070                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248071     1/1          		if ( ! Sys_Clk_RstN )
248072     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
248073     1/1          		else if ( u_d27a )
248074     <font color = "red">0/1     ==>  			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );</font>
                        MISSING_ELSE
248075                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248076     1/1          		if ( ! Sys_Clk_RstN )
248077     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
248078     1/1          		else if ( u_d27a )
248079     <font color = "red">0/1     ==>  			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );</font>
                        MISSING_ELSE
248080                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
248081                  		.Clk( Sys_Clk )
248082                  	,	.Clk_ClkS( Sys_Clk_ClkS )
248083                  	,	.Clk_En( Sys_Clk_En )
248084                  	,	.Clk_EnS( Sys_Clk_EnS )
248085                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
248086                  	,	.Clk_RstN( Sys_Clk_RstN )
248087                  	,	.Clk_Tm( Sys_Clk_Tm )
248088                  	,	.O( u_bb4d )
248089                  	,	.Reset( NextRsp1 )
248090                  	,	.Set( CxtEn &amp; CxtId )
248091                  	);
248092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248093     1/1          		if ( ! Sys_Clk_RstN )
248094     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
248095     1/1          		else if ( u_d27a )
248096     <font color = "red">0/1     ==>  			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
248097                  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L17 uci7337ba030b( .I_43210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
248098                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248099     1/1          		if ( ! Sys_Clk_RstN )
248100     1/1          			u_cfef &lt;= #1.0 ( 5'b0 );
248101     1/1          		else if ( u_d27a )
248102     <font color = "red">0/1     ==>  			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
248103     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
248104     1/1          			1'b1    : u_1002 = Cxt_0 ;
248105     <font color = "red">0/1     ==>  			default : u_1002 = 30'b0 ;</font>
248106                  		endcase
248107                  	end
248108                  	rsnoc_z_H_R_U_B_B_A274 Ib(
248109                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
248110                  	);
248111                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
248112                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
248113                  	);
248114                  	assign uRsp_Status_caseSel =
248115                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
248116                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
248117                  					&amp;	Rsp2_Status == 2'b01
248118                  				&amp;
248119                  				Rsp_Last
248120                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
248121                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
248122                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
248123                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
248124                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
248125                  		}
248126                  		;
248127                  	always @( uRsp_Status_caseSel ) begin
248128     1/1          		case ( uRsp_Status_caseSel )
248129     <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
248130     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
248131     <font color = "red">0/1     ==>  			5'b00100 : Rsp_Status = 2'b10 ;</font>
248132     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
248133     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
248134     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
248135                  		endcase
248136                  	end
248137                  	rsnoc_z_H_R_G_T2_P_U_1af7a4db Ip(
248138                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
248139                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
248140                  	,	.Cxt_Echo( CxtPkt_Echo )
248141                  	,	.Cxt_Head( CxtPkt_Head )
248142                  	,	.Cxt_Len1( CxtPkt_Len1 )
248143                  	,	.Cxt_OpcT( CxtPkt_OpcT )
248144                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
248145                  	,	.CxtUsed( CxtUsed )
248146                  	,	.Rx_CxtId( 1'b1 )
248147                  	,	.Rx_Head( RxPkt_Head )
248148                  	,	.Rx_Last( RxPkt_Last )
248149                  	,	.Rx_Opc( RxPkt_Opc )
248150                  	,	.Rx_Pld( RxPkt_Pld )
248151                  	,	.Rx_Rdy( RxPkt_Rdy )
248152                  	,	.Rx_Status( RxPkt_Status )
248153                  	,	.Rx_Vld( RxPkt_Vld )
248154                  	,	.Sys_Clk( Sys_Clk )
248155                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248156                  	,	.Sys_Clk_En( Sys_Clk_En )
248157                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248158                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248159                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248160                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248161                  	,	.Sys_Pwr_Idle( )
248162                  	,	.Sys_Pwr_WakeUp( )
248163                  	,	.Tx_Data( TxPkt_Data )
248164                  	,	.Tx_Head( TxPkt_Head )
248165                  	,	.Tx_Rdy( TxPkt_Rdy )
248166                  	,	.Tx_Tail( TxPkt_Tail )
248167                  	,	.Tx_Vld( TxPkt_Vld )
248168                  	,	.TxCxtId( TxPktCxtId )
248169                  	,	.TxLast( TxPktLast )
248170                  	);
248171                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
248172                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
248173                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
248174                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
248175                  		.CxtUsed( CxtUsed )
248176                  	,	.FreeCxt( CtxFreeId )
248177                  	,	.FreeVld( CxtFreeVld )
248178                  	,	.NewCxt( CxtId )
248179                  	,	.NewRdy( CxtRdy )
248180                  	,	.NewVld( CxtEn )
248181                  	,	.Sys_Clk( Sys_Clk )
248182                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248183                  	,	.Sys_Clk_En( Sys_Clk_En )
248184                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248185                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248186                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248187                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248188                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
248189                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
248190                  	);
248191                  	assign Req1_AddMdL = Req1_AddNttp [30:8];
248192                  	rsnoc_z_H_R_G_T2_O_U_74e22ae2 Io(
248193                  		.Cxt_0( Cxt_0 )
248194                  	,	.CxtUsed( CxtUsed )
248195                  	,	.Rdy( OrdRdy )
248196                  	,	.Req_AddLd0( Req1_AddLd0 )
248197                  	,	.Req_AddMdL( Req1_AddMdL )
248198                  	,	.Req_Len1( Req1_Len1 )
248199                  	,	.Req_OpcT( Req1_OpcT )
248200                  	,	.Req_RouteId( Req1_RouteId )
248201                  	,	.Req_Strm( 1'b0 )
248202                  	,	.ReqRdy( TrnRdy )
248203                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
248204                  	,	.Sys_Clk( Sys_Clk )
248205                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248206                  	,	.Sys_Clk_En( Sys_Clk_En )
248207                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248208                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248209                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248210                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248211                  	,	.Sys_Pwr_Idle( )
248212                  	,	.Sys_Pwr_WakeUp( )
248213                  	);
248214                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
248215                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
248216                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248217     1/1          		if ( ! Sys_Clk_RstN )
248218     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
248219     1/1          		else if ( NextTrn )
248220     <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
                        MISSING_ELSE
248221                  	rsnoc_z_H_R_G_T2_T_U_1af7a4db It(
248222                  		.AddrBase( IdInfo_0_AddrBase )
248223                  	,	.Cmd_Echo( Req1_Echo )
248224                  	,	.Cmd_Len1( Req1_Len1 )
248225                  	,	.Cmd_Lock( Req1_Lock )
248226                  	,	.Cmd_OpcT( Req1_OpcT )
248227                  	,	.Cmd_RawAddr( Req1_RawAddr )
248228                  	,	.Cmd_RouteId( Req1_RouteId )
248229                  	,	.Cmd_Status( Req1_Status )
248230                  	,	.Cmd_User( Req1_User )
248231                  	,	.Pld_Data( Pld_Data )
248232                  	,	.Pld_Last( Pld_Last )
248233                  	,	.Rdy( TrnRdy )
248234                  	,	.Rx_Data( RxErr_Data )
248235                  	,	.Rx_Head( RxErr_Head )
248236                  	,	.Rx_Rdy( RxErr_Rdy )
248237                  	,	.Rx_Tail( RxErr_Tail )
248238                  	,	.Rx_Vld( RxErr_Vld )
248239                  	,	.Sys_Clk( Sys_Clk )
248240                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248241                  	,	.Sys_Clk_En( Sys_Clk_En )
248242                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248243                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248244                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248245                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248246                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
248247                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
248248                  	,	.Vld( TrnVld )
248249                  	);
248250                  	assign Req1_Addr = Req1_RawAddr;
248251                  	assign PipeIn_Addr = Req1_Addr;
248252                  	assign u_cb9b_0 = PipeIn_Addr;
248253                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
248254                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
248255                  	assign u_c4ee = Req1_Len1 [6:2];
248256                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
248257                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
248258                  	assign PipeIn_BurstType = Req1_BurstType;
248259                  	assign u_cb9b_1 = PipeIn_BurstType;
248260                  	assign u_cb9b_11 = PipeIn_Opc;
248261                  	assign PipeIn_Urg = Req1_Urg;
248262                  	assign u_cb9b_17 = PipeIn_Urg;
248263                  	assign PipeIn_User = Req1_User;
248264                  	assign u_cb9b_19 = PipeIn_User;
248265                  	assign PipeIn_Data = Pld_Data;
248266                  	assign u_cb9b_2 = PipeIn_Data;
248267                  	assign Req1_Fail = Req1_Status == 2'b11;
248268                  	assign PipeIn_Fail = Req1_Fail;
248269                  	assign u_cb9b_4 = PipeIn_Fail;
248270                  	assign PipeIn_Head = ReqHead;
248271                  	assign u_cb9b_6 = PipeIn_Head;
248272                  	assign PipeIn_Last = Pld_Last;
248273                  	assign u_cb9b_7 = PipeIn_Last;
248274                  	assign PipeIn_Len1 = Req1_Len1;
248275                  	assign u_cb9b_8 = PipeIn_Len1;
248276                  	assign PipeIn_Lock = Req1_Lock;
248277                  	assign u_cb9b_9 = PipeIn_Lock;
248278                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
248279                  	assign PostRdy = GenLcl_Req_Rdy;
248280                  	assign PipeOut_Urg = u_d4d9_17;
248281                  	assign PipeOut_Head = u_d4d9_6;
248282                  	assign PipeOutHead = PipeOut_Head;
248283                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
248284                  	assign uReq1_Opc_caseSel =
248285                  		{		Req1_OpcT == 4'b0110
248286                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
248287                  			,	Req1_OpcT == 4'b0011
248288                  			,	Req1_OpcT == 4'b0010
248289                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
248290                  		}
248291                  		;
248292                  	always @( uReq1_Opc_caseSel ) begin
248293     1/1          		case ( uReq1_Opc_caseSel )
248294     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
248295     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
248296     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
248297     <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
248298     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
248299     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
248300                  		endcase
248301                  	end
248302                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
248303                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
248304     1/1          		case ( uPipeIn_Opc_caseSel )
248305     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
248306     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
248307     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
248308     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
248309     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
248310                  		endcase
248311                  	end
248312                  	rsnoc_z_H_R_U_P_N_e5534060_A31138010117103001101080 Ifpa(
248313                  		.Rx_0( u_cb9b_0 )
248314                  	,	.Rx_1( u_cb9b_1 )
248315                  	,	.Rx_11( u_cb9b_11 )
248316                  	,	.Rx_14( 1'b0 )
248317                  	,	.Rx_15( 1'b0 )
248318                  	,	.Rx_17( u_cb9b_17 )
248319                  	,	.Rx_19( u_cb9b_19 )
248320                  	,	.Rx_2( u_cb9b_2 )
248321                  	,	.Rx_4( u_cb9b_4 )
248322                  	,	.Rx_6( u_cb9b_6 )
248323                  	,	.Rx_7( u_cb9b_7 )
248324                  	,	.Rx_8( u_cb9b_8 )
248325                  	,	.Rx_9( u_cb9b_9 )
248326                  	,	.RxRdy( ReqRdy )
248327                  	,	.RxVld( ReqVld )
248328                  	,	.Sys_Clk( Sys_Clk )
248329                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248330                  	,	.Sys_Clk_En( Sys_Clk_En )
248331                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248332                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248333                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248334                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248335                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
248336                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
248337                  	,	.Tx_0( u_d4d9_0 )
248338                  	,	.Tx_1( u_d4d9_1 )
248339                  	,	.Tx_11( u_d4d9_11 )
248340                  	,	.Tx_14( u_d4d9_14 )
248341                  	,	.Tx_15( u_d4d9_15 )
248342                  	,	.Tx_17( u_d4d9_17 )
248343                  	,	.Tx_19( u_d4d9_19 )
248344                  	,	.Tx_2( u_d4d9_2 )
248345                  	,	.Tx_4( u_d4d9_4 )
248346                  	,	.Tx_6( u_d4d9_6 )
248347                  	,	.Tx_7( u_d4d9_7 )
248348                  	,	.Tx_8( u_d4d9_8 )
248349                  	,	.Tx_9( u_d4d9_9 )
248350                  	,	.TxRdy( PipeOutRdy )
248351                  	,	.TxVld( PipeOutVld )
248352                  	);
248353                  	assign PipeOut_Addr = u_d4d9_0;
248354                  	assign GenLcl_Req_Addr = PipeOut_Addr;
248355                  	assign PipeOut_Data = u_d4d9_2;
248356                  	assign MyDatum = PipeOut_Data [35:0];
248357                  	assign MyData = { 2'b0 , MyDatum };
248358                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
248359                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
248360                  	);
248361                  	assign PipeOut_Fail = u_d4d9_4;
248362                  	assign NullBe = PipeOut_Fail;
248363                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
248364                  	assign GenLcl_Req_Vld = PostVld;
248365                  	assign PipeOut_Last = u_d4d9_7;
248366                  	assign GenLcl_Req_Last = PipeOut_Last;
248367                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
248368                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
248369                  	assign PipeOut_BurstType = u_d4d9_1;
248370                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
248371                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
248372                  	assign PipeOut_Len1 = u_d4d9_8;
248373                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
248374                  	assign PipeOut_Lock = u_d4d9_9;
248375                  	assign GenLcl_Req_Lock = PipeOut_Lock;
248376                  	assign PipeOut_Opc = u_d4d9_11;
248377                  	assign GenLcl_Req_Opc = PipeOut_Opc;
248378                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
248379                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
248380                  	assign PipeOut_SeqUnique = u_d4d9_15;
248381                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
248382                  	assign PipeOut_User = u_d4d9_19;
248383                  	assign GenLcl_Req_User = PipeOut_User;
248384                  	assign Rsp0_Rdy = Rsp1_Rdy;
248385                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
248386                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
248387                  		.Clk( Sys_Clk )
248388                  	,	.Clk_ClkS( Sys_Clk_ClkS )
248389                  	,	.Clk_En( Sys_Clk_En )
248390                  	,	.Clk_EnS( Sys_Clk_EnS )
248391                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
248392                  	,	.Clk_RstN( Sys_Clk_RstN )
248393                  	,	.Clk_Tm( Sys_Clk_Tm )
248394                  	,	.En( GenLcl_Req_Vld )
248395                  	,	.O( u_43f9 )
248396                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
248397                  	,	.Set( NullBe &amp; PipeOutHead )
248398                  	);
248399                  	rsnoc_z_H_R_G_U_P_U_56703975 uu56703975(
248400                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
248401                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
248402                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
248403                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
248404                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
248405                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
248406                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
248407                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
248408                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
248409                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
248410                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
248411                  	,	.GenLcl_Req_User( GenLcl_Req_User )
248412                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
248413                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
248414                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
248415                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
248416                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
248417                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
248418                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
248419                  	,	.GenPrt_Req_Addr( u_Req_Addr )
248420                  	,	.GenPrt_Req_Be( u_Req_Be )
248421                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
248422                  	,	.GenPrt_Req_Data( u_Req_Data )
248423                  	,	.GenPrt_Req_Last( u_Req_Last )
248424                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
248425                  	,	.GenPrt_Req_Lock( u_Req_Lock )
248426                  	,	.GenPrt_Req_Opc( u_Req_Opc )
248427                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
248428                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
248429                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
248430                  	,	.GenPrt_Req_User( u_Req_User )
248431                  	,	.GenPrt_Req_Vld( u_Req_Vld )
248432                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
248433                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
248434                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
248435                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
248436                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
248437                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
248438                  	);
248439                  	rsnoc_z_H_R_G_U_Q_U_5931137642 uu5931137642(
248440                  		.GenLcl_Req_Addr( u_Req_Addr )
248441                  	,	.GenLcl_Req_Be( u_Req_Be )
248442                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
248443                  	,	.GenLcl_Req_Data( u_Req_Data )
248444                  	,	.GenLcl_Req_Last( u_Req_Last )
248445                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
248446                  	,	.GenLcl_Req_Lock( u_Req_Lock )
248447                  	,	.GenLcl_Req_Opc( u_Req_Opc )
248448                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
248449                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
248450                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
248451                  	,	.GenLcl_Req_User( u_Req_User )
248452                  	,	.GenLcl_Req_Vld( u_Req_Vld )
248453                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
248454                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
248455                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
248456                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
248457                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
248458                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
248459                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
248460                  	,	.GenPrt_Req_Be( Gen_Req_Be )
248461                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
248462                  	,	.GenPrt_Req_Data( Gen_Req_Data )
248463                  	,	.GenPrt_Req_Last( Gen_Req_Last )
248464                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
248465                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
248466                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
248467                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
248468                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
248469                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
248470                  	,	.GenPrt_Req_User( Gen_Req_User )
248471                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
248472                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
248473                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
248474                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
248475                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
248476                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
248477                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
248478                  	,	.Sys_Clk( Sys_Clk )
248479                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
248480                  	,	.Sys_Clk_En( Sys_Clk_En )
248481                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
248482                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
248483                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
248484                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
248485                  	,	.Sys_Pwr_Idle( u_70_Idle )
248486                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
248487                  	);
248488                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
248489                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
248490                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248491     1/1          		if ( ! Sys_Clk_RstN )
248492     1/1          			Load &lt;= #1.0 ( 2'b0 );
248493     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
248494                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
248495                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
248496     1/1          		if ( ! Sys_Clk_RstN )
248497     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
248498     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
248499                  	assign RxInt_Rdy = RxIn_Rdy;
248500                  	assign Rx_Rdy = RxInt_Rdy;
248501                  	assign WakeUp_Rx = Rx_Vld;
248502                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
248503                  	assign u_5446 = RxIn_Data [110:94];
248504                  	assign Translation_0_Aperture = u_5446 [16:5];
248505                  	assign TxBypData = TxIn_Data [37:0];
248506                  	assign TxLcl_Data =
248507                  		{			{	TxIn_Data [111]
248508                  			,	TxIn_Data [110:94]
248509                  			,	TxIn_Data [93:90]
248510                  			,	TxIn_Data [89:88]
248511                  			,	TxIn_Data [87:81]
248512                  			,	TxIn_Data [80:49]
248513                  			,	TxIn_Data [48:41]
248514                  			,	TxIn_Data [40:38]
248515                  			}
248516                  		,
248517                  		TxBypData
248518                  		};
248519                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
248520                  	assign TxLcl_Head = TxIn_Head;
248521                  	assign Tx_Head = TxLcl_Head;
248522                  	assign TxLcl_Tail = TxIn_Tail;
248523                  	assign Tx_Tail = TxLcl_Tail;
248524                  	assign TxLcl_Vld = TxIn_Vld;
248525                  	assign Tx_Vld = TxLcl_Vld;
248526                  	assign WakeUp_Other = 1'b0;
248527                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
248528                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
248529                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
248530                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
248531                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
248532                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
248533                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
248534                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
248535                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
248536                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
248537                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
248538                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
248539                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
248540                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
248541                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
248542                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
248543                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
248544                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
248545                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
248546                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
248547                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
248548                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
248549                  	assign u_3ded_Data_Last = RxIn_Data [37];
248550                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
248551                  	assign u_3ded_Data_Err = RxIn_Data [36];
248552                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
248553                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
248554                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
248555                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
248556                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
248557                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
248558                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
248559                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
248560                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
248561                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
248562                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
248563                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
248564                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
248565                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
248566                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
248567                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
248568                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
248569                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
248570                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
248571                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
248572                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
248573                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
248574                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
248575                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
248576                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
248577                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
248578                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
248579                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
248580                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
248581                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
248582                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
248583                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
248584                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
248585                  	assign u_6807_Data_Last = TxIn_Data [37];
248586                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
248587                  	assign u_6807_Data_Err = TxIn_Data [36];
248588                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
248589                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
248590                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
248591                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
248592                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
248593                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
248594                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
248595                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
248596                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
248597                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
248598                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
248599                  	assign u_5ddf = CxtUsed;
248600                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
248601                  	// synopsys translate_off
248602                  	// synthesis translate_off
248603                  	always @( posedge Sys_Clk )
248604     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
248605     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
248606     <font color = "grey">unreachable  </font>				dontStop = 0;
248607     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
248608     <font color = "grey">unreachable  </font>				if (!dontStop) begin
248609     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
248610     <font color = "grey">unreachable  </font>					$stop;
248611                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
248612                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2600.html" >rsnoc_z_H_R_G_T2_U_U_9633664e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248055
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248060
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248074
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248079
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248096
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248102
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248257
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       248488
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2600.html" >rsnoc_z_H_R_G_T2_U_U_9633664e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">6</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1016</td>
<td class="rt">12</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">6</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">6</td>
<td class="rt">1.18  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">6</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1016</td>
<td class="rt">12</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">6</td>
<td class="rt">1.18  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">6</td>
<td class="rt">1.18  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2600.html" >rsnoc_z_H_R_G_T2_U_U_9633664e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">248257</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">248488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248052</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248057</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">248063</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248071</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248076</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">248099</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248103</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">248128</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">248217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">248293</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">248304</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">248491</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">248496</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248257     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248488     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248053     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
248054     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248055     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248057     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248058     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
248059     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248060     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248063     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
248064     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
248065     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
248066     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
248067     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248071     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248072     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
248073     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248074     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248076     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248077     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
248078     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248079     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248093     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248094     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
248095     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248096     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248099     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248100     			u_cfef <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
248101     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
248102     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248103     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
248104     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
248105     			default : u_1002 = 30'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248128     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
248129     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
248130     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
248131     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
248132     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
248133     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
248134     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248217     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248218     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
248219     		else if ( NextTrn )
           		     <font color = "red">-2-</font>  
248220     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248293     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
248294     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
248295     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
248296     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
248297     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
248298     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
248299     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248304     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
248305     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
248306     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
248307     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
248308     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
248309     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248491     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248492     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
248493     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248496     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
248497     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
248498     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_233152">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_9633664e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
