
TF_Scheduler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d90  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e9c  08002e9c  00012e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ec0  08002ec0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ec0  08002ec0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ec0  08002ec0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ec0  08002ec0  00012ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ec4  08002ec4  00012ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002ec8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  2000001c  08002ee4  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08002ee4  00020424  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b549  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021b6  00000000  00000000  0002b58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  0002d748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002e220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017468  00000000  00000000  0002ebb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d98a  00000000  00000000  00046020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008294c  00000000  00000000  000539aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d62f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a10  00000000  00000000  000d634c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e84 	.word	0x08002e84

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08002e84 	.word	0x08002e84

0800014c <Button_Init>:
 */


#include "button.h"

void Button_Init(btn_typedef* btn, uint16_t btn_Pin, GPIO_TypeDef * btn_Port){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	460b      	mov	r3, r1
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	817b      	strh	r3, [r7, #10]
	btn->btn_Pin = btn_Pin;
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	897a      	ldrh	r2, [r7, #10]
 800015e:	801a      	strh	r2, [r3, #0]
	btn->btn_Port = btn_Port;
 8000160:	68fb      	ldr	r3, [r7, #12]
 8000162:	687a      	ldr	r2, [r7, #4]
 8000164:	605a      	str	r2, [r3, #4]

	btn->btn_state = 0;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	2200      	movs	r2, #0
 800016a:	721a      	strb	r2, [r3, #8]
	btn->counterForButtonPress1s = 0;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	2200      	movs	r2, #0
 8000170:	821a      	strh	r2, [r3, #16]
	btn->counterForButtonPressDouble = 0;
 8000172:	68fb      	ldr	r3, [r7, #12]
 8000174:	2200      	movs	r2, #0
 8000176:	825a      	strh	r2, [r3, #18]
	btn->firtpressflag = 0;
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	2200      	movs	r2, #0
 800017c:	739a      	strb	r2, [r3, #14]
	btn->flagpress = 0;
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	2200      	movs	r2, #0
 8000182:	73da      	strb	r2, [r3, #15]
	btn->flagForButtonPress1s = 0;
 8000184:	68fb      	ldr	r3, [r7, #12]
 8000186:	2200      	movs	r2, #0
 8000188:	731a      	strb	r2, [r3, #12]
	btn->flagForButtonPressDouble = 0;
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	2200      	movs	r2, #0
 800018e:	735a      	strb	r2, [r3, #13]
}
 8000190:	bf00      	nop
 8000192:	3714      	adds	r7, #20
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
	...

0800019c <button_reading>:


void button_reading(){
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001a2:	2300      	movs	r3, #0
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	e0ed      	b.n	8000384 <button_reading+0x1e8>
		btn[i].debounceButton_3 = btn[i].debounceButton_2;
 80001a8:	497b      	ldr	r1, [pc, #492]	; (8000398 <button_reading+0x1fc>)
 80001aa:	687a      	ldr	r2, [r7, #4]
 80001ac:	4613      	mov	r3, r2
 80001ae:	009b      	lsls	r3, r3, #2
 80001b0:	4413      	add	r3, r2
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	440b      	add	r3, r1
 80001b6:	330a      	adds	r3, #10
 80001b8:	7818      	ldrb	r0, [r3, #0]
 80001ba:	4977      	ldr	r1, [pc, #476]	; (8000398 <button_reading+0x1fc>)
 80001bc:	687a      	ldr	r2, [r7, #4]
 80001be:	4613      	mov	r3, r2
 80001c0:	009b      	lsls	r3, r3, #2
 80001c2:	4413      	add	r3, r2
 80001c4:	009b      	lsls	r3, r3, #2
 80001c6:	440b      	add	r3, r1
 80001c8:	330b      	adds	r3, #11
 80001ca:	4602      	mov	r2, r0
 80001cc:	701a      	strb	r2, [r3, #0]
		btn[i].debounceButton_2 = btn[i].debounceButton_1;
 80001ce:	4972      	ldr	r1, [pc, #456]	; (8000398 <button_reading+0x1fc>)
 80001d0:	687a      	ldr	r2, [r7, #4]
 80001d2:	4613      	mov	r3, r2
 80001d4:	009b      	lsls	r3, r3, #2
 80001d6:	4413      	add	r3, r2
 80001d8:	009b      	lsls	r3, r3, #2
 80001da:	440b      	add	r3, r1
 80001dc:	3309      	adds	r3, #9
 80001de:	7818      	ldrb	r0, [r3, #0]
 80001e0:	496d      	ldr	r1, [pc, #436]	; (8000398 <button_reading+0x1fc>)
 80001e2:	687a      	ldr	r2, [r7, #4]
 80001e4:	4613      	mov	r3, r2
 80001e6:	009b      	lsls	r3, r3, #2
 80001e8:	4413      	add	r3, r2
 80001ea:	009b      	lsls	r3, r3, #2
 80001ec:	440b      	add	r3, r1
 80001ee:	330a      	adds	r3, #10
 80001f0:	4602      	mov	r2, r0
 80001f2:	701a      	strb	r2, [r3, #0]
		btn[i].debounceButton_1 = HAL_GPIO_ReadPin(btn[i].btn_Port, btn[i].btn_Pin);
 80001f4:	4968      	ldr	r1, [pc, #416]	; (8000398 <button_reading+0x1fc>)
 80001f6:	687a      	ldr	r2, [r7, #4]
 80001f8:	4613      	mov	r3, r2
 80001fa:	009b      	lsls	r3, r3, #2
 80001fc:	4413      	add	r3, r2
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	440b      	add	r3, r1
 8000202:	3304      	adds	r3, #4
 8000204:	6818      	ldr	r0, [r3, #0]
 8000206:	4964      	ldr	r1, [pc, #400]	; (8000398 <button_reading+0x1fc>)
 8000208:	687a      	ldr	r2, [r7, #4]
 800020a:	4613      	mov	r3, r2
 800020c:	009b      	lsls	r3, r3, #2
 800020e:	4413      	add	r3, r2
 8000210:	009b      	lsls	r3, r3, #2
 8000212:	440b      	add	r3, r1
 8000214:	881b      	ldrh	r3, [r3, #0]
 8000216:	4619      	mov	r1, r3
 8000218:	f001 fe08 	bl	8001e2c <HAL_GPIO_ReadPin>
 800021c:	4603      	mov	r3, r0
 800021e:	4618      	mov	r0, r3
 8000220:	495d      	ldr	r1, [pc, #372]	; (8000398 <button_reading+0x1fc>)
 8000222:	687a      	ldr	r2, [r7, #4]
 8000224:	4613      	mov	r3, r2
 8000226:	009b      	lsls	r3, r3, #2
 8000228:	4413      	add	r3, r2
 800022a:	009b      	lsls	r3, r3, #2
 800022c:	440b      	add	r3, r1
 800022e:	3309      	adds	r3, #9
 8000230:	4602      	mov	r2, r0
 8000232:	701a      	strb	r2, [r3, #0]

		// update state of button
		if( btn[i].debounceButton_3 == btn[i].debounceButton_1){
 8000234:	4958      	ldr	r1, [pc, #352]	; (8000398 <button_reading+0x1fc>)
 8000236:	687a      	ldr	r2, [r7, #4]
 8000238:	4613      	mov	r3, r2
 800023a:	009b      	lsls	r3, r3, #2
 800023c:	4413      	add	r3, r2
 800023e:	009b      	lsls	r3, r3, #2
 8000240:	440b      	add	r3, r1
 8000242:	330b      	adds	r3, #11
 8000244:	7819      	ldrb	r1, [r3, #0]
 8000246:	4854      	ldr	r0, [pc, #336]	; (8000398 <button_reading+0x1fc>)
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	4613      	mov	r3, r2
 800024c:	009b      	lsls	r3, r3, #2
 800024e:	4413      	add	r3, r2
 8000250:	009b      	lsls	r3, r3, #2
 8000252:	4403      	add	r3, r0
 8000254:	3309      	adds	r3, #9
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	4299      	cmp	r1, r3
 800025a:	d13b      	bne.n	80002d4 <button_reading+0x138>
			if(btn[i].btn_state != btn[i].debounceButton_1){
 800025c:	494e      	ldr	r1, [pc, #312]	; (8000398 <button_reading+0x1fc>)
 800025e:	687a      	ldr	r2, [r7, #4]
 8000260:	4613      	mov	r3, r2
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	4413      	add	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	440b      	add	r3, r1
 800026a:	3308      	adds	r3, #8
 800026c:	7819      	ldrb	r1, [r3, #0]
 800026e:	484a      	ldr	r0, [pc, #296]	; (8000398 <button_reading+0x1fc>)
 8000270:	687a      	ldr	r2, [r7, #4]
 8000272:	4613      	mov	r3, r2
 8000274:	009b      	lsls	r3, r3, #2
 8000276:	4413      	add	r3, r2
 8000278:	009b      	lsls	r3, r3, #2
 800027a:	4403      	add	r3, r0
 800027c:	3309      	adds	r3, #9
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	4299      	cmp	r1, r3
 8000282:	d027      	beq.n	80002d4 <button_reading+0x138>
				if(btn[i].debounceButton_1 == BUTTON_IS_PRESSED){
 8000284:	4944      	ldr	r1, [pc, #272]	; (8000398 <button_reading+0x1fc>)
 8000286:	687a      	ldr	r2, [r7, #4]
 8000288:	4613      	mov	r3, r2
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	4413      	add	r3, r2
 800028e:	009b      	lsls	r3, r3, #2
 8000290:	440b      	add	r3, r1
 8000292:	3309      	adds	r3, #9
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d109      	bne.n	80002ae <button_reading+0x112>
					btn[i].flagpress = 1;
 800029a:	493f      	ldr	r1, [pc, #252]	; (8000398 <button_reading+0x1fc>)
 800029c:	687a      	ldr	r2, [r7, #4]
 800029e:	4613      	mov	r3, r2
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	4413      	add	r3, r2
 80002a4:	009b      	lsls	r3, r3, #2
 80002a6:	440b      	add	r3, r1
 80002a8:	330f      	adds	r3, #15
 80002aa:	2201      	movs	r2, #1
 80002ac:	701a      	strb	r2, [r3, #0]
				}
			btn[i].btn_state = btn[i].debounceButton_1;
 80002ae:	493a      	ldr	r1, [pc, #232]	; (8000398 <button_reading+0x1fc>)
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	4613      	mov	r3, r2
 80002b4:	009b      	lsls	r3, r3, #2
 80002b6:	4413      	add	r3, r2
 80002b8:	009b      	lsls	r3, r3, #2
 80002ba:	440b      	add	r3, r1
 80002bc:	3309      	adds	r3, #9
 80002be:	7818      	ldrb	r0, [r3, #0]
 80002c0:	4935      	ldr	r1, [pc, #212]	; (8000398 <button_reading+0x1fc>)
 80002c2:	687a      	ldr	r2, [r7, #4]
 80002c4:	4613      	mov	r3, r2
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	4413      	add	r3, r2
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	440b      	add	r3, r1
 80002ce:	3308      	adds	r3, #8
 80002d0:	4602      	mov	r2, r0
 80002d2:	701a      	strb	r2, [r3, #0]
			}
		}

		// checking press every 1s
		if(btn[i].btn_state == BUTTON_IS_PRESSED){
 80002d4:	4930      	ldr	r1, [pc, #192]	; (8000398 <button_reading+0x1fc>)
 80002d6:	687a      	ldr	r2, [r7, #4]
 80002d8:	4613      	mov	r3, r2
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	4413      	add	r3, r2
 80002de:	009b      	lsls	r3, r3, #2
 80002e0:	440b      	add	r3, r1
 80002e2:	3308      	adds	r3, #8
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d135      	bne.n	8000356 <button_reading+0x1ba>
			if( btn[i].counterForButtonPress1s < DURATION_FOR_AUTO_INCREASING ){
 80002ea:	492b      	ldr	r1, [pc, #172]	; (8000398 <button_reading+0x1fc>)
 80002ec:	687a      	ldr	r2, [r7, #4]
 80002ee:	4613      	mov	r3, r2
 80002f0:	009b      	lsls	r3, r3, #2
 80002f2:	4413      	add	r3, r2
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	440b      	add	r3, r1
 80002f8:	3310      	adds	r3, #16
 80002fa:	881b      	ldrh	r3, [r3, #0]
 80002fc:	2b63      	cmp	r3, #99	; 0x63
 80002fe:	d815      	bhi.n	800032c <button_reading+0x190>
				++btn[i].counterForButtonPress1s;
 8000300:	4925      	ldr	r1, [pc, #148]	; (8000398 <button_reading+0x1fc>)
 8000302:	687a      	ldr	r2, [r7, #4]
 8000304:	4613      	mov	r3, r2
 8000306:	009b      	lsls	r3, r3, #2
 8000308:	4413      	add	r3, r2
 800030a:	009b      	lsls	r3, r3, #2
 800030c:	440b      	add	r3, r1
 800030e:	3310      	adds	r3, #16
 8000310:	881b      	ldrh	r3, [r3, #0]
 8000312:	3301      	adds	r3, #1
 8000314:	b298      	uxth	r0, r3
 8000316:	4920      	ldr	r1, [pc, #128]	; (8000398 <button_reading+0x1fc>)
 8000318:	687a      	ldr	r2, [r7, #4]
 800031a:	4613      	mov	r3, r2
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	4413      	add	r3, r2
 8000320:	009b      	lsls	r3, r3, #2
 8000322:	440b      	add	r3, r1
 8000324:	3310      	adds	r3, #16
 8000326:	4602      	mov	r2, r0
 8000328:	801a      	strh	r2, [r3, #0]
 800032a:	e028      	b.n	800037e <button_reading+0x1e2>
			} else {
			btn[i].flagForButtonPress1s = 1;
 800032c:	491a      	ldr	r1, [pc, #104]	; (8000398 <button_reading+0x1fc>)
 800032e:	687a      	ldr	r2, [r7, #4]
 8000330:	4613      	mov	r3, r2
 8000332:	009b      	lsls	r3, r3, #2
 8000334:	4413      	add	r3, r2
 8000336:	009b      	lsls	r3, r3, #2
 8000338:	440b      	add	r3, r1
 800033a:	330c      	adds	r3, #12
 800033c:	2201      	movs	r2, #1
 800033e:	701a      	strb	r2, [r3, #0]
			btn[i].counterForButtonPress1s = 0;
 8000340:	4915      	ldr	r1, [pc, #84]	; (8000398 <button_reading+0x1fc>)
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	4613      	mov	r3, r2
 8000346:	009b      	lsls	r3, r3, #2
 8000348:	4413      	add	r3, r2
 800034a:	009b      	lsls	r3, r3, #2
 800034c:	440b      	add	r3, r1
 800034e:	3310      	adds	r3, #16
 8000350:	2200      	movs	r2, #0
 8000352:	801a      	strh	r2, [r3, #0]
 8000354:	e013      	b.n	800037e <button_reading+0x1e2>
			}
		} else {
			btn[i].counterForButtonPress1s = 0;
 8000356:	4910      	ldr	r1, [pc, #64]	; (8000398 <button_reading+0x1fc>)
 8000358:	687a      	ldr	r2, [r7, #4]
 800035a:	4613      	mov	r3, r2
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	4413      	add	r3, r2
 8000360:	009b      	lsls	r3, r3, #2
 8000362:	440b      	add	r3, r1
 8000364:	3310      	adds	r3, #16
 8000366:	2200      	movs	r2, #0
 8000368:	801a      	strh	r2, [r3, #0]
			btn[i].flagForButtonPress1s = 0;
 800036a:	490b      	ldr	r1, [pc, #44]	; (8000398 <button_reading+0x1fc>)
 800036c:	687a      	ldr	r2, [r7, #4]
 800036e:	4613      	mov	r3, r2
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	4413      	add	r3, r2
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	440b      	add	r3, r1
 8000378:	330c      	adds	r3, #12
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	3301      	adds	r3, #1
 8000382:	607b      	str	r3, [r7, #4]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	2b02      	cmp	r3, #2
 8000388:	f77f af0e 	ble.w	80001a8 <button_reading+0xc>
//			btn->counterForButtonPressDouble = 0;
//		}
//		++btn->counterForButtonPressDouble;
//	}

}
 800038c:	bf00      	nop
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	2000006c 	.word	0x2000006c

0800039c <is_button_pressed>:

unsigned char is_button_pressing (btn_typedef* btn){
	return ( btn->btn_state == BUTTON_IS_PRESSED );
}

unsigned char is_button_pressed (btn_typedef* btn){
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	if(btn->flagpress){
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	7bdb      	ldrb	r3, [r3, #15]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d004      	beq.n	80003b6 <is_button_pressed+0x1a>
		btn->flagpress = 0;
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2200      	movs	r2, #0
 80003b0:	73da      	strb	r2, [r3, #15]
		return 1;
 80003b2:	2301      	movs	r3, #1
 80003b4:	e000      	b.n	80003b8 <is_button_pressed+0x1c>
	}
	return 0;
 80003b6:	2300      	movs	r3, #0
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	bc80      	pop	{r7}
 80003c0:	4770      	bx	lr

080003c2 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s (btn_typedef* btn){
 80003c2:	b480      	push	{r7}
 80003c4:	b083      	sub	sp, #12
 80003c6:	af00      	add	r7, sp, #0
 80003c8:	6078      	str	r0, [r7, #4]
	if( btn->flagForButtonPress1s == 1){
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	7b1b      	ldrb	r3, [r3, #12]
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d104      	bne.n	80003dc <is_button_pressed_1s+0x1a>
		btn->flagForButtonPress1s = 0;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	2200      	movs	r2, #0
 80003d6:	731a      	strb	r2, [r3, #12]
		return 1;
 80003d8:	2301      	movs	r3, #1
 80003da:	e000      	b.n	80003de <is_button_pressed_1s+0x1c>
	}
	return 0;
 80003dc:	2300      	movs	r3, #0
}
 80003de:	4618      	mov	r0, r3
 80003e0:	370c      	adds	r7, #12
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr

080003e8 <fsm_processing_green_trafficlight>:
 *      Author: Admin
 */

#include "fsm_fixedgreen_state.h"

void fsm_processing_green_trafficlight(){
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af02      	add	r7, sp, #8
	if(system_state == FIX_GREEN_STATE){
 80003ee:	4b0b      	ldr	r3, [pc, #44]	; (800041c <fsm_processing_green_trafficlight+0x34>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b03      	cmp	r3, #3
 80003f4:	d10f      	bne.n	8000416 <fsm_processing_green_trafficlight+0x2e>
		RGB_TrafficLight_Blink(RGB_tl1, 1);
 80003f6:	4b0a      	ldr	r3, [pc, #40]	; (8000420 <fsm_processing_green_trafficlight+0x38>)
 80003f8:	2201      	movs	r2, #1
 80003fa:	9201      	str	r2, [sp, #4]
 80003fc:	691a      	ldr	r2, [r3, #16]
 80003fe:	9200      	str	r2, [sp, #0]
 8000400:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000402:	f000 fd9e 	bl	8000f42 <RGB_TrafficLight_Blink>
		RGB_TrafficLight_Blink(RGB_tl2, 1);
 8000406:	4b07      	ldr	r3, [pc, #28]	; (8000424 <fsm_processing_green_trafficlight+0x3c>)
 8000408:	2201      	movs	r2, #1
 800040a:	9201      	str	r2, [sp, #4]
 800040c:	691a      	ldr	r2, [r3, #16]
 800040e:	9200      	str	r2, [sp, #0]
 8000410:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000412:	f000 fd96 	bl	8000f42 <RGB_TrafficLight_Blink>
	}
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	20000038 	.word	0x20000038
 8000420:	20000058 	.word	0x20000058
 8000424:	20000044 	.word	0x20000044

08000428 <fsm_fixedgreen_state>:

void fsm_fixedgreen_state(){
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af02      	add	r7, sp, #8
	if(system_state == FIX_GREEN_STATE){
 800042e:	4b5d      	ldr	r3, [pc, #372]	; (80005a4 <fsm_fixedgreen_state+0x17c>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b03      	cmp	r3, #3
 8000434:	f040 80b1 	bne.w	800059a <fsm_fixedgreen_state+0x172>
		if(is_button_pressed(&btn[0])){
 8000438:	485b      	ldr	r0, [pc, #364]	; (80005a8 <fsm_fixedgreen_state+0x180>)
 800043a:	f7ff ffaf 	bl	800039c <is_button_pressed>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d063      	beq.n	800050c <fsm_fixedgreen_state+0xe4>
			index_led = 0;
 8000444:	4b59      	ldr	r3, [pc, #356]	; (80005ac <fsm_fixedgreen_state+0x184>)
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]

			if(Green_Counter != Pre_Green_Counter){
 800044a:	4b59      	ldr	r3, [pc, #356]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 800044c:	781a      	ldrb	r2, [r3, #0]
 800044e:	4b59      	ldr	r3, [pc, #356]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	429a      	cmp	r2, r3
 8000454:	d003      	beq.n	800045e <fsm_fixedgreen_state+0x36>
				Pre_Green_Counter = Green_Counter;
 8000456:	4b56      	ldr	r3, [pc, #344]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 8000458:	781a      	ldrb	r2, [r3, #0]
 800045a:	4b56      	ldr	r3, [pc, #344]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 800045c:	701a      	strb	r2, [r3, #0]
			}

			uint8_t Red_Check = Green_Counter + Yellow_Counter;
 800045e:	4b54      	ldr	r3, [pc, #336]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 8000460:	781a      	ldrb	r2, [r3, #0]
 8000462:	4b55      	ldr	r3, [pc, #340]	; (80005b8 <fsm_fixedgreen_state+0x190>)
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	4413      	add	r3, r2
 8000468:	71fb      	strb	r3, [r7, #7]
			if(Red_Counter != Red_Check){
 800046a:	4b54      	ldr	r3, [pc, #336]	; (80005bc <fsm_fixedgreen_state+0x194>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	79fa      	ldrb	r2, [r7, #7]
 8000470:	429a      	cmp	r2, r3
 8000472:	d011      	beq.n	8000498 <fsm_fixedgreen_state+0x70>
				Pre_Red_Counter = DURATION_RED;
 8000474:	4b52      	ldr	r3, [pc, #328]	; (80005c0 <fsm_fixedgreen_state+0x198>)
 8000476:	2205      	movs	r2, #5
 8000478:	701a      	strb	r2, [r3, #0]
				Pre_Yellow_Counter = DURATION_YELLOW;
 800047a:	4b52      	ldr	r3, [pc, #328]	; (80005c4 <fsm_fixedgreen_state+0x19c>)
 800047c:	2202      	movs	r2, #2
 800047e:	701a      	strb	r2, [r3, #0]
				Pre_Green_Counter = DURATION_GREEN;
 8000480:	4b4c      	ldr	r3, [pc, #304]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000482:	2203      	movs	r2, #3
 8000484:	701a      	strb	r2, [r3, #0]

				Red_Counter = DURATION_RED;
 8000486:	4b4d      	ldr	r3, [pc, #308]	; (80005bc <fsm_fixedgreen_state+0x194>)
 8000488:	2205      	movs	r2, #5
 800048a:	701a      	strb	r2, [r3, #0]
				Yellow_Counter = DURATION_YELLOW;
 800048c:	4b4a      	ldr	r3, [pc, #296]	; (80005b8 <fsm_fixedgreen_state+0x190>)
 800048e:	2202      	movs	r2, #2
 8000490:	701a      	strb	r2, [r3, #0]
				Green_Counter = DURATION_GREEN;
 8000492:	4b47      	ldr	r3, [pc, #284]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 8000494:	2203      	movs	r2, #3
 8000496:	701a      	strb	r2, [r3, #0]
			}

			Red_Counter_temp1 = Red_Counter;
 8000498:	4b48      	ldr	r3, [pc, #288]	; (80005bc <fsm_fixedgreen_state+0x194>)
 800049a:	781a      	ldrb	r2, [r3, #0]
 800049c:	4b4a      	ldr	r3, [pc, #296]	; (80005c8 <fsm_fixedgreen_state+0x1a0>)
 800049e:	701a      	strb	r2, [r3, #0]
			Yellow_Counter_temp1 = Yellow_Counter;
 80004a0:	4b45      	ldr	r3, [pc, #276]	; (80005b8 <fsm_fixedgreen_state+0x190>)
 80004a2:	781a      	ldrb	r2, [r3, #0]
 80004a4:	4b49      	ldr	r3, [pc, #292]	; (80005cc <fsm_fixedgreen_state+0x1a4>)
 80004a6:	701a      	strb	r2, [r3, #0]
			Green_Counter_temp1 = Green_Counter;
 80004a8:	4b41      	ldr	r3, [pc, #260]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 80004aa:	781a      	ldrb	r2, [r3, #0]
 80004ac:	4b48      	ldr	r3, [pc, #288]	; (80005d0 <fsm_fixedgreen_state+0x1a8>)
 80004ae:	701a      	strb	r2, [r3, #0]

			Red_Counter_temp2 = Red_Counter;
 80004b0:	4b42      	ldr	r3, [pc, #264]	; (80005bc <fsm_fixedgreen_state+0x194>)
 80004b2:	781a      	ldrb	r2, [r3, #0]
 80004b4:	4b47      	ldr	r3, [pc, #284]	; (80005d4 <fsm_fixedgreen_state+0x1ac>)
 80004b6:	701a      	strb	r2, [r3, #0]
			Yellow_Counter_temp2 = Yellow_Counter;
 80004b8:	4b3f      	ldr	r3, [pc, #252]	; (80005b8 <fsm_fixedgreen_state+0x190>)
 80004ba:	781a      	ldrb	r2, [r3, #0]
 80004bc:	4b46      	ldr	r3, [pc, #280]	; (80005d8 <fsm_fixedgreen_state+0x1b0>)
 80004be:	701a      	strb	r2, [r3, #0]
			Green_Counter_temp2 = Green_Counter;
 80004c0:	4b3b      	ldr	r3, [pc, #236]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 80004c2:	781a      	ldrb	r2, [r3, #0]
 80004c4:	4b45      	ldr	r3, [pc, #276]	; (80005dc <fsm_fixedgreen_state+0x1b4>)
 80004c6:	701a      	strb	r2, [r3, #0]

			updateClockBuffer(Red_Counter_temp1, Green_Counter_temp2);
 80004c8:	4b3f      	ldr	r3, [pc, #252]	; (80005c8 <fsm_fixedgreen_state+0x1a0>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	4a43      	ldr	r2, [pc, #268]	; (80005dc <fsm_fixedgreen_state+0x1b4>)
 80004ce:	7812      	ldrb	r2, [r2, #0]
 80004d0:	4611      	mov	r1, r2
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 fb4a 	bl	8000b6c <updateClockBuffer>
			RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 80004d8:	4b41      	ldr	r3, [pc, #260]	; (80005e0 <fsm_fixedgreen_state+0x1b8>)
 80004da:	2200      	movs	r2, #0
 80004dc:	9201      	str	r2, [sp, #4]
 80004de:	691a      	ldr	r2, [r3, #16]
 80004e0:	9200      	str	r2, [sp, #0]
 80004e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004e4:	f000 fce2 	bl	8000eac <RGB_TrafficLight_TurnOn>
			RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 80004e8:	4b3e      	ldr	r3, [pc, #248]	; (80005e4 <fsm_fixedgreen_state+0x1bc>)
 80004ea:	2201      	movs	r2, #1
 80004ec:	9201      	str	r2, [sp, #4]
 80004ee:	691a      	ldr	r2, [r3, #16]
 80004f0:	9200      	str	r2, [sp, #0]
 80004f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004f4:	f000 fcda 	bl	8000eac <RGB_TrafficLight_TurnOn>
			light_state1 = RED_STATE;
 80004f8:	4b3b      	ldr	r3, [pc, #236]	; (80005e8 <fsm_fixedgreen_state+0x1c0>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	701a      	strb	r2, [r3, #0]
			light_state2 = GREEN_STATE;
 80004fe:	4b3b      	ldr	r3, [pc, #236]	; (80005ec <fsm_fixedgreen_state+0x1c4>)
 8000500:	2201      	movs	r2, #1
 8000502:	701a      	strb	r2, [r3, #0]
			system_state = AUTO_STATE;
 8000504:	4b27      	ldr	r3, [pc, #156]	; (80005a4 <fsm_fixedgreen_state+0x17c>)
 8000506:	2200      	movs	r2, #0
 8000508:	701a      	strb	r2, [r3, #0]
			if(is_button_pressed(&btn[2])){
				Green_Counter = Pre_Green_Counter;
			}
		}
	}
}
 800050a:	e046      	b.n	800059a <fsm_fixedgreen_state+0x172>
			if(is_button_pressed_1s(&btn[1])){
 800050c:	4838      	ldr	r0, [pc, #224]	; (80005f0 <fsm_fixedgreen_state+0x1c8>)
 800050e:	f7ff ff58 	bl	80003c2 <is_button_pressed_1s>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d018      	beq.n	800054a <fsm_fixedgreen_state+0x122>
				Pre_Green_Counter++;
 8000518:	4b26      	ldr	r3, [pc, #152]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	3301      	adds	r3, #1
 800051e:	b2da      	uxtb	r2, r3
 8000520:	4b24      	ldr	r3, [pc, #144]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000522:	701a      	strb	r2, [r3, #0]
				if(Pre_Green_Counter >= 100) Pre_Green_Counter = 1;
 8000524:	4b23      	ldr	r3, [pc, #140]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	2b63      	cmp	r3, #99	; 0x63
 800052a:	d902      	bls.n	8000532 <fsm_fixedgreen_state+0x10a>
 800052c:	4b21      	ldr	r3, [pc, #132]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
				updateClockBuffer(system_state, Pre_Green_Counter);
 8000532:	4b1c      	ldr	r3, [pc, #112]	; (80005a4 <fsm_fixedgreen_state+0x17c>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	4a1f      	ldr	r2, [pc, #124]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000538:	7812      	ldrb	r2, [r2, #0]
 800053a:	4611      	mov	r1, r2
 800053c:	4618      	mov	r0, r3
 800053e:	f000 fb15 	bl	8000b6c <updateClockBuffer>
				index_led = 0;
 8000542:	4b1a      	ldr	r3, [pc, #104]	; (80005ac <fsm_fixedgreen_state+0x184>)
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	e01d      	b.n	8000586 <fsm_fixedgreen_state+0x15e>
				if(is_button_pressed(&btn[1])){
 800054a:	4829      	ldr	r0, [pc, #164]	; (80005f0 <fsm_fixedgreen_state+0x1c8>)
 800054c:	f7ff ff26 	bl	800039c <is_button_pressed>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d017      	beq.n	8000586 <fsm_fixedgreen_state+0x15e>
					Pre_Green_Counter++;
 8000556:	4b17      	ldr	r3, [pc, #92]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	3301      	adds	r3, #1
 800055c:	b2da      	uxtb	r2, r3
 800055e:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000560:	701a      	strb	r2, [r3, #0]
					if(Pre_Green_Counter >= 100) Pre_Green_Counter = 1;
 8000562:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	2b63      	cmp	r3, #99	; 0x63
 8000568:	d902      	bls.n	8000570 <fsm_fixedgreen_state+0x148>
 800056a:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 800056c:	2201      	movs	r2, #1
 800056e:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(system_state, Pre_Green_Counter);
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <fsm_fixedgreen_state+0x17c>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4a0f      	ldr	r2, [pc, #60]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000576:	7812      	ldrb	r2, [r2, #0]
 8000578:	4611      	mov	r1, r2
 800057a:	4618      	mov	r0, r3
 800057c:	f000 faf6 	bl	8000b6c <updateClockBuffer>
					index_led = 0;
 8000580:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <fsm_fixedgreen_state+0x184>)
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
			if(is_button_pressed(&btn[2])){
 8000586:	481b      	ldr	r0, [pc, #108]	; (80005f4 <fsm_fixedgreen_state+0x1cc>)
 8000588:	f7ff ff08 	bl	800039c <is_button_pressed>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d003      	beq.n	800059a <fsm_fixedgreen_state+0x172>
				Green_Counter = Pre_Green_Counter;
 8000592:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <fsm_fixedgreen_state+0x18c>)
 8000594:	781a      	ldrb	r2, [r3, #0]
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <fsm_fixedgreen_state+0x188>)
 8000598:	701a      	strb	r2, [r3, #0]
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000038 	.word	0x20000038
 80005a8:	2000006c 	.word	0x2000006c
 80005ac:	2000003c 	.word	0x2000003c
 80005b0:	20000006 	.word	0x20000006
 80005b4:	20000003 	.word	0x20000003
 80005b8:	20000005 	.word	0x20000005
 80005bc:	20000004 	.word	0x20000004
 80005c0:	20000001 	.word	0x20000001
 80005c4:	20000002 	.word	0x20000002
 80005c8:	20000007 	.word	0x20000007
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000009 	.word	0x20000009
 80005d4:	2000000a 	.word	0x2000000a
 80005d8:	2000000b 	.word	0x2000000b
 80005dc:	2000000c 	.word	0x2000000c
 80005e0:	20000058 	.word	0x20000058
 80005e4:	20000044 	.word	0x20000044
 80005e8:	20000039 	.word	0x20000039
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000080 	.word	0x20000080
 80005f4:	20000094 	.word	0x20000094

080005f8 <fsm_processing_red_trafficlight>:
 *      Author: Admin
 */

#include "fsm_fixedred_state.h"

void fsm_processing_red_trafficlight(){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af02      	add	r7, sp, #8
	if(system_state == FIX_RED_STATE){
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <fsm_processing_red_trafficlight+0x34>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2b01      	cmp	r3, #1
 8000604:	d10f      	bne.n	8000626 <fsm_processing_red_trafficlight+0x2e>
		RGB_TrafficLight_Blink(RGB_tl1, 0);
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <fsm_processing_red_trafficlight+0x38>)
 8000608:	2200      	movs	r2, #0
 800060a:	9201      	str	r2, [sp, #4]
 800060c:	691a      	ldr	r2, [r3, #16]
 800060e:	9200      	str	r2, [sp, #0]
 8000610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000612:	f000 fc96 	bl	8000f42 <RGB_TrafficLight_Blink>
		RGB_TrafficLight_Blink(RGB_tl2, 0);
 8000616:	4b07      	ldr	r3, [pc, #28]	; (8000634 <fsm_processing_red_trafficlight+0x3c>)
 8000618:	2200      	movs	r2, #0
 800061a:	9201      	str	r2, [sp, #4]
 800061c:	691a      	ldr	r2, [r3, #16]
 800061e:	9200      	str	r2, [sp, #0]
 8000620:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000622:	f000 fc8e 	bl	8000f42 <RGB_TrafficLight_Blink>
	}
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000038 	.word	0x20000038
 8000630:	20000058 	.word	0x20000058
 8000634:	20000044 	.word	0x20000044

08000638 <fsm_fixedred_state>:


void fsm_fixedred_state(){
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	if(system_state == FIX_RED_STATE){
 800063c:	4b35      	ldr	r3, [pc, #212]	; (8000714 <fsm_fixedred_state+0xdc>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d165      	bne.n	8000710 <fsm_fixedred_state+0xd8>
		if(is_button_pressed(&btn[0])){
 8000644:	4834      	ldr	r0, [pc, #208]	; (8000718 <fsm_fixedred_state+0xe0>)
 8000646:	f7ff fea9 	bl	800039c <is_button_pressed>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d018      	beq.n	8000682 <fsm_fixedred_state+0x4a>
			if(Red_Counter != Pre_Red_Counter){
 8000650:	4b32      	ldr	r3, [pc, #200]	; (800071c <fsm_fixedred_state+0xe4>)
 8000652:	781a      	ldrb	r2, [r3, #0]
 8000654:	4b32      	ldr	r3, [pc, #200]	; (8000720 <fsm_fixedred_state+0xe8>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	429a      	cmp	r2, r3
 800065a:	d003      	beq.n	8000664 <fsm_fixedred_state+0x2c>
				Pre_Red_Counter = Red_Counter;
 800065c:	4b2f      	ldr	r3, [pc, #188]	; (800071c <fsm_fixedred_state+0xe4>)
 800065e:	781a      	ldrb	r2, [r3, #0]
 8000660:	4b2f      	ldr	r3, [pc, #188]	; (8000720 <fsm_fixedred_state+0xe8>)
 8000662:	701a      	strb	r2, [r3, #0]
			}
			index_led = 0;
 8000664:	4b2f      	ldr	r3, [pc, #188]	; (8000724 <fsm_fixedred_state+0xec>)
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
			system_state = FIX_YELLOW_STATE;
 800066a:	4b2a      	ldr	r3, [pc, #168]	; (8000714 <fsm_fixedred_state+0xdc>)
 800066c:	2202      	movs	r2, #2
 800066e:	701a      	strb	r2, [r3, #0]
			updateClockBuffer(system_state, Pre_Yellow_Counter);
 8000670:	4b28      	ldr	r3, [pc, #160]	; (8000714 <fsm_fixedred_state+0xdc>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	4a2c      	ldr	r2, [pc, #176]	; (8000728 <fsm_fixedred_state+0xf0>)
 8000676:	7812      	ldrb	r2, [r2, #0]
 8000678:	4611      	mov	r1, r2
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fa76 	bl	8000b6c <updateClockBuffer>
				Red_Counter = Pre_Red_Counter;
			}

		}
	}
}
 8000680:	e046      	b.n	8000710 <fsm_fixedred_state+0xd8>
			if(is_button_pressed_1s(&btn[1])){
 8000682:	482a      	ldr	r0, [pc, #168]	; (800072c <fsm_fixedred_state+0xf4>)
 8000684:	f7ff fe9d 	bl	80003c2 <is_button_pressed_1s>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d018      	beq.n	80006c0 <fsm_fixedred_state+0x88>
				Pre_Red_Counter++;
 800068e:	4b24      	ldr	r3, [pc, #144]	; (8000720 <fsm_fixedred_state+0xe8>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	3301      	adds	r3, #1
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4b22      	ldr	r3, [pc, #136]	; (8000720 <fsm_fixedred_state+0xe8>)
 8000698:	701a      	strb	r2, [r3, #0]
				if(Pre_Red_Counter >= 100) Pre_Red_Counter = 1;
 800069a:	4b21      	ldr	r3, [pc, #132]	; (8000720 <fsm_fixedred_state+0xe8>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b63      	cmp	r3, #99	; 0x63
 80006a0:	d902      	bls.n	80006a8 <fsm_fixedred_state+0x70>
 80006a2:	4b1f      	ldr	r3, [pc, #124]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	701a      	strb	r2, [r3, #0]
				updateClockBuffer(system_state, Pre_Red_Counter);
 80006a8:	4b1a      	ldr	r3, [pc, #104]	; (8000714 <fsm_fixedred_state+0xdc>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	4a1c      	ldr	r2, [pc, #112]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006ae:	7812      	ldrb	r2, [r2, #0]
 80006b0:	4611      	mov	r1, r2
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fa5a 	bl	8000b6c <updateClockBuffer>
				index_led = 0;
 80006b8:	4b1a      	ldr	r3, [pc, #104]	; (8000724 <fsm_fixedred_state+0xec>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	e01d      	b.n	80006fc <fsm_fixedred_state+0xc4>
				if(is_button_pressed(&btn[1])){
 80006c0:	481a      	ldr	r0, [pc, #104]	; (800072c <fsm_fixedred_state+0xf4>)
 80006c2:	f7ff fe6b 	bl	800039c <is_button_pressed>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d017      	beq.n	80006fc <fsm_fixedred_state+0xc4>
					Pre_Red_Counter++;
 80006cc:	4b14      	ldr	r3, [pc, #80]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	3301      	adds	r3, #1
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006d6:	701a      	strb	r2, [r3, #0]
					if(Pre_Red_Counter >= 100) Pre_Red_Counter = 1;
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b63      	cmp	r3, #99	; 0x63
 80006de:	d902      	bls.n	80006e6 <fsm_fixedred_state+0xae>
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(system_state, Pre_Red_Counter);
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <fsm_fixedred_state+0xdc>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4a0d      	ldr	r2, [pc, #52]	; (8000720 <fsm_fixedred_state+0xe8>)
 80006ec:	7812      	ldrb	r2, [r2, #0]
 80006ee:	4611      	mov	r1, r2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f000 fa3b 	bl	8000b6c <updateClockBuffer>
					index_led = 0;
 80006f6:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <fsm_fixedred_state+0xec>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
			if(is_button_pressed(&btn[2])){
 80006fc:	480c      	ldr	r0, [pc, #48]	; (8000730 <fsm_fixedred_state+0xf8>)
 80006fe:	f7ff fe4d 	bl	800039c <is_button_pressed>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d003      	beq.n	8000710 <fsm_fixedred_state+0xd8>
				Red_Counter = Pre_Red_Counter;
 8000708:	4b05      	ldr	r3, [pc, #20]	; (8000720 <fsm_fixedred_state+0xe8>)
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <fsm_fixedred_state+0xe4>)
 800070e:	701a      	strb	r2, [r3, #0]
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000038 	.word	0x20000038
 8000718:	2000006c 	.word	0x2000006c
 800071c:	20000004 	.word	0x20000004
 8000720:	20000001 	.word	0x20000001
 8000724:	2000003c 	.word	0x2000003c
 8000728:	20000002 	.word	0x20000002
 800072c:	20000080 	.word	0x20000080
 8000730:	20000094 	.word	0x20000094

08000734 <fsm_processing_yellow_trafficlight>:
 *      Author: Admin
 */

#include "fsm_fixedyellow_state.h"

void fsm_processing_yellow_trafficlight(){
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af02      	add	r7, sp, #8
	if(system_state == FIX_YELLOW_STATE){
 800073a:	4b0b      	ldr	r3, [pc, #44]	; (8000768 <fsm_processing_yellow_trafficlight+0x34>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b02      	cmp	r3, #2
 8000740:	d10f      	bne.n	8000762 <fsm_processing_yellow_trafficlight+0x2e>
		RGB_TrafficLight_Blink(RGB_tl1, 2);
 8000742:	4b0a      	ldr	r3, [pc, #40]	; (800076c <fsm_processing_yellow_trafficlight+0x38>)
 8000744:	2202      	movs	r2, #2
 8000746:	9201      	str	r2, [sp, #4]
 8000748:	691a      	ldr	r2, [r3, #16]
 800074a:	9200      	str	r2, [sp, #0]
 800074c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800074e:	f000 fbf8 	bl	8000f42 <RGB_TrafficLight_Blink>
		RGB_TrafficLight_Blink(RGB_tl2, 2);
 8000752:	4b07      	ldr	r3, [pc, #28]	; (8000770 <fsm_processing_yellow_trafficlight+0x3c>)
 8000754:	2202      	movs	r2, #2
 8000756:	9201      	str	r2, [sp, #4]
 8000758:	691a      	ldr	r2, [r3, #16]
 800075a:	9200      	str	r2, [sp, #0]
 800075c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800075e:	f000 fbf0 	bl	8000f42 <RGB_TrafficLight_Blink>
	}
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000038 	.word	0x20000038
 800076c:	20000058 	.word	0x20000058
 8000770:	20000044 	.word	0x20000044

08000774 <fsm_fixedyellow_state>:

void fsm_fixedyellow_state(){
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
			// Blink Yellow Led 2hz
			// Button2 -> increase the time duration value for Yellow LEDs (press -> increase 1, hold press -> increase 1 each second)
			// Note: Range Yellow Counter = 1-99
			// Button3 -> Set value
	if(system_state == FIX_YELLOW_STATE){
 8000778:	4b35      	ldr	r3, [pc, #212]	; (8000850 <fsm_fixedyellow_state+0xdc>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b02      	cmp	r3, #2
 800077e:	d165      	bne.n	800084c <fsm_fixedyellow_state+0xd8>
		if(is_button_pressed(&btn[0])){
 8000780:	4834      	ldr	r0, [pc, #208]	; (8000854 <fsm_fixedyellow_state+0xe0>)
 8000782:	f7ff fe0b 	bl	800039c <is_button_pressed>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d018      	beq.n	80007be <fsm_fixedyellow_state+0x4a>
			if(Yellow_Counter != Pre_Yellow_Counter){
 800078c:	4b32      	ldr	r3, [pc, #200]	; (8000858 <fsm_fixedyellow_state+0xe4>)
 800078e:	781a      	ldrb	r2, [r3, #0]
 8000790:	4b32      	ldr	r3, [pc, #200]	; (800085c <fsm_fixedyellow_state+0xe8>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	429a      	cmp	r2, r3
 8000796:	d003      	beq.n	80007a0 <fsm_fixedyellow_state+0x2c>
				Pre_Yellow_Counter = Yellow_Counter;
 8000798:	4b2f      	ldr	r3, [pc, #188]	; (8000858 <fsm_fixedyellow_state+0xe4>)
 800079a:	781a      	ldrb	r2, [r3, #0]
 800079c:	4b2f      	ldr	r3, [pc, #188]	; (800085c <fsm_fixedyellow_state+0xe8>)
 800079e:	701a      	strb	r2, [r3, #0]
			}
			index_led = 0;
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <fsm_fixedyellow_state+0xec>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
			system_state = FIX_GREEN_STATE;
 80007a6:	4b2a      	ldr	r3, [pc, #168]	; (8000850 <fsm_fixedyellow_state+0xdc>)
 80007a8:	2203      	movs	r2, #3
 80007aa:	701a      	strb	r2, [r3, #0]
			updateClockBuffer(system_state, Pre_Green_Counter);
 80007ac:	4b28      	ldr	r3, [pc, #160]	; (8000850 <fsm_fixedyellow_state+0xdc>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	4a2c      	ldr	r2, [pc, #176]	; (8000864 <fsm_fixedyellow_state+0xf0>)
 80007b2:	7812      	ldrb	r2, [r2, #0]
 80007b4:	4611      	mov	r1, r2
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 f9d8 	bl	8000b6c <updateClockBuffer>
				Yellow_Counter = Pre_Yellow_Counter;
			}

		}
	}
}
 80007bc:	e046      	b.n	800084c <fsm_fixedyellow_state+0xd8>
			if(is_button_pressed_1s(&btn[1])){
 80007be:	482a      	ldr	r0, [pc, #168]	; (8000868 <fsm_fixedyellow_state+0xf4>)
 80007c0:	f7ff fdff 	bl	80003c2 <is_button_pressed_1s>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d018      	beq.n	80007fc <fsm_fixedyellow_state+0x88>
				Pre_Yellow_Counter++;
 80007ca:	4b24      	ldr	r3, [pc, #144]	; (800085c <fsm_fixedyellow_state+0xe8>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	3301      	adds	r3, #1
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	4b22      	ldr	r3, [pc, #136]	; (800085c <fsm_fixedyellow_state+0xe8>)
 80007d4:	701a      	strb	r2, [r3, #0]
				if(Pre_Yellow_Counter >= 100) Pre_Yellow_Counter = 1;
 80007d6:	4b21      	ldr	r3, [pc, #132]	; (800085c <fsm_fixedyellow_state+0xe8>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2b63      	cmp	r3, #99	; 0x63
 80007dc:	d902      	bls.n	80007e4 <fsm_fixedyellow_state+0x70>
 80007de:	4b1f      	ldr	r3, [pc, #124]	; (800085c <fsm_fixedyellow_state+0xe8>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
				updateClockBuffer(system_state, Pre_Yellow_Counter);
 80007e4:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <fsm_fixedyellow_state+0xdc>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	4a1c      	ldr	r2, [pc, #112]	; (800085c <fsm_fixedyellow_state+0xe8>)
 80007ea:	7812      	ldrb	r2, [r2, #0]
 80007ec:	4611      	mov	r1, r2
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 f9bc 	bl	8000b6c <updateClockBuffer>
				index_led = 0;
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <fsm_fixedyellow_state+0xec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	e01d      	b.n	8000838 <fsm_fixedyellow_state+0xc4>
				if(is_button_pressed(&btn[1])){
 80007fc:	481a      	ldr	r0, [pc, #104]	; (8000868 <fsm_fixedyellow_state+0xf4>)
 80007fe:	f7ff fdcd 	bl	800039c <is_button_pressed>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d017      	beq.n	8000838 <fsm_fixedyellow_state+0xc4>
					Pre_Yellow_Counter++;
 8000808:	4b14      	ldr	r3, [pc, #80]	; (800085c <fsm_fixedyellow_state+0xe8>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	4b12      	ldr	r3, [pc, #72]	; (800085c <fsm_fixedyellow_state+0xe8>)
 8000812:	701a      	strb	r2, [r3, #0]
					if(Pre_Yellow_Counter >= 100) Pre_Yellow_Counter = 1;
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <fsm_fixedyellow_state+0xe8>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b63      	cmp	r3, #99	; 0x63
 800081a:	d902      	bls.n	8000822 <fsm_fixedyellow_state+0xae>
 800081c:	4b0f      	ldr	r3, [pc, #60]	; (800085c <fsm_fixedyellow_state+0xe8>)
 800081e:	2201      	movs	r2, #1
 8000820:	701a      	strb	r2, [r3, #0]
					updateClockBuffer(system_state, Pre_Yellow_Counter);
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <fsm_fixedyellow_state+0xdc>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	4a0d      	ldr	r2, [pc, #52]	; (800085c <fsm_fixedyellow_state+0xe8>)
 8000828:	7812      	ldrb	r2, [r2, #0]
 800082a:	4611      	mov	r1, r2
 800082c:	4618      	mov	r0, r3
 800082e:	f000 f99d 	bl	8000b6c <updateClockBuffer>
					index_led = 0;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <fsm_fixedyellow_state+0xec>)
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
			if(is_button_pressed(&btn[2])){
 8000838:	480c      	ldr	r0, [pc, #48]	; (800086c <fsm_fixedyellow_state+0xf8>)
 800083a:	f7ff fdaf 	bl	800039c <is_button_pressed>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d003      	beq.n	800084c <fsm_fixedyellow_state+0xd8>
				Yellow_Counter = Pre_Yellow_Counter;
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <fsm_fixedyellow_state+0xe8>)
 8000846:	781a      	ldrb	r2, [r3, #0]
 8000848:	4b03      	ldr	r3, [pc, #12]	; (8000858 <fsm_fixedyellow_state+0xe4>)
 800084a:	701a      	strb	r2, [r3, #0]
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000038 	.word	0x20000038
 8000854:	2000006c 	.word	0x2000006c
 8000858:	20000005 	.word	0x20000005
 800085c:	20000002 	.word	0x20000002
 8000860:	2000003c 	.word	0x2000003c
 8000864:	20000003 	.word	0x20000003
 8000868:	20000080 	.word	0x20000080
 800086c:	20000094 	.word	0x20000094

08000870 <fsm_processing_trafficlight>:
/* fsm_normal_state.c */

#include "fsm_normal_state.h"

/* Task này chạy mỗi 1s (do scheduler gọi), chỉ xử lý AUTO_STATE */
void fsm_processing_trafficlight(void) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af02      	add	r7, sp, #8
    if (system_state == AUTO_STATE) {
 8000876:	4b9b      	ldr	r3, [pc, #620]	; (8000ae4 <fsm_processing_trafficlight+0x274>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	f040 812e 	bne.w	8000adc <fsm_processing_trafficlight+0x26c>
		// TL1
		switch (light_state1) {
 8000880:	4b99      	ldr	r3, [pc, #612]	; (8000ae8 <fsm_processing_trafficlight+0x278>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b02      	cmp	r3, #2
 8000886:	d061      	beq.n	800094c <fsm_processing_trafficlight+0xdc>
 8000888:	2b02      	cmp	r3, #2
 800088a:	f300 808c 	bgt.w	80009a6 <fsm_processing_trafficlight+0x136>
 800088e:	2b00      	cmp	r3, #0
 8000890:	d002      	beq.n	8000898 <fsm_processing_trafficlight+0x28>
 8000892:	2b01      	cmp	r3, #1
 8000894:	d02d      	beq.n	80008f2 <fsm_processing_trafficlight+0x82>
 8000896:	e086      	b.n	80009a6 <fsm_processing_trafficlight+0x136>
		case RED_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 8000898:	4b94      	ldr	r3, [pc, #592]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 800089a:	2200      	movs	r2, #0
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	691a      	ldr	r2, [r3, #16]
 80008a0:	9200      	str	r2, [sp, #0]
 80008a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008a4:	f000 fb02 	bl	8000eac <RGB_TrafficLight_TurnOn>

			if (Red_Counter_temp1 == 0) {
 80008a8:	4b91      	ldr	r3, [pc, #580]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d117      	bne.n	80008e0 <fsm_processing_trafficlight+0x70>
				Red_Counter_temp1 = Red_Counter;
 80008b0:	4b90      	ldr	r3, [pc, #576]	; (8000af4 <fsm_processing_trafficlight+0x284>)
 80008b2:	781a      	ldrb	r2, [r3, #0]
 80008b4:	4b8e      	ldr	r3, [pc, #568]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 80008b6:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
 80008b8:	4b8c      	ldr	r3, [pc, #560]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	9201      	str	r2, [sp, #4]
 80008be:	691a      	ldr	r2, [r3, #16]
 80008c0:	9200      	str	r2, [sp, #0]
 80008c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008c4:	f000 faf2 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num1        = Green_Counter_temp1--;
 80008c8:	4b8b      	ldr	r3, [pc, #556]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	1e5a      	subs	r2, r3, #1
 80008ce:	b2d1      	uxtb	r1, r2
 80008d0:	4a89      	ldr	r2, [pc, #548]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 80008d2:	7011      	strb	r1, [r2, #0]
 80008d4:	4a89      	ldr	r2, [pc, #548]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 80008d6:	7013      	strb	r3, [r2, #0]
				light_state1 = GREEN_STATE;
 80008d8:	4b83      	ldr	r3, [pc, #524]	; (8000ae8 <fsm_processing_trafficlight+0x278>)
 80008da:	2201      	movs	r2, #1
 80008dc:	701a      	strb	r2, [r3, #0]
				break;
 80008de:	e062      	b.n	80009a6 <fsm_processing_trafficlight+0x136>
			}
			num1 = Red_Counter_temp1--;
 80008e0:	4b83      	ldr	r3, [pc, #524]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	b2d1      	uxtb	r1, r2
 80008e8:	4a81      	ldr	r2, [pc, #516]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 80008ea:	7011      	strb	r1, [r2, #0]
 80008ec:	4a83      	ldr	r2, [pc, #524]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 80008ee:	7013      	strb	r3, [r2, #0]
			break;
 80008f0:	e059      	b.n	80009a6 <fsm_processing_trafficlight+0x136>

		case GREEN_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
 80008f2:	4b7e      	ldr	r3, [pc, #504]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	9201      	str	r2, [sp, #4]
 80008f8:	691a      	ldr	r2, [r3, #16]
 80008fa:	9200      	str	r2, [sp, #0]
 80008fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008fe:	f000 fad5 	bl	8000eac <RGB_TrafficLight_TurnOn>
			if (Green_Counter_temp1 == 0) {
 8000902:	4b7d      	ldr	r3, [pc, #500]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d117      	bne.n	800093a <fsm_processing_trafficlight+0xca>
				Green_Counter_temp1 = Green_Counter;
 800090a:	4b7d      	ldr	r3, [pc, #500]	; (8000b00 <fsm_processing_trafficlight+0x290>)
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	4b7a      	ldr	r3, [pc, #488]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 8000910:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl1, YELLOW_STATE);
 8000912:	4b76      	ldr	r3, [pc, #472]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 8000914:	2202      	movs	r2, #2
 8000916:	9201      	str	r2, [sp, #4]
 8000918:	691a      	ldr	r2, [r3, #16]
 800091a:	9200      	str	r2, [sp, #0]
 800091c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800091e:	f000 fac5 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num1        = Yellow_Counter_temp1--;
 8000922:	4b78      	ldr	r3, [pc, #480]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	1e5a      	subs	r2, r3, #1
 8000928:	b2d1      	uxtb	r1, r2
 800092a:	4a76      	ldr	r2, [pc, #472]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 800092c:	7011      	strb	r1, [r2, #0]
 800092e:	4a73      	ldr	r2, [pc, #460]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 8000930:	7013      	strb	r3, [r2, #0]
				light_state1 = YELLOW_STATE;
 8000932:	4b6d      	ldr	r3, [pc, #436]	; (8000ae8 <fsm_processing_trafficlight+0x278>)
 8000934:	2202      	movs	r2, #2
 8000936:	701a      	strb	r2, [r3, #0]
				break;
 8000938:	e035      	b.n	80009a6 <fsm_processing_trafficlight+0x136>
			}
			num1 = Green_Counter_temp1--;
 800093a:	4b6f      	ldr	r3, [pc, #444]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	1e5a      	subs	r2, r3, #1
 8000940:	b2d1      	uxtb	r1, r2
 8000942:	4a6d      	ldr	r2, [pc, #436]	; (8000af8 <fsm_processing_trafficlight+0x288>)
 8000944:	7011      	strb	r1, [r2, #0]
 8000946:	4a6d      	ldr	r2, [pc, #436]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 8000948:	7013      	strb	r3, [r2, #0]
			break;
 800094a:	e02c      	b.n	80009a6 <fsm_processing_trafficlight+0x136>

		case YELLOW_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl1, YELLOW_STATE);
 800094c:	4b67      	ldr	r3, [pc, #412]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 800094e:	2202      	movs	r2, #2
 8000950:	9201      	str	r2, [sp, #4]
 8000952:	691a      	ldr	r2, [r3, #16]
 8000954:	9200      	str	r2, [sp, #0]
 8000956:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000958:	f000 faa8 	bl	8000eac <RGB_TrafficLight_TurnOn>
			if (Yellow_Counter_temp1 == 0) {
 800095c:	4b69      	ldr	r3, [pc, #420]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d117      	bne.n	8000994 <fsm_processing_trafficlight+0x124>
				Yellow_Counter_temp1 = Yellow_Counter;
 8000964:	4b68      	ldr	r3, [pc, #416]	; (8000b08 <fsm_processing_trafficlight+0x298>)
 8000966:	781a      	ldrb	r2, [r3, #0]
 8000968:	4b66      	ldr	r3, [pc, #408]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 800096a:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 800096c:	4b5f      	ldr	r3, [pc, #380]	; (8000aec <fsm_processing_trafficlight+0x27c>)
 800096e:	2200      	movs	r2, #0
 8000970:	9201      	str	r2, [sp, #4]
 8000972:	691a      	ldr	r2, [r3, #16]
 8000974:	9200      	str	r2, [sp, #0]
 8000976:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000978:	f000 fa98 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num1        = Red_Counter_temp1--;
 800097c:	4b5c      	ldr	r3, [pc, #368]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	1e5a      	subs	r2, r3, #1
 8000982:	b2d1      	uxtb	r1, r2
 8000984:	4a5a      	ldr	r2, [pc, #360]	; (8000af0 <fsm_processing_trafficlight+0x280>)
 8000986:	7011      	strb	r1, [r2, #0]
 8000988:	4a5c      	ldr	r2, [pc, #368]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 800098a:	7013      	strb	r3, [r2, #0]
				light_state1 = RED_STATE;
 800098c:	4b56      	ldr	r3, [pc, #344]	; (8000ae8 <fsm_processing_trafficlight+0x278>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
				break;
 8000992:	e008      	b.n	80009a6 <fsm_processing_trafficlight+0x136>
			}
			num1 = Yellow_Counter_temp1--;
 8000994:	4b5b      	ldr	r3, [pc, #364]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	1e5a      	subs	r2, r3, #1
 800099a:	b2d1      	uxtb	r1, r2
 800099c:	4a59      	ldr	r2, [pc, #356]	; (8000b04 <fsm_processing_trafficlight+0x294>)
 800099e:	7011      	strb	r1, [r2, #0]
 80009a0:	4a56      	ldr	r2, [pc, #344]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 80009a2:	7013      	strb	r3, [r2, #0]
			break;
 80009a4:	bf00      	nop
		}

		// TL2
		switch (light_state2) {
 80009a6:	4b59      	ldr	r3, [pc, #356]	; (8000b0c <fsm_processing_trafficlight+0x29c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d061      	beq.n	8000a72 <fsm_processing_trafficlight+0x202>
 80009ae:	2b02      	cmp	r3, #2
 80009b0:	f300 808c 	bgt.w	8000acc <fsm_processing_trafficlight+0x25c>
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d002      	beq.n	80009be <fsm_processing_trafficlight+0x14e>
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d02d      	beq.n	8000a18 <fsm_processing_trafficlight+0x1a8>
 80009bc:	e086      	b.n	8000acc <fsm_processing_trafficlight+0x25c>
		case RED_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
 80009be:	4b54      	ldr	r3, [pc, #336]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	9201      	str	r2, [sp, #4]
 80009c4:	691a      	ldr	r2, [r3, #16]
 80009c6:	9200      	str	r2, [sp, #0]
 80009c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009ca:	f000 fa6f 	bl	8000eac <RGB_TrafficLight_TurnOn>
			if (Red_Counter_temp2 == 0) {
 80009ce:	4b51      	ldr	r3, [pc, #324]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d117      	bne.n	8000a06 <fsm_processing_trafficlight+0x196>
				Red_Counter_temp2 = Red_Counter;
 80009d6:	4b47      	ldr	r3, [pc, #284]	; (8000af4 <fsm_processing_trafficlight+0x284>)
 80009d8:	781a      	ldrb	r2, [r3, #0]
 80009da:	4b4e      	ldr	r3, [pc, #312]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 80009dc:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 80009de:	4b4c      	ldr	r3, [pc, #304]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	9201      	str	r2, [sp, #4]
 80009e4:	691a      	ldr	r2, [r3, #16]
 80009e6:	9200      	str	r2, [sp, #0]
 80009e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009ea:	f000 fa5f 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num2        = Green_Counter_temp2--;
 80009ee:	4b4a      	ldr	r3, [pc, #296]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	1e5a      	subs	r2, r3, #1
 80009f4:	b2d1      	uxtb	r1, r2
 80009f6:	4a48      	ldr	r2, [pc, #288]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 80009f8:	7011      	strb	r1, [r2, #0]
 80009fa:	4a48      	ldr	r2, [pc, #288]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 80009fc:	7013      	strb	r3, [r2, #0]
				light_state2 = GREEN_STATE;
 80009fe:	4b43      	ldr	r3, [pc, #268]	; (8000b0c <fsm_processing_trafficlight+0x29c>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
				break;
 8000a04:	e062      	b.n	8000acc <fsm_processing_trafficlight+0x25c>
			}
			num2 = Red_Counter_temp2--;
 8000a06:	4b43      	ldr	r3, [pc, #268]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	1e5a      	subs	r2, r3, #1
 8000a0c:	b2d1      	uxtb	r1, r2
 8000a0e:	4a41      	ldr	r2, [pc, #260]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 8000a10:	7011      	strb	r1, [r2, #0]
 8000a12:	4a42      	ldr	r2, [pc, #264]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000a14:	7013      	strb	r3, [r2, #0]
			break;
 8000a16:	e059      	b.n	8000acc <fsm_processing_trafficlight+0x25c>

		case GREEN_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 8000a18:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	9201      	str	r2, [sp, #4]
 8000a1e:	691a      	ldr	r2, [r3, #16]
 8000a20:	9200      	str	r2, [sp, #0]
 8000a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a24:	f000 fa42 	bl	8000eac <RGB_TrafficLight_TurnOn>
			if (Green_Counter_temp2 == 0) {
 8000a28:	4b3b      	ldr	r3, [pc, #236]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d117      	bne.n	8000a60 <fsm_processing_trafficlight+0x1f0>
				Green_Counter_temp2 = Green_Counter;
 8000a30:	4b33      	ldr	r3, [pc, #204]	; (8000b00 <fsm_processing_trafficlight+0x290>)
 8000a32:	781a      	ldrb	r2, [r3, #0]
 8000a34:	4b38      	ldr	r3, [pc, #224]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 8000a36:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl2, YELLOW_STATE);
 8000a38:	4b35      	ldr	r3, [pc, #212]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 8000a3a:	2202      	movs	r2, #2
 8000a3c:	9201      	str	r2, [sp, #4]
 8000a3e:	691a      	ldr	r2, [r3, #16]
 8000a40:	9200      	str	r2, [sp, #0]
 8000a42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a44:	f000 fa32 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num2        = Yellow_Counter_temp2--;
 8000a48:	4b35      	ldr	r3, [pc, #212]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	1e5a      	subs	r2, r3, #1
 8000a4e:	b2d1      	uxtb	r1, r2
 8000a50:	4a33      	ldr	r2, [pc, #204]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000a52:	7011      	strb	r1, [r2, #0]
 8000a54:	4a31      	ldr	r2, [pc, #196]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000a56:	7013      	strb	r3, [r2, #0]
				light_state2 = YELLOW_STATE;
 8000a58:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <fsm_processing_trafficlight+0x29c>)
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	701a      	strb	r2, [r3, #0]
				break;
 8000a5e:	e035      	b.n	8000acc <fsm_processing_trafficlight+0x25c>
			}
			num2 = Green_Counter_temp2--;
 8000a60:	4b2d      	ldr	r3, [pc, #180]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	1e5a      	subs	r2, r3, #1
 8000a66:	b2d1      	uxtb	r1, r2
 8000a68:	4a2b      	ldr	r2, [pc, #172]	; (8000b18 <fsm_processing_trafficlight+0x2a8>)
 8000a6a:	7011      	strb	r1, [r2, #0]
 8000a6c:	4a2b      	ldr	r2, [pc, #172]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000a6e:	7013      	strb	r3, [r2, #0]
			break;
 8000a70:	e02c      	b.n	8000acc <fsm_processing_trafficlight+0x25c>

		case YELLOW_STATE:
			RGB_TrafficLight_TurnOn(RGB_tl2, YELLOW_STATE);
 8000a72:	4b27      	ldr	r3, [pc, #156]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 8000a74:	2202      	movs	r2, #2
 8000a76:	9201      	str	r2, [sp, #4]
 8000a78:	691a      	ldr	r2, [r3, #16]
 8000a7a:	9200      	str	r2, [sp, #0]
 8000a7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a7e:	f000 fa15 	bl	8000eac <RGB_TrafficLight_TurnOn>
			if (Yellow_Counter_temp2 == 0) {
 8000a82:	4b27      	ldr	r3, [pc, #156]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d117      	bne.n	8000aba <fsm_processing_trafficlight+0x24a>
				Yellow_Counter_temp2 = Yellow_Counter;
 8000a8a:	4b1f      	ldr	r3, [pc, #124]	; (8000b08 <fsm_processing_trafficlight+0x298>)
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	4b24      	ldr	r3, [pc, #144]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000a90:	701a      	strb	r2, [r3, #0]
				RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
 8000a92:	4b1f      	ldr	r3, [pc, #124]	; (8000b10 <fsm_processing_trafficlight+0x2a0>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	9201      	str	r2, [sp, #4]
 8000a98:	691a      	ldr	r2, [r3, #16]
 8000a9a:	9200      	str	r2, [sp, #0]
 8000a9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a9e:	f000 fa05 	bl	8000eac <RGB_TrafficLight_TurnOn>
				num2        = Red_Counter_temp2--;
 8000aa2:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	1e5a      	subs	r2, r3, #1
 8000aa8:	b2d1      	uxtb	r1, r2
 8000aaa:	4a1a      	ldr	r2, [pc, #104]	; (8000b14 <fsm_processing_trafficlight+0x2a4>)
 8000aac:	7011      	strb	r1, [r2, #0]
 8000aae:	4a1b      	ldr	r2, [pc, #108]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000ab0:	7013      	strb	r3, [r2, #0]
				light_state2 = RED_STATE;
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <fsm_processing_trafficlight+0x29c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
				break;
 8000ab8:	e008      	b.n	8000acc <fsm_processing_trafficlight+0x25c>
			}
			num2 = Yellow_Counter_temp2--;
 8000aba:	4b19      	ldr	r3, [pc, #100]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	1e5a      	subs	r2, r3, #1
 8000ac0:	b2d1      	uxtb	r1, r2
 8000ac2:	4a17      	ldr	r2, [pc, #92]	; (8000b20 <fsm_processing_trafficlight+0x2b0>)
 8000ac4:	7011      	strb	r1, [r2, #0]
 8000ac6:	4a15      	ldr	r2, [pc, #84]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000ac8:	7013      	strb	r3, [r2, #0]
			break;
 8000aca:	bf00      	nop
		}

		updateClockBuffer(num1, num2);
 8000acc:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <fsm_processing_trafficlight+0x28c>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4a12      	ldr	r2, [pc, #72]	; (8000b1c <fsm_processing_trafficlight+0x2ac>)
 8000ad2:	7812      	ldrb	r2, [r2, #0]
 8000ad4:	4611      	mov	r1, r2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 f848 	bl	8000b6c <updateClockBuffer>
    }
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000038 	.word	0x20000038
 8000ae8:	20000039 	.word	0x20000039
 8000aec:	20000058 	.word	0x20000058
 8000af0:	20000007 	.word	0x20000007
 8000af4:	20000004 	.word	0x20000004
 8000af8:	20000009 	.word	0x20000009
 8000afc:	2000003a 	.word	0x2000003a
 8000b00:	20000006 	.word	0x20000006
 8000b04:	20000008 	.word	0x20000008
 8000b08:	20000005 	.word	0x20000005
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	20000044 	.word	0x20000044
 8000b14:	2000000a 	.word	0x2000000a
 8000b18:	2000000c 	.word	0x2000000c
 8000b1c:	2000003b 	.word	0x2000003b
 8000b20:	2000000b 	.word	0x2000000b

08000b24 <fsm_normal_state>:

void fsm_normal_state(void) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    if (system_state == AUTO_STATE) {
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <fsm_normal_state+0x38>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d113      	bne.n	8000b58 <fsm_normal_state+0x34>
		if (is_button_pressed(&btn[0])) {
 8000b30:	480b      	ldr	r0, [pc, #44]	; (8000b60 <fsm_normal_state+0x3c>)
 8000b32:	f7ff fc33 	bl	800039c <is_button_pressed>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d00d      	beq.n	8000b58 <fsm_normal_state+0x34>
			system_state = FIX_RED_STATE;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <fsm_normal_state+0x38>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
			index_led    = 0;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <fsm_normal_state+0x40>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
			updateClockBuffer(system_state, Pre_Red_Counter);
 8000b48:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <fsm_normal_state+0x38>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	4a06      	ldr	r2, [pc, #24]	; (8000b68 <fsm_normal_state+0x44>)
 8000b4e:	7812      	ldrb	r2, [r2, #0]
 8000b50:	4611      	mov	r1, r2
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 f80a 	bl	8000b6c <updateClockBuffer>
		}
    }
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000038 	.word	0x20000038
 8000b60:	2000006c 	.word	0x2000006c
 8000b64:	2000003c 	.word	0x2000003c
 8000b68:	20000001 	.word	0x20000001

08000b6c <updateClockBuffer>:
#include "led_display.h"

int counter = 0;
int led_buffer[MAXLED];

void updateClockBuffer(uint8_t left, uint8_t right) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	460a      	mov	r2, r1
 8000b76:	71fb      	strb	r3, [r7, #7]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	71bb      	strb	r3, [r7, #6]
    led_buffer[0] = left / 10;
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	4a19      	ldr	r2, [pc, #100]	; (8000be4 <updateClockBuffer+0x78>)
 8000b80:	fba2 2303 	umull	r2, r3, r2, r3
 8000b84:	08db      	lsrs	r3, r3, #3
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <updateClockBuffer+0x7c>)
 8000b8c:	601a      	str	r2, [r3, #0]
    led_buffer[1] = left % 10;
 8000b8e:	79fa      	ldrb	r2, [r7, #7]
 8000b90:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <updateClockBuffer+0x78>)
 8000b92:	fba3 1302 	umull	r1, r3, r3, r2
 8000b96:	08d9      	lsrs	r1, r3, #3
 8000b98:	460b      	mov	r3, r1
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	440b      	add	r3, r1
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <updateClockBuffer+0x7c>)
 8000ba8:	605a      	str	r2, [r3, #4]
    led_buffer[2] = right / 10;
 8000baa:	79bb      	ldrb	r3, [r7, #6]
 8000bac:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <updateClockBuffer+0x78>)
 8000bae:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb2:	08db      	lsrs	r3, r3, #3
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <updateClockBuffer+0x7c>)
 8000bba:	609a      	str	r2, [r3, #8]
    led_buffer[3] = right % 10;
 8000bbc:	79ba      	ldrb	r2, [r7, #6]
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <updateClockBuffer+0x78>)
 8000bc0:	fba3 1302 	umull	r1, r3, r3, r2
 8000bc4:	08d9      	lsrs	r1, r3, #3
 8000bc6:	460b      	mov	r3, r1
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	440b      	add	r3, r1
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <updateClockBuffer+0x7c>)
 8000bd6:	60da      	str	r2, [r3, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	cccccccd 	.word	0xcccccccd
 8000be8:	200000a8 	.word	0x200000a8

08000bec <display7SEG>:

void display7SEG(uint8_t counter) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	71fb      	strb	r3, [r7, #7]
    if (counter != 1 && counter != 4) {
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d008      	beq.n	8000c0e <display7SEG+0x22>
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d005      	beq.n	8000c0e <display7SEG+0x22>
        HAL_GPIO_WritePin(LEDPORT, SEG0_PIN, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2120      	movs	r1, #32
 8000c06:	4845      	ldr	r0, [pc, #276]	; (8000d1c <display7SEG+0x130>)
 8000c08:	f001 f927 	bl	8001e5a <HAL_GPIO_WritePin>
 8000c0c:	e004      	b.n	8000c18 <display7SEG+0x2c>
    } else HAL_GPIO_WritePin(LEDPORT, SEG0_PIN, GPIO_PIN_SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2120      	movs	r1, #32
 8000c12:	4842      	ldr	r0, [pc, #264]	; (8000d1c <display7SEG+0x130>)
 8000c14:	f001 f921 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter != 5 && counter != 6) {
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	2b05      	cmp	r3, #5
 8000c1c:	d008      	beq.n	8000c30 <display7SEG+0x44>
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b06      	cmp	r3, #6
 8000c22:	d005      	beq.n	8000c30 <display7SEG+0x44>
        HAL_GPIO_WritePin(LEDPORT, SEG1_PIN, GPIO_PIN_RESET);
 8000c24:	2200      	movs	r2, #0
 8000c26:	2140      	movs	r1, #64	; 0x40
 8000c28:	483c      	ldr	r0, [pc, #240]	; (8000d1c <display7SEG+0x130>)
 8000c2a:	f001 f916 	bl	8001e5a <HAL_GPIO_WritePin>
 8000c2e:	e004      	b.n	8000c3a <display7SEG+0x4e>
    } else HAL_GPIO_WritePin(LEDPORT, SEG1_PIN, GPIO_PIN_SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2140      	movs	r1, #64	; 0x40
 8000c34:	4839      	ldr	r0, [pc, #228]	; (8000d1c <display7SEG+0x130>)
 8000c36:	f001 f910 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter != 2) {
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d005      	beq.n	8000c4c <display7SEG+0x60>
        HAL_GPIO_WritePin(LEDPORT, SEG2_PIN, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	2180      	movs	r1, #128	; 0x80
 8000c44:	4835      	ldr	r0, [pc, #212]	; (8000d1c <display7SEG+0x130>)
 8000c46:	f001 f908 	bl	8001e5a <HAL_GPIO_WritePin>
 8000c4a:	e004      	b.n	8000c56 <display7SEG+0x6a>
    } else HAL_GPIO_WritePin(LEDPORT, SEG2_PIN, GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2180      	movs	r1, #128	; 0x80
 8000c50:	4832      	ldr	r0, [pc, #200]	; (8000d1c <display7SEG+0x130>)
 8000c52:	f001 f902 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter != 1 && counter != 4 && counter != 7) {
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d00c      	beq.n	8000c76 <display7SEG+0x8a>
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b04      	cmp	r3, #4
 8000c60:	d009      	beq.n	8000c76 <display7SEG+0x8a>
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	2b07      	cmp	r3, #7
 8000c66:	d006      	beq.n	8000c76 <display7SEG+0x8a>
        HAL_GPIO_WritePin(LEDPORT, SEG3_PIN, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c6e:	482b      	ldr	r0, [pc, #172]	; (8000d1c <display7SEG+0x130>)
 8000c70:	f001 f8f3 	bl	8001e5a <HAL_GPIO_WritePin>
 8000c74:	e005      	b.n	8000c82 <display7SEG+0x96>
    } else HAL_GPIO_WritePin(LEDPORT, SEG3_PIN, GPIO_PIN_SET);
 8000c76:	2201      	movs	r2, #1
 8000c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c7c:	4827      	ldr	r0, [pc, #156]	; (8000d1c <display7SEG+0x130>)
 8000c7e:	f001 f8ec 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter == 0 || counter == 2 || counter == 6 || counter == 8) {
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d008      	beq.n	8000c9a <display7SEG+0xae>
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d005      	beq.n	8000c9a <display7SEG+0xae>
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	2b06      	cmp	r3, #6
 8000c92:	d002      	beq.n	8000c9a <display7SEG+0xae>
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2b08      	cmp	r3, #8
 8000c98:	d106      	bne.n	8000ca8 <display7SEG+0xbc>
        HAL_GPIO_WritePin(LEDPORT, SEG4_PIN, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ca0:	481e      	ldr	r0, [pc, #120]	; (8000d1c <display7SEG+0x130>)
 8000ca2:	f001 f8da 	bl	8001e5a <HAL_GPIO_WritePin>
 8000ca6:	e005      	b.n	8000cb4 <display7SEG+0xc8>
    } else HAL_GPIO_WritePin(LEDPORT, SEG4_PIN, GPIO_PIN_SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cae:	481b      	ldr	r0, [pc, #108]	; (8000d1c <display7SEG+0x130>)
 8000cb0:	f001 f8d3 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter != 1 && counter != 2 && counter != 3 && counter != 7) {
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d00f      	beq.n	8000cda <display7SEG+0xee>
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	2b02      	cmp	r3, #2
 8000cbe:	d00c      	beq.n	8000cda <display7SEG+0xee>
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d009      	beq.n	8000cda <display7SEG+0xee>
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	d006      	beq.n	8000cda <display7SEG+0xee>
        HAL_GPIO_WritePin(LEDPORT, SEG5_PIN, GPIO_PIN_RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd2:	4812      	ldr	r0, [pc, #72]	; (8000d1c <display7SEG+0x130>)
 8000cd4:	f001 f8c1 	bl	8001e5a <HAL_GPIO_WritePin>
 8000cd8:	e005      	b.n	8000ce6 <display7SEG+0xfa>
    } else HAL_GPIO_WritePin(LEDPORT, SEG5_PIN, GPIO_PIN_SET);
 8000cda:	2201      	movs	r2, #1
 8000cdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ce0:	480e      	ldr	r0, [pc, #56]	; (8000d1c <display7SEG+0x130>)
 8000ce2:	f001 f8ba 	bl	8001e5a <HAL_GPIO_WritePin>

    if (counter != 0 && counter != 1 && counter != 7) {
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d00c      	beq.n	8000d06 <display7SEG+0x11a>
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d009      	beq.n	8000d06 <display7SEG+0x11a>
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b07      	cmp	r3, #7
 8000cf6:	d006      	beq.n	8000d06 <display7SEG+0x11a>
        HAL_GPIO_WritePin(LEDPORT, SEG6_PIN, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cfe:	4807      	ldr	r0, [pc, #28]	; (8000d1c <display7SEG+0x130>)
 8000d00:	f001 f8ab 	bl	8001e5a <HAL_GPIO_WritePin>
 8000d04:	e006      	b.n	8000d14 <display7SEG+0x128>
    } else HAL_GPIO_WritePin(LEDPORT, SEG6_PIN, GPIO_PIN_SET);
 8000d06:	2201      	movs	r2, #1
 8000d08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <display7SEG+0x130>)
 8000d0e:	f001 f8a4 	bl	8001e5a <HAL_GPIO_WritePin>
}
 8000d12:	bf00      	nop
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40010c00 	.word	0x40010c00

08000d20 <update7SEG>:

void update7SEG(int index) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b03      	cmp	r3, #3
 8000d2c:	d87a      	bhi.n	8000e24 <update7SEG+0x104>
 8000d2e:	a201      	add	r2, pc, #4	; (adr r2, 8000d34 <update7SEG+0x14>)
 8000d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d34:	08000d45 	.word	0x08000d45
 8000d38:	08000d7d 	.word	0x08000d7d
 8000d3c:	08000db5 	.word	0x08000db5
 8000d40:	08000ded 	.word	0x08000ded
    switch (index) {
    case 0:
        display7SEG(led_buffer[0]);
 8000d44:	4b3a      	ldr	r3, [pc, #232]	; (8000e30 <update7SEG+0x110>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff ff4e 	bl	8000bec <display7SEG>
        HAL_GPIO_WritePin(ENALEDPORT, EN0_PIN, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2120      	movs	r1, #32
 8000d54:	4837      	ldr	r0, [pc, #220]	; (8000e34 <update7SEG+0x114>)
 8000d56:	f001 f880 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN1_PIN, GPIO_PIN_SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2140      	movs	r1, #64	; 0x40
 8000d5e:	4835      	ldr	r0, [pc, #212]	; (8000e34 <update7SEG+0x114>)
 8000d60:	f001 f87b 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN2_PIN, GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	2180      	movs	r1, #128	; 0x80
 8000d68:	4832      	ldr	r0, [pc, #200]	; (8000e34 <update7SEG+0x114>)
 8000d6a:	f001 f876 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN3_PIN, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d74:	482f      	ldr	r0, [pc, #188]	; (8000e34 <update7SEG+0x114>)
 8000d76:	f001 f870 	bl	8001e5a <HAL_GPIO_WritePin>
        break;
 8000d7a:	e054      	b.n	8000e26 <update7SEG+0x106>
    case 1:
        display7SEG(led_buffer[1]);
 8000d7c:	4b2c      	ldr	r3, [pc, #176]	; (8000e30 <update7SEG+0x110>)
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff ff32 	bl	8000bec <display7SEG>
        HAL_GPIO_WritePin(ENALEDPORT, EN0_PIN, GPIO_PIN_SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2120      	movs	r1, #32
 8000d8c:	4829      	ldr	r0, [pc, #164]	; (8000e34 <update7SEG+0x114>)
 8000d8e:	f001 f864 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN1_PIN, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2140      	movs	r1, #64	; 0x40
 8000d96:	4827      	ldr	r0, [pc, #156]	; (8000e34 <update7SEG+0x114>)
 8000d98:	f001 f85f 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN2_PIN, GPIO_PIN_SET);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	4824      	ldr	r0, [pc, #144]	; (8000e34 <update7SEG+0x114>)
 8000da2:	f001 f85a 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN3_PIN, GPIO_PIN_SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dac:	4821      	ldr	r0, [pc, #132]	; (8000e34 <update7SEG+0x114>)
 8000dae:	f001 f854 	bl	8001e5a <HAL_GPIO_WritePin>
        break;
 8000db2:	e038      	b.n	8000e26 <update7SEG+0x106>
    case 2:
        display7SEG(led_buffer[2]);
 8000db4:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <update7SEG+0x110>)
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ff16 	bl	8000bec <display7SEG>
        HAL_GPIO_WritePin(ENALEDPORT, EN0_PIN, GPIO_PIN_SET);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	2120      	movs	r1, #32
 8000dc4:	481b      	ldr	r0, [pc, #108]	; (8000e34 <update7SEG+0x114>)
 8000dc6:	f001 f848 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN1_PIN, GPIO_PIN_SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2140      	movs	r1, #64	; 0x40
 8000dce:	4819      	ldr	r0, [pc, #100]	; (8000e34 <update7SEG+0x114>)
 8000dd0:	f001 f843 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN2_PIN, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2180      	movs	r1, #128	; 0x80
 8000dd8:	4816      	ldr	r0, [pc, #88]	; (8000e34 <update7SEG+0x114>)
 8000dda:	f001 f83e 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN3_PIN, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de4:	4813      	ldr	r0, [pc, #76]	; (8000e34 <update7SEG+0x114>)
 8000de6:	f001 f838 	bl	8001e5a <HAL_GPIO_WritePin>
        break;
 8000dea:	e01c      	b.n	8000e26 <update7SEG+0x106>
    case 3:
        display7SEG(led_buffer[3]);
 8000dec:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <update7SEG+0x110>)
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fefa 	bl	8000bec <display7SEG>
        HAL_GPIO_WritePin(ENALEDPORT, EN0_PIN, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2120      	movs	r1, #32
 8000dfc:	480d      	ldr	r0, [pc, #52]	; (8000e34 <update7SEG+0x114>)
 8000dfe:	f001 f82c 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN1_PIN, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2140      	movs	r1, #64	; 0x40
 8000e06:	480b      	ldr	r0, [pc, #44]	; (8000e34 <update7SEG+0x114>)
 8000e08:	f001 f827 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN2_PIN, GPIO_PIN_SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2180      	movs	r1, #128	; 0x80
 8000e10:	4808      	ldr	r0, [pc, #32]	; (8000e34 <update7SEG+0x114>)
 8000e12:	f001 f822 	bl	8001e5a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ENALEDPORT, EN3_PIN, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1c:	4805      	ldr	r0, [pc, #20]	; (8000e34 <update7SEG+0x114>)
 8000e1e:	f001 f81c 	bl	8001e5a <HAL_GPIO_WritePin>
        break;
 8000e22:	e000      	b.n	8000e26 <update7SEG+0x106>
    default:
        break;
 8000e24:	bf00      	nop
    }
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200000a8 	.word	0x200000a8
 8000e34:	40010800 	.word	0x40010800

08000e38 <Scan_Led>:

void Scan_Led(void) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
    if (index_led >= 4) index_led = 0;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <Scan_Led+0x28>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	dd02      	ble.n	8000e4a <Scan_Led+0x12>
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <Scan_Led+0x28>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
    update7SEG(index_led++);
 8000e4a:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <Scan_Led+0x28>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	1c5a      	adds	r2, r3, #1
 8000e50:	4903      	ldr	r1, [pc, #12]	; (8000e60 <Scan_Led+0x28>)
 8000e52:	600a      	str	r2, [r1, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff63 	bl	8000d20 <update7SEG>
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	2000003c 	.word	0x2000003c

08000e64 <RGB_TrafficLight_Init>:
 */

#include "light_display.h"

void RGB_TrafficLight_Init(RGB_TrafficLight_t* RGB_tl, uint16_t RED_Pin, uint16_t YELLOW_Pin, uint16_t GREEN_Pin,
	GPIO_TypeDef * RED_Port, GPIO_TypeDef * YELLOW_Port, GPIO_TypeDef * GREEN_Port){
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	4608      	mov	r0, r1
 8000e6e:	4611      	mov	r1, r2
 8000e70:	461a      	mov	r2, r3
 8000e72:	4603      	mov	r3, r0
 8000e74:	817b      	strh	r3, [r7, #10]
 8000e76:	460b      	mov	r3, r1
 8000e78:	813b      	strh	r3, [r7, #8]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	80fb      	strh	r3, [r7, #6]
	RGB_tl->RED_Pin = RED_Pin;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	897a      	ldrh	r2, [r7, #10]
 8000e82:	801a      	strh	r2, [r3, #0]
	RGB_tl->YELLOW_Pin = YELLOW_Pin;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	893a      	ldrh	r2, [r7, #8]
 8000e88:	805a      	strh	r2, [r3, #2]
	RGB_tl->GREEN_Pin = GREEN_Pin;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	88fa      	ldrh	r2, [r7, #6]
 8000e8e:	809a      	strh	r2, [r3, #4]

	RGB_tl->RED_Port = RED_Port;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	609a      	str	r2, [r3, #8]
	RGB_tl->YELLOW_Port = YELLOW_Port;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	69fa      	ldr	r2, [r7, #28]
 8000e9a:	60da      	str	r2, [r3, #12]
	RGB_tl->GREEN_Port = GREEN_Port;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	6a3a      	ldr	r2, [r7, #32]
 8000ea0:	611a      	str	r2, [r3, #16]
}
 8000ea2:	bf00      	nop
 8000ea4:	3714      	adds	r7, #20
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <RGB_TrafficLight_TurnOn>:

void RGB_TrafficLight_TurnOn(RGB_TrafficLight_t RGB_tl, uint8_t State){
 8000eac:	b084      	sub	sp, #16
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	f107 0c08 	add.w	ip, r7, #8
 8000eb6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(State == RED_STATE){
 8000eba:	7f3b      	ldrb	r3, [r7, #28]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d112      	bne.n	8000ee6 <RGB_TrafficLight_TurnOn+0x3a>
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 0);
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	8939      	ldrh	r1, [r7, #8]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 ffc7 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	8979      	ldrh	r1, [r7, #10]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 ffc1 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 1);
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	89b9      	ldrh	r1, [r7, #12]
 8000edc:	2201      	movs	r2, #1
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 ffbb 	bl	8001e5a <HAL_GPIO_WritePin>
	else {
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 0);
	}
}
 8000ee4:	e027      	b.n	8000f36 <RGB_TrafficLight_TurnOn+0x8a>
	else if(State == YELLOW_STATE){
 8000ee6:	7f3b      	ldrb	r3, [r7, #28]
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d112      	bne.n	8000f12 <RGB_TrafficLight_TurnOn+0x66>
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	8939      	ldrh	r1, [r7, #8]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 ffb1 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 0);
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	8979      	ldrh	r1, [r7, #10]
 8000efc:	2200      	movs	r2, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 ffab 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 1);
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	89b9      	ldrh	r1, [r7, #12]
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 ffa5 	bl	8001e5a <HAL_GPIO_WritePin>
}
 8000f10:	e011      	b.n	8000f36 <RGB_TrafficLight_TurnOn+0x8a>
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	8939      	ldrh	r1, [r7, #8]
 8000f16:	2201      	movs	r2, #1
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f000 ff9e 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	8979      	ldrh	r1, [r7, #10]
 8000f22:	2201      	movs	r2, #1
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 ff98 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 0);
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	89b9      	ldrh	r1, [r7, #12]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f000 ff92 	bl	8001e5a <HAL_GPIO_WritePin>
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f3e:	b004      	add	sp, #16
 8000f40:	4770      	bx	lr

08000f42 <RGB_TrafficLight_Blink>:

void RGB_TrafficLight_Blink(RGB_TrafficLight_t RGB_tl, uint8_t State){
 8000f42:	b084      	sub	sp, #16
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	f107 0c08 	add.w	ip, r7, #8
 8000f4c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(State == RED_STATE){
 8000f50:	7f3b      	ldrb	r3, [r7, #28]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d112      	bne.n	8000f7c <RGB_TrafficLight_Blink+0x3a>
		HAL_GPIO_TogglePin(RGB_tl.RED_Port, RGB_tl.RED_Pin);
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	893a      	ldrh	r2, [r7, #8]
 8000f5a:	4611      	mov	r1, r2
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 ff94 	bl	8001e8a <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	8979      	ldrh	r1, [r7, #10]
 8000f66:	2201      	movs	r2, #1
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f000 ff76 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 1);
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	89b9      	ldrh	r1, [r7, #12]
 8000f72:	2201      	movs	r2, #1
 8000f74:	4618      	mov	r0, r3
 8000f76:	f000 ff70 	bl	8001e5a <HAL_GPIO_WritePin>
	else {
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
		HAL_GPIO_TogglePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin);
	}
}
 8000f7a:	e027      	b.n	8000fcc <RGB_TrafficLight_Blink+0x8a>
	else if(State == YELLOW_STATE){
 8000f7c:	7f3b      	ldrb	r3, [r7, #28]
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d112      	bne.n	8000fa8 <RGB_TrafficLight_Blink+0x66>
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	8939      	ldrh	r1, [r7, #8]
 8000f86:	2201      	movs	r2, #1
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f000 ff66 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin);
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	897a      	ldrh	r2, [r7, #10]
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 ff78 	bl	8001e8a <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin, 1);
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	89b9      	ldrh	r1, [r7, #12]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 ff5a 	bl	8001e5a <HAL_GPIO_WritePin>
}
 8000fa6:	e011      	b.n	8000fcc <RGB_TrafficLight_Blink+0x8a>
		HAL_GPIO_WritePin(RGB_tl.RED_Port, RGB_tl.RED_Pin, 1);
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	8939      	ldrh	r1, [r7, #8]
 8000fac:	2201      	movs	r2, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 ff53 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RGB_tl.YELLOW_Port, RGB_tl.YELLOW_Pin, 1);
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	8979      	ldrh	r1, [r7, #10]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 ff4d 	bl	8001e5a <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(RGB_tl.GREEN_Port, RGB_tl.GREEN_Pin);
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	89ba      	ldrh	r2, [r7, #12]
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 ff5f 	bl	8001e8a <HAL_GPIO_TogglePin>
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fd4:	b004      	add	sp, #16
 8000fd6:	4770      	bx	lr

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fde:	f000 fc3b 	bl	8001858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe2:	f000 f88b 	bl	80010fc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe6:	f000 f911 	bl	800120c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fea:	f000 f8c3 	bl	8001174 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fee:	4831      	ldr	r0, [pc, #196]	; (80010b4 <main+0xdc>)
 8000ff0:	f001 fb90 	bl	8002714 <HAL_TIM_Base_Start_IT>
//  SCH_Init();

  //************************ RGB LEDs Init ********************************//
    RGB_TrafficLight_Init(&RGB_tl1, LED_RED1_Pin, LED_YELLOW1_Pin, LED_GREEN1_Pin,
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <main+0xe0>)
 8000ff6:	9302      	str	r3, [sp, #8]
 8000ff8:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <main+0xe0>)
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <main+0xe0>)
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2310      	movs	r3, #16
 8001002:	2208      	movs	r2, #8
 8001004:	2104      	movs	r1, #4
 8001006:	482d      	ldr	r0, [pc, #180]	; (80010bc <main+0xe4>)
 8001008:	f7ff ff2c 	bl	8000e64 <RGB_TrafficLight_Init>
    	LED_RED1_GPIO_Port, LED_YELLOW1_GPIO_Port, LED_GREEN1_GPIO_Port);
    RGB_TrafficLight_Init(&RGB_tl2, LED_RED2_Pin, LED_YELLOW2_Pin, LED_GREEN2_Pin,
 800100c:	4b2c      	ldr	r3, [pc, #176]	; (80010c0 <main+0xe8>)
 800100e:	9302      	str	r3, [sp, #8]
 8001010:	4b2b      	ldr	r3, [pc, #172]	; (80010c0 <main+0xe8>)
 8001012:	9301      	str	r3, [sp, #4]
 8001014:	4b2a      	ldr	r3, [pc, #168]	; (80010c0 <main+0xe8>)
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800101c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001024:	4827      	ldr	r0, [pc, #156]	; (80010c4 <main+0xec>)
 8001026:	f7ff ff1d 	bl	8000e64 <RGB_TrafficLight_Init>
    		LED_RED2_GPIO_Port, LED_YELLOW2_GPIO_Port, LED_GREEN2_GPIO_Port);

    //************************ Button Init ********************************//
    Button_Init(&btn[0], Button1_Pin, Button1_GPIO_Port);
 800102a:	4a25      	ldr	r2, [pc, #148]	; (80010c0 <main+0xe8>)
 800102c:	2101      	movs	r1, #1
 800102e:	4826      	ldr	r0, [pc, #152]	; (80010c8 <main+0xf0>)
 8001030:	f7ff f88c 	bl	800014c <Button_Init>
    Button_Init(&btn[1], Button2_Pin, Button2_GPIO_Port);
 8001034:	4a22      	ldr	r2, [pc, #136]	; (80010c0 <main+0xe8>)
 8001036:	2102      	movs	r1, #2
 8001038:	4824      	ldr	r0, [pc, #144]	; (80010cc <main+0xf4>)
 800103a:	f7ff f887 	bl	800014c <Button_Init>
    Button_Init(&btn[2], Button3_Pin, Button3_GPIO_Port);
 800103e:	4a20      	ldr	r2, [pc, #128]	; (80010c0 <main+0xe8>)
 8001040:	2104      	movs	r1, #4
 8001042:	4823      	ldr	r0, [pc, #140]	; (80010d0 <main+0xf8>)
 8001044:	f7ff f882 	bl	800014c <Button_Init>

    //************************ Add tasks ********************************//
    SCH_Add_Task(&fsm_processing_trafficlight, 0, 100);
 8001048:	2264      	movs	r2, #100	; 0x64
 800104a:	2100      	movs	r1, #0
 800104c:	4821      	ldr	r0, [pc, #132]	; (80010d4 <main+0xfc>)
 800104e:	f000 f987 	bl	8001360 <SCH_Add_Task>
    SCH_Add_Task(&fsm_processing_red_trafficlight, 0, 30);
 8001052:	221e      	movs	r2, #30
 8001054:	2100      	movs	r1, #0
 8001056:	4820      	ldr	r0, [pc, #128]	; (80010d8 <main+0x100>)
 8001058:	f000 f982 	bl	8001360 <SCH_Add_Task>
    SCH_Add_Task(&fsm_processing_green_trafficlight, 0, 30);
 800105c:	221e      	movs	r2, #30
 800105e:	2100      	movs	r1, #0
 8001060:	481e      	ldr	r0, [pc, #120]	; (80010dc <main+0x104>)
 8001062:	f000 f97d 	bl	8001360 <SCH_Add_Task>
    SCH_Add_Task(&fsm_processing_yellow_trafficlight, 0, 30);
 8001066:	221e      	movs	r2, #30
 8001068:	2100      	movs	r1, #0
 800106a:	481d      	ldr	r0, [pc, #116]	; (80010e0 <main+0x108>)
 800106c:	f000 f978 	bl	8001360 <SCH_Add_Task>

    SCH_Add_Task(&fsm_normal_state, 0, 1);
 8001070:	2201      	movs	r2, #1
 8001072:	2100      	movs	r1, #0
 8001074:	481b      	ldr	r0, [pc, #108]	; (80010e4 <main+0x10c>)
 8001076:	f000 f973 	bl	8001360 <SCH_Add_Task>
	SCH_Add_Task(&fsm_fixedred_state, 0, 1);
 800107a:	2201      	movs	r2, #1
 800107c:	2100      	movs	r1, #0
 800107e:	481a      	ldr	r0, [pc, #104]	; (80010e8 <main+0x110>)
 8001080:	f000 f96e 	bl	8001360 <SCH_Add_Task>
	SCH_Add_Task(&fsm_fixedyellow_state, 0, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	2100      	movs	r1, #0
 8001088:	4818      	ldr	r0, [pc, #96]	; (80010ec <main+0x114>)
 800108a:	f000 f969 	bl	8001360 <SCH_Add_Task>
	SCH_Add_Task(&fsm_fixedgreen_state, 0, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2100      	movs	r1, #0
 8001092:	4817      	ldr	r0, [pc, #92]	; (80010f0 <main+0x118>)
 8001094:	f000 f964 	bl	8001360 <SCH_Add_Task>

	SCH_Add_Task(&Scan_Led, 0, 25);
 8001098:	2219      	movs	r2, #25
 800109a:	2100      	movs	r1, #0
 800109c:	4815      	ldr	r0, [pc, #84]	; (80010f4 <main+0x11c>)
 800109e:	f000 f95f 	bl	8001360 <SCH_Add_Task>
	SCH_Add_Task(&button_reading, 0, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2100      	movs	r1, #0
 80010a6:	4814      	ldr	r0, [pc, #80]	; (80010f8 <main+0x120>)
 80010a8:	f000 f95a 	bl	8001360 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 80010ac:	f000 fa16 	bl	80014dc <SCH_Dispatch_Tasks>
 80010b0:	e7fc      	b.n	80010ac <main+0xd4>
 80010b2:	bf00      	nop
 80010b4:	200000b8 	.word	0x200000b8
 80010b8:	40010800 	.word	0x40010800
 80010bc:	20000058 	.word	0x20000058
 80010c0:	40010c00 	.word	0x40010c00
 80010c4:	20000044 	.word	0x20000044
 80010c8:	2000006c 	.word	0x2000006c
 80010cc:	20000080 	.word	0x20000080
 80010d0:	20000094 	.word	0x20000094
 80010d4:	08000871 	.word	0x08000871
 80010d8:	080005f9 	.word	0x080005f9
 80010dc:	080003e9 	.word	0x080003e9
 80010e0:	08000735 	.word	0x08000735
 80010e4:	08000b25 	.word	0x08000b25
 80010e8:	08000639 	.word	0x08000639
 80010ec:	08000775 	.word	0x08000775
 80010f0:	08000429 	.word	0x08000429
 80010f4:	08000e39 	.word	0x08000e39
 80010f8:	0800019d 	.word	0x0800019d

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b090      	sub	sp, #64	; 0x40
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2228      	movs	r2, #40	; 0x28
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f001 feb2 	bl	8002e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001122:	2301      	movs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001126:	2310      	movs	r3, #16
 8001128:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800112a:	2300      	movs	r3, #0
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112e:	f107 0318 	add.w	r3, r7, #24
 8001132:	4618      	mov	r0, r3
 8001134:	f000 fec2 	bl	8001ebc <HAL_RCC_OscConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800113e:	f000 f8ee 	bl	800131e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001142:	230f      	movs	r3, #15
 8001144:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001146:	2300      	movs	r3, #0
 8001148:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001152:	2300      	movs	r3, #0
 8001154:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f001 f92e 	bl	80023bc <HAL_RCC_ClockConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001166:	f000 f8da 	bl	800131e <Error_Handler>
  }
}
 800116a:	bf00      	nop
 800116c:	3740      	adds	r7, #64	; 0x40
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001188:	463b      	mov	r3, r7
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001190:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <MX_TIM2_Init+0x94>)
 8001192:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001196:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001198:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <MX_TIM2_Init+0x94>)
 800119a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800119e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <MX_TIM2_Init+0x94>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <MX_TIM2_Init+0x94>)
 80011a8:	2209      	movs	r2, #9
 80011aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <MX_TIM2_Init+0x94>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <MX_TIM2_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011b8:	4813      	ldr	r0, [pc, #76]	; (8001208 <MX_TIM2_Init+0x94>)
 80011ba:	f001 fa5b 	bl	8002674 <HAL_TIM_Base_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011c4:	f000 f8ab 	bl	800131e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ce:	f107 0308 	add.w	r3, r7, #8
 80011d2:	4619      	mov	r1, r3
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <MX_TIM2_Init+0x94>)
 80011d6:	f001 fbd9 	bl	800298c <HAL_TIM_ConfigClockSource>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011e0:	f000 f89d 	bl	800131e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_TIM2_Init+0x94>)
 80011f2:	f001 fdb1 	bl	8002d58 <HAL_TIMEx_MasterConfigSynchronization>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011fc:	f000 f88f 	bl	800131e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000b8 	.word	0x200000b8

0800120c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b088      	sub	sp, #32
 8001210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001220:	4b34      	ldr	r3, [pc, #208]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a33      	ldr	r2, [pc, #204]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001226:	f043 0310 	orr.w	r3, r3, #16
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b31      	ldr	r3, [pc, #196]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0310 	and.w	r3, r3, #16
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001238:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a2d      	ldr	r2, [pc, #180]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800123e:	f043 0320 	orr.w	r3, r3, #32
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b2b      	ldr	r3, [pc, #172]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0320 	and.w	r3, r3, #32
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001250:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	4a27      	ldr	r2, [pc, #156]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001256:	f043 0304 	orr.w	r3, r3, #4
 800125a:	6193      	str	r3, [r2, #24]
 800125c:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001268:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <MX_GPIO_Init+0xe8>)
 800126e:	f043 0308 	orr.w	r3, r3, #8
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <MX_GPIO_Init+0xe8>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|EN0_Pin
 8001280:	2200      	movs	r2, #0
 8001282:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 8001286:	481c      	ldr	r0, [pc, #112]	; (80012f8 <MX_GPIO_Init+0xec>)
 8001288:	f000 fde7 	bl	8001e5a <HAL_GPIO_WritePin>
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG5_Pin|SEG6_Pin|LED_RED2_Pin|LED_YELLOW2_Pin
 800128c:	2200      	movs	r2, #0
 800128e:	f647 71e0 	movw	r1, #32736	; 0x7fe0
 8001292:	481a      	ldr	r0, [pc, #104]	; (80012fc <MX_GPIO_Init+0xf0>)
 8001294:	f000 fde1 	bl	8001e5a <HAL_GPIO_WritePin>
                          |LED_GREEN2_Pin|SEG0_Pin|SEG1_Pin|SEG2_Pin
                          |SEG3_Pin|SEG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|EN0_Pin
 8001298:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 800129c:	613b      	str	r3, [r7, #16]
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0310 	add.w	r3, r7, #16
 80012ae:	4619      	mov	r1, r3
 80012b0:	4811      	ldr	r0, [pc, #68]	; (80012f8 <MX_GPIO_Init+0xec>)
 80012b2:	f000 fc41 	bl	8001b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 80012b6:	2307      	movs	r3, #7
 80012b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012be:	2301      	movs	r3, #1
 80012c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 0310 	add.w	r3, r7, #16
 80012c6:	4619      	mov	r1, r3
 80012c8:	480c      	ldr	r0, [pc, #48]	; (80012fc <MX_GPIO_Init+0xf0>)
 80012ca:	f000 fc35 	bl	8001b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG5_Pin SEG6_Pin LED_RED2_Pin LED_YELLOW2_Pin
                           LED_GREEN2_Pin SEG0_Pin SEG1_Pin SEG2_Pin
                           SEG3_Pin SEG4_Pin */
  GPIO_InitStruct.Pin = SEG5_Pin|SEG6_Pin|LED_RED2_Pin|LED_YELLOW2_Pin
 80012ce:	f647 73e0 	movw	r3, #32736	; 0x7fe0
 80012d2:	613b      	str	r3, [r7, #16]
                          |LED_GREEN2_Pin|SEG0_Pin|SEG1_Pin|SEG2_Pin
                          |SEG3_Pin|SEG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	2302      	movs	r3, #2
 80012de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4619      	mov	r1, r3
 80012e6:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_GPIO_Init+0xf0>)
 80012e8:	f000 fc26 	bl	8001b38 <HAL_GPIO_Init>

}
 80012ec:	bf00      	nop
 80012ee:	3720      	adds	r7, #32
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010800 	.word	0x40010800
 80012fc:	40010c00 	.word	0x40010c00

08001300 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001310:	d101      	bne.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 8001312:	f000 f809 	bl	8001328 <SCH_Update>
	}
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001322:	b672      	cpsid	i
}
 8001324:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001326:	e7fe      	b.n	8001326 <Error_Handler+0x8>

08001328 <SCH_Update>:
		SCH_tasks_G[i].RunMe = 0;
	}
}

void SCH_Update(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].pTask != 0)
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <SCH_Update+0x34>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00f      	beq.n	8001354 <SCH_Update+0x2c>
    {
        if (SCH_tasks_G[0].Delay == 0)
 8001334:	4b09      	ldr	r3, [pc, #36]	; (800135c <SCH_Update+0x34>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d106      	bne.n	800134a <SCH_Update+0x22>
        {
            SCH_tasks_G[0].RunMe += 1;
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <SCH_Update+0x34>)
 800133e:	7c1b      	ldrb	r3, [r3, #16]
 8001340:	3301      	adds	r3, #1
 8001342:	b2da      	uxtb	r2, r3
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <SCH_Update+0x34>)
 8001346:	741a      	strb	r2, [r3, #16]
        else
        {
            SCH_tasks_G[0].Delay -= 1;
        }
    }
}
 8001348:	e004      	b.n	8001354 <SCH_Update+0x2c>
            SCH_tasks_G[0].Delay -= 1;
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <SCH_Update+0x34>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	4a02      	ldr	r2, [pc, #8]	; (800135c <SCH_Update+0x34>)
 8001352:	6053      	str	r3, [r2, #4]
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr
 800135c:	20000100 	.word	0x20000100

08001360 <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (* pFunction) (), unsigned int DELAY, unsigned int PERIOD)
{
 8001360:	b4b0      	push	{r4, r5, r7}
 8001362:	b089      	sub	sp, #36	; 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
    unsigned char i = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	77fb      	strb	r3, [r7, #31]
    unsigned int accumulated = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
    num_task++;
 8001374:	4b57      	ldr	r3, [pc, #348]	; (80014d4 <SCH_Add_Task+0x174>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a56      	ldr	r2, [pc, #344]	; (80014d4 <SCH_Add_Task+0x174>)
 800137c:	6013      	str	r3, [r2, #0]

    while (i < SCH_MAX_TASKS && SCH_tasks_G[i].pTask != 0 && accumulated + SCH_tasks_G[i].Delay < DELAY)
 800137e:	e00e      	b.n	800139e <SCH_Add_Task+0x3e>
    {
        accumulated += SCH_tasks_G[i].Delay;
 8001380:	7ffa      	ldrb	r2, [r7, #31]
 8001382:	4955      	ldr	r1, [pc, #340]	; (80014d8 <SCH_Add_Task+0x178>)
 8001384:	4613      	mov	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4413      	add	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	3304      	adds	r3, #4
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4413      	add	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        i++;
 8001398:	7ffb      	ldrb	r3, [r7, #31]
 800139a:	3301      	adds	r3, #1
 800139c:	77fb      	strb	r3, [r7, #31]
    while (i < SCH_MAX_TASKS && SCH_tasks_G[i].pTask != 0 && accumulated + SCH_tasks_G[i].Delay < DELAY)
 800139e:	7ffb      	ldrb	r3, [r7, #31]
 80013a0:	2b27      	cmp	r3, #39	; 0x27
 80013a2:	d817      	bhi.n	80013d4 <SCH_Add_Task+0x74>
 80013a4:	7ffa      	ldrb	r2, [r7, #31]
 80013a6:	494c      	ldr	r1, [pc, #304]	; (80014d8 <SCH_Add_Task+0x178>)
 80013a8:	4613      	mov	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	4413      	add	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00d      	beq.n	80013d4 <SCH_Add_Task+0x74>
 80013b8:	7ffa      	ldrb	r2, [r7, #31]
 80013ba:	4947      	ldr	r1, [pc, #284]	; (80014d8 <SCH_Add_Task+0x178>)
 80013bc:	4613      	mov	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	440b      	add	r3, r1
 80013c6:	3304      	adds	r3, #4
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	4413      	add	r3, r2
 80013ce:	68ba      	ldr	r2, [r7, #8]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d8d5      	bhi.n	8001380 <SCH_Add_Task+0x20>
    }

    if (i == SCH_MAX_TASKS)
 80013d4:	7ffb      	ldrb	r3, [r7, #31]
 80013d6:	2b28      	cmp	r3, #40	; 0x28
 80013d8:	d101      	bne.n	80013de <SCH_Add_Task+0x7e>
    {
        return RETURN_ERROR;
 80013da:	2300      	movs	r3, #0
 80013dc:	e074      	b.n	80014c8 <SCH_Add_Task+0x168>
    }

    for (unsigned char j = num_task - 1; j > i; j--)
 80013de:	4b3d      	ldr	r3, [pc, #244]	; (80014d4 <SCH_Add_Task+0x174>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	3b01      	subs	r3, #1
 80013e6:	75fb      	strb	r3, [r7, #23]
 80013e8:	e017      	b.n	800141a <SCH_Add_Task+0xba>
    {
        SCH_tasks_G[j] = SCH_tasks_G[j - 1];
 80013ea:	7dfb      	ldrb	r3, [r7, #23]
 80013ec:	1e5a      	subs	r2, r3, #1
 80013ee:	7df9      	ldrb	r1, [r7, #23]
 80013f0:	4839      	ldr	r0, [pc, #228]	; (80014d8 <SCH_Add_Task+0x178>)
 80013f2:	460b      	mov	r3, r1
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	440b      	add	r3, r1
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4418      	add	r0, r3
 80013fc:	4936      	ldr	r1, [pc, #216]	; (80014d8 <SCH_Add_Task+0x178>)
 80013fe:	4613      	mov	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4413      	add	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	440b      	add	r3, r1
 8001408:	4604      	mov	r4, r0
 800140a:	461d      	mov	r5, r3
 800140c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800140e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001410:	682b      	ldr	r3, [r5, #0]
 8001412:	6023      	str	r3, [r4, #0]
    for (unsigned char j = num_task - 1; j > i; j--)
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	3b01      	subs	r3, #1
 8001418:	75fb      	strb	r3, [r7, #23]
 800141a:	7dfa      	ldrb	r2, [r7, #23]
 800141c:	7ffb      	ldrb	r3, [r7, #31]
 800141e:	429a      	cmp	r2, r3
 8001420:	d8e3      	bhi.n	80013ea <SCH_Add_Task+0x8a>
    }

    SCH_tasks_G[i].pTask = pFunction;
 8001422:	7ffa      	ldrb	r2, [r7, #31]
 8001424:	492c      	ldr	r1, [pc, #176]	; (80014d8 <SCH_Add_Task+0x178>)
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].Period = PERIOD;
 8001434:	7ffa      	ldrb	r2, [r7, #31]
 8001436:	4928      	ldr	r1, [pc, #160]	; (80014d8 <SCH_Add_Task+0x178>)
 8001438:	4613      	mov	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	440b      	add	r3, r1
 8001442:	3308      	adds	r3, #8
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].RunMe = 0;
 8001448:	7ffa      	ldrb	r2, [r7, #31]
 800144a:	4923      	ldr	r1, [pc, #140]	; (80014d8 <SCH_Add_Task+0x178>)
 800144c:	4613      	mov	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	440b      	add	r3, r1
 8001456:	3310      	adds	r3, #16
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[i].Delay = DELAY - accumulated;
 800145c:	7ffa      	ldrb	r2, [r7, #31]
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	1ac9      	subs	r1, r1, r3
 8001464:	481c      	ldr	r0, [pc, #112]	; (80014d8 <SCH_Add_Task+0x178>)
 8001466:	4613      	mov	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4403      	add	r3, r0
 8001470:	3304      	adds	r3, #4
 8001472:	6019      	str	r1, [r3, #0]

    if(SCH_tasks_G[i + 1].pTask != 0){
 8001474:	7ffb      	ldrb	r3, [r7, #31]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	4917      	ldr	r1, [pc, #92]	; (80014d8 <SCH_Add_Task+0x178>)
 800147a:	4613      	mov	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	440b      	add	r3, r1
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d01d      	beq.n	80014c6 <SCH_Add_Task+0x166>
    	SCH_tasks_G[i + 1].Delay -= SCH_tasks_G[i].Delay;
 800148a:	7ffb      	ldrb	r3, [r7, #31]
 800148c:	1c5a      	adds	r2, r3, #1
 800148e:	4912      	ldr	r1, [pc, #72]	; (80014d8 <SCH_Add_Task+0x178>)
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	3304      	adds	r3, #4
 800149c:	6819      	ldr	r1, [r3, #0]
 800149e:	7ffa      	ldrb	r2, [r7, #31]
 80014a0:	480d      	ldr	r0, [pc, #52]	; (80014d8 <SCH_Add_Task+0x178>)
 80014a2:	4613      	mov	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4403      	add	r3, r0
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	7ffa      	ldrb	r2, [r7, #31]
 80014b2:	3201      	adds	r2, #1
 80014b4:	1ac9      	subs	r1, r1, r3
 80014b6:	4808      	ldr	r0, [pc, #32]	; (80014d8 <SCH_Add_Task+0x178>)
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4403      	add	r3, r0
 80014c2:	3304      	adds	r3, #4
 80014c4:	6019      	str	r1, [r3, #0]
    }

    return i;
 80014c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3724      	adds	r7, #36	; 0x24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bcb0      	pop	{r4, r5, r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	20000040 	.word	0x20000040
 80014d8:	20000100 	.word	0x20000100

080014dc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80014dc:	b5b0      	push	{r4, r5, r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
    while (SCH_tasks_G[0].RunMe > 0)
 80014e2:	e026      	b.n	8001532 <SCH_Dispatch_Tasks+0x56>
    {
        (*SCH_tasks_G[0].pTask)();
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4798      	blx	r3
        SCH_tasks_G[0].RunMe = 0;
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	741a      	strb	r2, [r3, #16]

        sTask temp = SCH_tasks_G[0];
 80014f0:	4b14      	ldr	r3, [pc, #80]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 80014f2:	1d3c      	adds	r4, r7, #4
 80014f4:	461d      	mov	r5, r3
 80014f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014fa:	682b      	ldr	r3, [r5, #0]
 80014fc:	6023      	str	r3, [r4, #0]

        SCH_Delete_Task(0);
 80014fe:	2000      	movs	r0, #0
 8001500:	f000 f822 	bl	8001548 <SCH_Delete_Task>

        if (temp.Period != 0)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <SCH_Dispatch_Tasks+0x3a>
        {
            SCH_Add_Task(temp.pTask, temp.Period, temp.Period);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68f9      	ldr	r1, [r7, #12]
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff25 	bl	8001360 <SCH_Add_Task>
        }

        if (SCH_tasks_G[0].Delay == 0 && SCH_tasks_G[0].pTask != 0)
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d109      	bne.n	8001532 <SCH_Dispatch_Tasks+0x56>
 800151e:	4b09      	ldr	r3, [pc, #36]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <SCH_Dispatch_Tasks+0x56>
        {
            SCH_tasks_G[0].RunMe++;
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 8001528:	7c1b      	ldrb	r3, [r3, #16]
 800152a:	3301      	adds	r3, #1
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4b05      	ldr	r3, [pc, #20]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 8001530:	741a      	strb	r2, [r3, #16]
    while (SCH_tasks_G[0].RunMe > 0)
 8001532:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SCH_Dispatch_Tasks+0x68>)
 8001534:	7c1b      	ldrb	r3, [r3, #16]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1d4      	bne.n	80014e4 <SCH_Dispatch_Tasks+0x8>
        }
    }

}
 800153a:	bf00      	nop
 800153c:	bf00      	nop
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bdb0      	pop	{r4, r5, r7, pc}
 8001544:	20000100 	.word	0x20000100

08001548 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(const tByte TASK_INDEX)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
    if (SCH_tasks_G[TASK_INDEX].pTask == 0 || num_task == 0)
 8001552:	79fa      	ldrb	r2, [r7, #7]
 8001554:	4964      	ldr	r1, [pc, #400]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <SCH_Delete_Task+0x26>
 8001566:	4b61      	ldr	r3, [pc, #388]	; (80016ec <SCH_Delete_Task+0x1a4>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <SCH_Delete_Task+0x2a>
    {
        return RETURN_ERROR;
 800156e:	2300      	movs	r3, #0
 8001570:	e0b4      	b.n	80016dc <SCH_Delete_Task+0x194>
    }

    unsigned char i = TASK_INDEX;
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	73fb      	strb	r3, [r7, #15]

    if (SCH_tasks_G[i + 1].pTask != 0)
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	1c5a      	adds	r2, r3, #1
 800157a:	495b      	ldr	r1, [pc, #364]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d06c      	beq.n	8001666 <SCH_Delete_Task+0x11e>
    {
        SCH_tasks_G[i + 1].Delay += SCH_tasks_G[i].Delay;
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	1c5a      	adds	r2, r3, #1
 8001590:	4955      	ldr	r1, [pc, #340]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	440b      	add	r3, r1
 800159c:	3304      	adds	r3, #4
 800159e:	6819      	ldr	r1, [r3, #0]
 80015a0:	7bfa      	ldrb	r2, [r7, #15]
 80015a2:	4851      	ldr	r0, [pc, #324]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4403      	add	r3, r0
 80015ae:	3304      	adds	r3, #4
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	7bfa      	ldrb	r2, [r7, #15]
 80015b4:	3201      	adds	r2, #1
 80015b6:	4419      	add	r1, r3
 80015b8:	484b      	ldr	r0, [pc, #300]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4403      	add	r3, r0
 80015c4:	3304      	adds	r3, #4
 80015c6:	6019      	str	r1, [r3, #0]
    }

    for (; i < num_task - 1; i++)
 80015c8:	e04d      	b.n	8001666 <SCH_Delete_Task+0x11e>
    {
        SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	1c59      	adds	r1, r3, #1
 80015ce:	7bfa      	ldrb	r2, [r7, #15]
 80015d0:	4845      	ldr	r0, [pc, #276]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80015d2:	460b      	mov	r3, r1
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	440b      	add	r3, r1
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4403      	add	r3, r0
 80015dc:	6819      	ldr	r1, [r3, #0]
 80015de:	4842      	ldr	r0, [pc, #264]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4403      	add	r3, r0
 80015ea:	6019      	str	r1, [r3, #0]
        SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	1c59      	adds	r1, r3, #1
 80015f0:	7bfa      	ldrb	r2, [r7, #15]
 80015f2:	483d      	ldr	r0, [pc, #244]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80015f4:	460b      	mov	r3, r1
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4403      	add	r3, r0
 80015fe:	3304      	adds	r3, #4
 8001600:	6819      	ldr	r1, [r3, #0]
 8001602:	4839      	ldr	r0, [pc, #228]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001604:	4613      	mov	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4403      	add	r3, r0
 800160e:	3304      	adds	r3, #4
 8001610:	6019      	str	r1, [r3, #0]
        SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	1c59      	adds	r1, r3, #1
 8001616:	7bfa      	ldrb	r2, [r7, #15]
 8001618:	4833      	ldr	r0, [pc, #204]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 800161a:	460b      	mov	r3, r1
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	440b      	add	r3, r1
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4403      	add	r3, r0
 8001624:	3308      	adds	r3, #8
 8001626:	6819      	ldr	r1, [r3, #0]
 8001628:	482f      	ldr	r0, [pc, #188]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4403      	add	r3, r0
 8001634:	3308      	adds	r3, #8
 8001636:	6019      	str	r1, [r3, #0]
        SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	1c59      	adds	r1, r3, #1
 800163c:	7bfa      	ldrb	r2, [r7, #15]
 800163e:	482a      	ldr	r0, [pc, #168]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001640:	460b      	mov	r3, r1
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	440b      	add	r3, r1
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4403      	add	r3, r0
 800164a:	3310      	adds	r3, #16
 800164c:	7818      	ldrb	r0, [r3, #0]
 800164e:	4926      	ldr	r1, [pc, #152]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	440b      	add	r3, r1
 800165a:	3310      	adds	r3, #16
 800165c:	4602      	mov	r2, r0
 800165e:	701a      	strb	r2, [r3, #0]
    for (; i < num_task - 1; i++)
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	3301      	adds	r3, #1
 8001664:	73fb      	strb	r3, [r7, #15]
 8001666:	7bfa      	ldrb	r2, [r7, #15]
 8001668:	4b20      	ldr	r3, [pc, #128]	; (80016ec <SCH_Delete_Task+0x1a4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	3b01      	subs	r3, #1
 800166e:	429a      	cmp	r2, r3
 8001670:	d3ab      	bcc.n	80015ca <SCH_Delete_Task+0x82>
    }

    SCH_tasks_G[num_task - 1].pTask = 0;
 8001672:	4b1e      	ldr	r3, [pc, #120]	; (80016ec <SCH_Delete_Task+0x1a4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	1e5a      	subs	r2, r3, #1
 8001678:	491b      	ldr	r1, [pc, #108]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[num_task - 1].Delay = 0;
 8001688:	4b18      	ldr	r3, [pc, #96]	; (80016ec <SCH_Delete_Task+0x1a4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	1e5a      	subs	r2, r3, #1
 800168e:	4916      	ldr	r1, [pc, #88]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	3304      	adds	r3, #4
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[num_task - 1].Period = 0;
 80016a0:	4b12      	ldr	r3, [pc, #72]	; (80016ec <SCH_Delete_Task+0x1a4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	1e5a      	subs	r2, r3, #1
 80016a6:	4910      	ldr	r1, [pc, #64]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	3308      	adds	r3, #8
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[num_task - 1].RunMe = 0;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <SCH_Delete_Task+0x1a4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	490a      	ldr	r1, [pc, #40]	; (80016e8 <SCH_Delete_Task+0x1a0>)
 80016c0:	4613      	mov	r3, r2
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	440b      	add	r3, r1
 80016ca:	3310      	adds	r3, #16
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]

    num_task--;
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <SCH_Delete_Task+0x1a4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <SCH_Delete_Task+0x1a4>)
 80016d8:	6013      	str	r3, [r2, #0]

    return RETURN_NORMAL;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000100 	.word	0x20000100
 80016ec:	20000040 	.word	0x20000040

080016f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <HAL_MspInit+0x5c>)
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	4a14      	ldr	r2, [pc, #80]	; (800174c <HAL_MspInit+0x5c>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6193      	str	r3, [r2, #24]
 8001702:	4b12      	ldr	r3, [pc, #72]	; (800174c <HAL_MspInit+0x5c>)
 8001704:	699b      	ldr	r3, [r3, #24]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <HAL_MspInit+0x5c>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	4a0e      	ldr	r2, [pc, #56]	; (800174c <HAL_MspInit+0x5c>)
 8001714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001718:	61d3      	str	r3, [r2, #28]
 800171a:	4b0c      	ldr	r3, [pc, #48]	; (800174c <HAL_MspInit+0x5c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001726:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <HAL_MspInit+0x60>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	4a04      	ldr	r2, [pc, #16]	; (8001750 <HAL_MspInit+0x60>)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001742:	bf00      	nop
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	40021000 	.word	0x40021000
 8001750:	40010000 	.word	0x40010000

08001754 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001764:	d113      	bne.n	800178e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_TIM_Base_MspInit+0x44>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	201c      	movs	r0, #28
 8001784:	f000 f9a1 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001788:	201c      	movs	r0, #28
 800178a:	f000 f9ba 	bl	8001b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000

0800179c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <NMI_Handler+0x4>

080017a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a6:	e7fe      	b.n	80017a6 <HardFault_Handler+0x4>

080017a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <MemManage_Handler+0x4>

080017ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <BusFault_Handler+0x4>

080017b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <UsageFault_Handler+0x4>

080017ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e2:	f000 f87f 	bl	80018e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017f0:	4802      	ldr	r0, [pc, #8]	; (80017fc <TIM2_IRQHandler+0x10>)
 80017f2:	f000 ffdb 	bl	80027ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200000b8 	.word	0x200000b8

08001800 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr

0800180c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800180c:	f7ff fff8 	bl	8001800 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001812:	490c      	ldr	r1, [pc, #48]	; (8001844 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001814:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001818:	e002      	b.n	8001820 <LoopCopyDataInit>

0800181a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800181a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800181c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800181e:	3304      	adds	r3, #4

08001820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001824:	d3f9      	bcc.n	800181a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001826:	4a09      	ldr	r2, [pc, #36]	; (800184c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001828:	4c09      	ldr	r4, [pc, #36]	; (8001850 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800182c:	e001      	b.n	8001832 <LoopFillZerobss>

0800182e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800182e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001830:	3204      	adds	r2, #4

08001832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001834:	d3fb      	bcc.n	800182e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001836:	f001 faf9 	bl	8002e2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800183a:	f7ff fbcd 	bl	8000fd8 <main>
  bx lr
 800183e:	4770      	bx	lr
  ldr r0, =_sdata
 8001840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001844:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001848:	08002ec8 	.word	0x08002ec8
  ldr r2, =_sbss
 800184c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001850:	20000424 	.word	0x20000424

08001854 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001854:	e7fe      	b.n	8001854 <ADC1_2_IRQHandler>
	...

08001858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <HAL_Init+0x28>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a07      	ldr	r2, [pc, #28]	; (8001880 <HAL_Init+0x28>)
 8001862:	f043 0310 	orr.w	r3, r3, #16
 8001866:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001868:	2003      	movs	r0, #3
 800186a:	f000 f923 	bl	8001ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800186e:	200f      	movs	r0, #15
 8001870:	f000 f808 	bl	8001884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001874:	f7ff ff3c 	bl	80016f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40022000 	.word	0x40022000

08001884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800188c:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <HAL_InitTick+0x54>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b12      	ldr	r3, [pc, #72]	; (80018dc <HAL_InitTick+0x58>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800189a:	fbb3 f3f1 	udiv	r3, r3, r1
 800189e:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f93b 	bl	8001b1e <HAL_SYSTICK_Config>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e00e      	b.n	80018d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d80a      	bhi.n	80018ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b8:	2200      	movs	r2, #0
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295
 80018c0:	f000 f903 	bl	8001aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018c4:	4a06      	ldr	r2, [pc, #24]	; (80018e0 <HAL_InitTick+0x5c>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	e000      	b.n	80018d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000010 	.word	0x20000010
 80018dc:	20000018 	.word	0x20000018
 80018e0:	20000014 	.word	0x20000014

080018e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e8:	4b05      	ldr	r3, [pc, #20]	; (8001900 <HAL_IncTick+0x1c>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_IncTick+0x20>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4413      	add	r3, r2
 80018f4:	4a03      	ldr	r2, [pc, #12]	; (8001904 <HAL_IncTick+0x20>)
 80018f6:	6013      	str	r3, [r2, #0]
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	20000018 	.word	0x20000018
 8001904:	20000420 	.word	0x20000420

08001908 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return uwTick;
 800190c:	4b02      	ldr	r3, [pc, #8]	; (8001918 <HAL_GetTick+0x10>)
 800190e:	681b      	ldr	r3, [r3, #0]
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	20000420 	.word	0x20000420

0800191c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <__NVIC_SetPriorityGrouping+0x44>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001932:	68ba      	ldr	r2, [r7, #8]
 8001934:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001938:	4013      	ands	r3, r2
 800193a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001944:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800194c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800194e:	4a04      	ldr	r2, [pc, #16]	; (8001960 <__NVIC_SetPriorityGrouping+0x44>)
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	60d3      	str	r3, [r2, #12]
}
 8001954:	bf00      	nop
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001968:	4b04      	ldr	r3, [pc, #16]	; (800197c <__NVIC_GetPriorityGrouping+0x18>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	f003 0307 	and.w	r3, r3, #7
}
 8001972:	4618      	mov	r0, r3
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	2b00      	cmp	r3, #0
 8001990:	db0b      	blt.n	80019aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	f003 021f 	and.w	r2, r3, #31
 8001998:	4906      	ldr	r1, [pc, #24]	; (80019b4 <__NVIC_EnableIRQ+0x34>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	095b      	lsrs	r3, r3, #5
 80019a0:	2001      	movs	r0, #1
 80019a2:	fa00 f202 	lsl.w	r2, r0, r2
 80019a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	e000e100 	.word	0xe000e100

080019b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	db0a      	blt.n	80019e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	490c      	ldr	r1, [pc, #48]	; (8001a04 <__NVIC_SetPriority+0x4c>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	0112      	lsls	r2, r2, #4
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	440b      	add	r3, r1
 80019dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e0:	e00a      	b.n	80019f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4908      	ldr	r1, [pc, #32]	; (8001a08 <__NVIC_SetPriority+0x50>)
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	3b04      	subs	r3, #4
 80019f0:	0112      	lsls	r2, r2, #4
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	440b      	add	r3, r1
 80019f6:	761a      	strb	r2, [r3, #24]
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b089      	sub	sp, #36	; 0x24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	f1c3 0307 	rsb	r3, r3, #7
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	bf28      	it	cs
 8001a2a:	2304      	movcs	r3, #4
 8001a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3304      	adds	r3, #4
 8001a32:	2b06      	cmp	r3, #6
 8001a34:	d902      	bls.n	8001a3c <NVIC_EncodePriority+0x30>
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3b03      	subs	r3, #3
 8001a3a:	e000      	b.n	8001a3e <NVIC_EncodePriority+0x32>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	f04f 32ff 	mov.w	r2, #4294967295
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43da      	mvns	r2, r3
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	401a      	ands	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5e:	43d9      	mvns	r1, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a64:	4313      	orrs	r3, r2
         );
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3724      	adds	r7, #36	; 0x24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a80:	d301      	bcc.n	8001a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00f      	b.n	8001aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a86:	4a0a      	ldr	r2, [pc, #40]	; (8001ab0 <SysTick_Config+0x40>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8e:	210f      	movs	r1, #15
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295
 8001a94:	f7ff ff90 	bl	80019b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <SysTick_Config+0x40>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <SysTick_Config+0x40>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ff2d 	bl	800191c <__NVIC_SetPriorityGrouping>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001adc:	f7ff ff42 	bl	8001964 <__NVIC_GetPriorityGrouping>
 8001ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	6978      	ldr	r0, [r7, #20]
 8001ae8:	f7ff ff90 	bl	8001a0c <NVIC_EncodePriority>
 8001aec:	4602      	mov	r2, r0
 8001aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff5f 	bl	80019b8 <__NVIC_SetPriority>
}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	4603      	mov	r3, r0
 8001b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff35 	bl	8001980 <__NVIC_EnableIRQ>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ffa2 	bl	8001a70 <SysTick_Config>
 8001b2c:	4603      	mov	r3, r0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b08b      	sub	sp, #44	; 0x2c
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b4a:	e148      	b.n	8001dde <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	69fa      	ldr	r2, [r7, #28]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	f040 8137 	bne.w	8001dd8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4aa3      	ldr	r2, [pc, #652]	; (8001dfc <HAL_GPIO_Init+0x2c4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d05e      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b74:	4aa1      	ldr	r2, [pc, #644]	; (8001dfc <HAL_GPIO_Init+0x2c4>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d875      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b7a:	4aa1      	ldr	r2, [pc, #644]	; (8001e00 <HAL_GPIO_Init+0x2c8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d058      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b80:	4a9f      	ldr	r2, [pc, #636]	; (8001e00 <HAL_GPIO_Init+0x2c8>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d86f      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b86:	4a9f      	ldr	r2, [pc, #636]	; (8001e04 <HAL_GPIO_Init+0x2cc>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d052      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b8c:	4a9d      	ldr	r2, [pc, #628]	; (8001e04 <HAL_GPIO_Init+0x2cc>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d869      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b92:	4a9d      	ldr	r2, [pc, #628]	; (8001e08 <HAL_GPIO_Init+0x2d0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d04c      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001b98:	4a9b      	ldr	r2, [pc, #620]	; (8001e08 <HAL_GPIO_Init+0x2d0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d863      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001b9e:	4a9b      	ldr	r2, [pc, #620]	; (8001e0c <HAL_GPIO_Init+0x2d4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d046      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
 8001ba4:	4a99      	ldr	r2, [pc, #612]	; (8001e0c <HAL_GPIO_Init+0x2d4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d85d      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001baa:	2b12      	cmp	r3, #18
 8001bac:	d82a      	bhi.n	8001c04 <HAL_GPIO_Init+0xcc>
 8001bae:	2b12      	cmp	r3, #18
 8001bb0:	d859      	bhi.n	8001c66 <HAL_GPIO_Init+0x12e>
 8001bb2:	a201      	add	r2, pc, #4	; (adr r2, 8001bb8 <HAL_GPIO_Init+0x80>)
 8001bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb8:	08001c33 	.word	0x08001c33
 8001bbc:	08001c0d 	.word	0x08001c0d
 8001bc0:	08001c1f 	.word	0x08001c1f
 8001bc4:	08001c61 	.word	0x08001c61
 8001bc8:	08001c67 	.word	0x08001c67
 8001bcc:	08001c67 	.word	0x08001c67
 8001bd0:	08001c67 	.word	0x08001c67
 8001bd4:	08001c67 	.word	0x08001c67
 8001bd8:	08001c67 	.word	0x08001c67
 8001bdc:	08001c67 	.word	0x08001c67
 8001be0:	08001c67 	.word	0x08001c67
 8001be4:	08001c67 	.word	0x08001c67
 8001be8:	08001c67 	.word	0x08001c67
 8001bec:	08001c67 	.word	0x08001c67
 8001bf0:	08001c67 	.word	0x08001c67
 8001bf4:	08001c67 	.word	0x08001c67
 8001bf8:	08001c67 	.word	0x08001c67
 8001bfc:	08001c15 	.word	0x08001c15
 8001c00:	08001c29 	.word	0x08001c29
 8001c04:	4a82      	ldr	r2, [pc, #520]	; (8001e10 <HAL_GPIO_Init+0x2d8>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d013      	beq.n	8001c32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c0a:	e02c      	b.n	8001c66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	623b      	str	r3, [r7, #32]
          break;
 8001c12:	e029      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	623b      	str	r3, [r7, #32]
          break;
 8001c1c:	e024      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	3308      	adds	r3, #8
 8001c24:	623b      	str	r3, [r7, #32]
          break;
 8001c26:	e01f      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	330c      	adds	r3, #12
 8001c2e:	623b      	str	r3, [r7, #32]
          break;
 8001c30:	e01a      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d102      	bne.n	8001c40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c3a:	2304      	movs	r3, #4
 8001c3c:	623b      	str	r3, [r7, #32]
          break;
 8001c3e:	e013      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d105      	bne.n	8001c54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c48:	2308      	movs	r3, #8
 8001c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	69fa      	ldr	r2, [r7, #28]
 8001c50:	611a      	str	r2, [r3, #16]
          break;
 8001c52:	e009      	b.n	8001c68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c54:	2308      	movs	r3, #8
 8001c56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	615a      	str	r2, [r3, #20]
          break;
 8001c5e:	e003      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
          break;
 8001c64:	e000      	b.n	8001c68 <HAL_GPIO_Init+0x130>
          break;
 8001c66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2bff      	cmp	r3, #255	; 0xff
 8001c6c:	d801      	bhi.n	8001c72 <HAL_GPIO_Init+0x13a>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	e001      	b.n	8001c76 <HAL_GPIO_Init+0x13e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3304      	adds	r3, #4
 8001c76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	2bff      	cmp	r3, #255	; 0xff
 8001c7c:	d802      	bhi.n	8001c84 <HAL_GPIO_Init+0x14c>
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	e002      	b.n	8001c8a <HAL_GPIO_Init+0x152>
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	3b08      	subs	r3, #8
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	210f      	movs	r1, #15
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	6a39      	ldr	r1, [r7, #32]
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 8090 	beq.w	8001dd8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb8:	4b56      	ldr	r3, [pc, #344]	; (8001e14 <HAL_GPIO_Init+0x2dc>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	4a55      	ldr	r2, [pc, #340]	; (8001e14 <HAL_GPIO_Init+0x2dc>)
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	6193      	str	r3, [r2, #24]
 8001cc4:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <HAL_GPIO_Init+0x2dc>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cd0:	4a51      	ldr	r2, [pc, #324]	; (8001e18 <HAL_GPIO_Init+0x2e0>)
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	220f      	movs	r2, #15
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a49      	ldr	r2, [pc, #292]	; (8001e1c <HAL_GPIO_Init+0x2e4>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d00d      	beq.n	8001d18 <HAL_GPIO_Init+0x1e0>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a48      	ldr	r2, [pc, #288]	; (8001e20 <HAL_GPIO_Init+0x2e8>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d007      	beq.n	8001d14 <HAL_GPIO_Init+0x1dc>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a47      	ldr	r2, [pc, #284]	; (8001e24 <HAL_GPIO_Init+0x2ec>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d101      	bne.n	8001d10 <HAL_GPIO_Init+0x1d8>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e004      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d10:	2303      	movs	r3, #3
 8001d12:	e002      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d14:	2301      	movs	r3, #1
 8001d16:	e000      	b.n	8001d1a <HAL_GPIO_Init+0x1e2>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1c:	f002 0203 	and.w	r2, r2, #3
 8001d20:	0092      	lsls	r2, r2, #2
 8001d22:	4093      	lsls	r3, r2
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d2a:	493b      	ldr	r1, [pc, #236]	; (8001e18 <HAL_GPIO_Init+0x2e0>)
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2e:	089b      	lsrs	r3, r3, #2
 8001d30:	3302      	adds	r3, #2
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d006      	beq.n	8001d52 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d44:	4b38      	ldr	r3, [pc, #224]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	4937      	ldr	r1, [pc, #220]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	608b      	str	r3, [r1, #8]
 8001d50:	e006      	b.n	8001d60 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d52:	4b35      	ldr	r3, [pc, #212]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4933      	ldr	r1, [pc, #204]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d006      	beq.n	8001d7a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d6c:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	492d      	ldr	r1, [pc, #180]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60cb      	str	r3, [r1, #12]
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	4929      	ldr	r1, [pc, #164]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d006      	beq.n	8001da2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	4923      	ldr	r1, [pc, #140]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]
 8001da0:	e006      	b.n	8001db0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001da2:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	43db      	mvns	r3, r3
 8001daa:	491f      	ldr	r1, [pc, #124]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d006      	beq.n	8001dca <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4919      	ldr	r1, [pc, #100]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]
 8001dc8:	e006      	b.n	8001dd8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dca:	4b17      	ldr	r3, [pc, #92]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	4915      	ldr	r1, [pc, #84]	; (8001e28 <HAL_GPIO_Init+0x2f0>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	3301      	adds	r3, #1
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	fa22 f303 	lsr.w	r3, r2, r3
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f47f aeaf 	bne.w	8001b4c <HAL_GPIO_Init+0x14>
  }
}
 8001dee:	bf00      	nop
 8001df0:	bf00      	nop
 8001df2:	372c      	adds	r7, #44	; 0x2c
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	10320000 	.word	0x10320000
 8001e00:	10310000 	.word	0x10310000
 8001e04:	10220000 	.word	0x10220000
 8001e08:	10210000 	.word	0x10210000
 8001e0c:	10120000 	.word	0x10120000
 8001e10:	10110000 	.word	0x10110000
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010000 	.word	0x40010000
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	40010c00 	.word	0x40010c00
 8001e24:	40011000 	.word	0x40011000
 8001e28:	40010400 	.word	0x40010400

08001e2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	887b      	ldrh	r3, [r7, #2]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e001      	b.n	8001e4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr

08001e5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
 8001e62:	460b      	mov	r3, r1
 8001e64:	807b      	strh	r3, [r7, #2]
 8001e66:	4613      	mov	r3, r2
 8001e68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e6a:	787b      	ldrb	r3, [r7, #1]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e70:	887a      	ldrh	r2, [r7, #2]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e76:	e003      	b.n	8001e80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e78:	887b      	ldrh	r3, [r7, #2]
 8001e7a:	041a      	lsls	r2, r3, #16
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	611a      	str	r2, [r3, #16]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b085      	sub	sp, #20
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	460b      	mov	r3, r1
 8001e94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e9c:	887a      	ldrh	r2, [r7, #2]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	041a      	lsls	r2, r3, #16
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	43d9      	mvns	r1, r3
 8001ea8:	887b      	ldrh	r3, [r7, #2]
 8001eaa:	400b      	ands	r3, r1
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	611a      	str	r2, [r3, #16]
}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e26c      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 8087 	beq.w	8001fea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001edc:	4b92      	ldr	r3, [pc, #584]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d00c      	beq.n	8001f02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ee8:	4b8f      	ldr	r3, [pc, #572]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 030c 	and.w	r3, r3, #12
 8001ef0:	2b08      	cmp	r3, #8
 8001ef2:	d112      	bne.n	8001f1a <HAL_RCC_OscConfig+0x5e>
 8001ef4:	4b8c      	ldr	r3, [pc, #560]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f00:	d10b      	bne.n	8001f1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f02:	4b89      	ldr	r3, [pc, #548]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d06c      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x12c>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d168      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e246      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f22:	d106      	bne.n	8001f32 <HAL_RCC_OscConfig+0x76>
 8001f24:	4b80      	ldr	r3, [pc, #512]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a7f      	ldr	r2, [pc, #508]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	e02e      	b.n	8001f90 <HAL_RCC_OscConfig+0xd4>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x98>
 8001f3a:	4b7b      	ldr	r3, [pc, #492]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a7a      	ldr	r2, [pc, #488]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f44:	6013      	str	r3, [r2, #0]
 8001f46:	4b78      	ldr	r3, [pc, #480]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a77      	ldr	r2, [pc, #476]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e01d      	b.n	8001f90 <HAL_RCC_OscConfig+0xd4>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f5c:	d10c      	bne.n	8001f78 <HAL_RCC_OscConfig+0xbc>
 8001f5e:	4b72      	ldr	r3, [pc, #456]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a71      	ldr	r2, [pc, #452]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	4b6f      	ldr	r3, [pc, #444]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a6e      	ldr	r2, [pc, #440]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e00b      	b.n	8001f90 <HAL_RCC_OscConfig+0xd4>
 8001f78:	4b6b      	ldr	r3, [pc, #428]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a6a      	ldr	r2, [pc, #424]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f82:	6013      	str	r3, [r2, #0]
 8001f84:	4b68      	ldr	r3, [pc, #416]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a67      	ldr	r2, [pc, #412]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d013      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7ff fcb6 	bl	8001908 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa0:	f7ff fcb2 	bl	8001908 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b64      	cmp	r3, #100	; 0x64
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e1fa      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb2:	4b5d      	ldr	r3, [pc, #372]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0xe4>
 8001fbe:	e014      	b.n	8001fea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff fca2 	bl	8001908 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7ff fc9e 	bl	8001908 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e1e6      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fda:	4b53      	ldr	r3, [pc, #332]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x10c>
 8001fe6:	e000      	b.n	8001fea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d063      	beq.n	80020be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ff6:	4b4c      	ldr	r3, [pc, #304]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00b      	beq.n	800201a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002002:	4b49      	ldr	r3, [pc, #292]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b08      	cmp	r3, #8
 800200c:	d11c      	bne.n	8002048 <HAL_RCC_OscConfig+0x18c>
 800200e:	4b46      	ldr	r3, [pc, #280]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d116      	bne.n	8002048 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800201a:	4b43      	ldr	r3, [pc, #268]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <HAL_RCC_OscConfig+0x176>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d001      	beq.n	8002032 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e1ba      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002032:	4b3d      	ldr	r3, [pc, #244]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4939      	ldr	r1, [pc, #228]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	e03a      	b.n	80020be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d020      	beq.n	8002092 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002050:	4b36      	ldr	r3, [pc, #216]	; (800212c <HAL_RCC_OscConfig+0x270>)
 8002052:	2201      	movs	r2, #1
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7ff fc57 	bl	8001908 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205e:	f7ff fc53 	bl	8001908 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e19b      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002070:	4b2d      	ldr	r3, [pc, #180]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207c:	4b2a      	ldr	r3, [pc, #168]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4927      	ldr	r1, [pc, #156]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 800208c:	4313      	orrs	r3, r2
 800208e:	600b      	str	r3, [r1, #0]
 8002090:	e015      	b.n	80020be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002092:	4b26      	ldr	r3, [pc, #152]	; (800212c <HAL_RCC_OscConfig+0x270>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002098:	f7ff fc36 	bl	8001908 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a0:	f7ff fc32 	bl	8001908 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e17a      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b2:	4b1d      	ldr	r3, [pc, #116]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d03a      	beq.n	8002140 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d019      	beq.n	8002106 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d2:	4b17      	ldr	r3, [pc, #92]	; (8002130 <HAL_RCC_OscConfig+0x274>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d8:	f7ff fc16 	bl	8001908 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e0:	f7ff fc12 	bl	8001908 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e15a      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f2:	4b0d      	ldr	r3, [pc, #52]	; (8002128 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020fe:	2001      	movs	r0, #1
 8002100:	f000 fa9a 	bl	8002638 <RCC_Delay>
 8002104:	e01c      	b.n	8002140 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <HAL_RCC_OscConfig+0x274>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800210c:	f7ff fbfc 	bl	8001908 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002112:	e00f      	b.n	8002134 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002114:	f7ff fbf8 	bl	8001908 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d908      	bls.n	8002134 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e140      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
 8002126:	bf00      	nop
 8002128:	40021000 	.word	0x40021000
 800212c:	42420000 	.word	0x42420000
 8002130:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002134:	4b9e      	ldr	r3, [pc, #632]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1e9      	bne.n	8002114 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 80a6 	beq.w	800229a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800214e:	2300      	movs	r3, #0
 8002150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002152:	4b97      	ldr	r3, [pc, #604]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10d      	bne.n	800217a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800215e:	4b94      	ldr	r3, [pc, #592]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	4a93      	ldr	r2, [pc, #588]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002168:	61d3      	str	r3, [r2, #28]
 800216a:	4b91      	ldr	r3, [pc, #580]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002176:	2301      	movs	r3, #1
 8002178:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217a:	4b8e      	ldr	r3, [pc, #568]	; (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002182:	2b00      	cmp	r3, #0
 8002184:	d118      	bne.n	80021b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002186:	4b8b      	ldr	r3, [pc, #556]	; (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a8a      	ldr	r2, [pc, #552]	; (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800218c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002190:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002192:	f7ff fbb9 	bl	8001908 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219a:	f7ff fbb5 	bl	8001908 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b64      	cmp	r3, #100	; 0x64
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0fd      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ac:	4b81      	ldr	r3, [pc, #516]	; (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0f0      	beq.n	800219a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d106      	bne.n	80021ce <HAL_RCC_OscConfig+0x312>
 80021c0:	4b7b      	ldr	r3, [pc, #492]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4a7a      	ldr	r2, [pc, #488]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	6213      	str	r3, [r2, #32]
 80021cc:	e02d      	b.n	800222a <HAL_RCC_OscConfig+0x36e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10c      	bne.n	80021f0 <HAL_RCC_OscConfig+0x334>
 80021d6:	4b76      	ldr	r3, [pc, #472]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4a75      	ldr	r2, [pc, #468]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	f023 0301 	bic.w	r3, r3, #1
 80021e0:	6213      	str	r3, [r2, #32]
 80021e2:	4b73      	ldr	r3, [pc, #460]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	4a72      	ldr	r2, [pc, #456]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021e8:	f023 0304 	bic.w	r3, r3, #4
 80021ec:	6213      	str	r3, [r2, #32]
 80021ee:	e01c      	b.n	800222a <HAL_RCC_OscConfig+0x36e>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	2b05      	cmp	r3, #5
 80021f6:	d10c      	bne.n	8002212 <HAL_RCC_OscConfig+0x356>
 80021f8:	4b6d      	ldr	r3, [pc, #436]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	4a6c      	ldr	r2, [pc, #432]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	f043 0304 	orr.w	r3, r3, #4
 8002202:	6213      	str	r3, [r2, #32]
 8002204:	4b6a      	ldr	r3, [pc, #424]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	4a69      	ldr	r2, [pc, #420]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	f043 0301 	orr.w	r3, r3, #1
 800220e:	6213      	str	r3, [r2, #32]
 8002210:	e00b      	b.n	800222a <HAL_RCC_OscConfig+0x36e>
 8002212:	4b67      	ldr	r3, [pc, #412]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	4a66      	ldr	r2, [pc, #408]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	6213      	str	r3, [r2, #32]
 800221e:	4b64      	ldr	r3, [pc, #400]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a63      	ldr	r2, [pc, #396]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	f023 0304 	bic.w	r3, r3, #4
 8002228:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d015      	beq.n	800225e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002232:	f7ff fb69 	bl	8001908 <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002238:	e00a      	b.n	8002250 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223a:	f7ff fb65 	bl	8001908 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f241 3288 	movw	r2, #5000	; 0x1388
 8002248:	4293      	cmp	r3, r2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e0ab      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002250:	4b57      	ldr	r3, [pc, #348]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0ee      	beq.n	800223a <HAL_RCC_OscConfig+0x37e>
 800225c:	e014      	b.n	8002288 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225e:	f7ff fb53 	bl	8001908 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002264:	e00a      	b.n	800227c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002266:	f7ff fb4f 	bl	8001908 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	f241 3288 	movw	r2, #5000	; 0x1388
 8002274:	4293      	cmp	r3, r2
 8002276:	d901      	bls.n	800227c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002278:	2303      	movs	r3, #3
 800227a:	e095      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800227c:	4b4c      	ldr	r3, [pc, #304]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1ee      	bne.n	8002266 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002288:	7dfb      	ldrb	r3, [r7, #23]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d105      	bne.n	800229a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800228e:	4b48      	ldr	r3, [pc, #288]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4a47      	ldr	r2, [pc, #284]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002294:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002298:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 8081 	beq.w	80023a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022a4:	4b42      	ldr	r3, [pc, #264]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	d061      	beq.n	8002374 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d146      	bne.n	8002346 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b8:	4b3f      	ldr	r3, [pc, #252]	; (80023b8 <HAL_RCC_OscConfig+0x4fc>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022be:	f7ff fb23 	bl	8001908 <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c6:	f7ff fb1f 	bl	8001908 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e067      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022d8:	4b35      	ldr	r3, [pc, #212]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f0      	bne.n	80022c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d108      	bne.n	8002300 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022ee:	4b30      	ldr	r3, [pc, #192]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	492d      	ldr	r1, [pc, #180]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002300:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a19      	ldr	r1, [r3, #32]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	430b      	orrs	r3, r1
 8002312:	4927      	ldr	r1, [pc, #156]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002314:	4313      	orrs	r3, r2
 8002316:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002318:	4b27      	ldr	r3, [pc, #156]	; (80023b8 <HAL_RCC_OscConfig+0x4fc>)
 800231a:	2201      	movs	r2, #1
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231e:	f7ff faf3 	bl	8001908 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002326:	f7ff faef 	bl	8001908 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e037      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002338:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0f0      	beq.n	8002326 <HAL_RCC_OscConfig+0x46a>
 8002344:	e02f      	b.n	80023a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002346:	4b1c      	ldr	r3, [pc, #112]	; (80023b8 <HAL_RCC_OscConfig+0x4fc>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff fadc 	bl	8001908 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002354:	f7ff fad8 	bl	8001908 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e020      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002366:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x498>
 8002372:	e018      	b.n	80023a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d101      	bne.n	8002380 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e013      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002380:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <HAL_RCC_OscConfig+0x4f4>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	429a      	cmp	r2, r3
 8002392:	d106      	bne.n	80023a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239e:	429a      	cmp	r2, r3
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021000 	.word	0x40021000
 80023b4:	40007000 	.word	0x40007000
 80023b8:	42420060 	.word	0x42420060

080023bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e0d0      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d0:	4b6a      	ldr	r3, [pc, #424]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	683a      	ldr	r2, [r7, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d910      	bls.n	8002400 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023de:	4b67      	ldr	r3, [pc, #412]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f023 0207 	bic.w	r2, r3, #7
 80023e6:	4965      	ldr	r1, [pc, #404]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ee:	4b63      	ldr	r3, [pc, #396]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0b8      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d020      	beq.n	800244e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002418:	4b59      	ldr	r3, [pc, #356]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	4a58      	ldr	r2, [pc, #352]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002422:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0308 	and.w	r3, r3, #8
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002430:	4b53      	ldr	r3, [pc, #332]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	4a52      	ldr	r2, [pc, #328]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800243a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800243c:	4b50      	ldr	r3, [pc, #320]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	494d      	ldr	r1, [pc, #308]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d040      	beq.n	80024dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d107      	bne.n	8002472 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002462:	4b47      	ldr	r3, [pc, #284]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d115      	bne.n	800249a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e07f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d107      	bne.n	800248a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800247a:	4b41      	ldr	r3, [pc, #260]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d109      	bne.n	800249a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e073      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800248a:	4b3d      	ldr	r3, [pc, #244]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e06b      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800249a:	4b39      	ldr	r3, [pc, #228]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f023 0203 	bic.w	r2, r3, #3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4936      	ldr	r1, [pc, #216]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024ac:	f7ff fa2c 	bl	8001908 <HAL_GetTick>
 80024b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024b2:	e00a      	b.n	80024ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024b4:	f7ff fa28 	bl	8001908 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e053      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ca:	4b2d      	ldr	r3, [pc, #180]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 020c 	and.w	r2, r3, #12
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	429a      	cmp	r2, r3
 80024da:	d1eb      	bne.n	80024b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024dc:	4b27      	ldr	r3, [pc, #156]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0307 	and.w	r3, r3, #7
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d210      	bcs.n	800250c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ea:	4b24      	ldr	r3, [pc, #144]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f023 0207 	bic.w	r2, r3, #7
 80024f2:	4922      	ldr	r1, [pc, #136]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <HAL_RCC_ClockConfig+0x1c0>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d001      	beq.n	800250c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e032      	b.n	8002572 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4916      	ldr	r1, [pc, #88]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	4313      	orrs	r3, r2
 8002528:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d009      	beq.n	800254a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002536:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	490e      	ldr	r1, [pc, #56]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	4313      	orrs	r3, r2
 8002548:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800254a:	f000 f821 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 800254e:	4602      	mov	r2, r0
 8002550:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	091b      	lsrs	r3, r3, #4
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	490a      	ldr	r1, [pc, #40]	; (8002584 <HAL_RCC_ClockConfig+0x1c8>)
 800255c:	5ccb      	ldrb	r3, [r1, r3]
 800255e:	fa22 f303 	lsr.w	r3, r2, r3
 8002562:	4a09      	ldr	r2, [pc, #36]	; (8002588 <HAL_RCC_ClockConfig+0x1cc>)
 8002564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002566:	4b09      	ldr	r3, [pc, #36]	; (800258c <HAL_RCC_ClockConfig+0x1d0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff f98a 	bl	8001884 <HAL_InitTick>

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40022000 	.word	0x40022000
 8002580:	40021000 	.word	0x40021000
 8002584:	08002e9c 	.word	0x08002e9c
 8002588:	20000010 	.word	0x20000010
 800258c:	20000014 	.word	0x20000014

08002590 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	2300      	movs	r3, #0
 80025a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025aa:	4b1e      	ldr	r3, [pc, #120]	; (8002624 <HAL_RCC_GetSysClockFreq+0x94>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d002      	beq.n	80025c0 <HAL_RCC_GetSysClockFreq+0x30>
 80025ba:	2b08      	cmp	r3, #8
 80025bc:	d003      	beq.n	80025c6 <HAL_RCC_GetSysClockFreq+0x36>
 80025be:	e027      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025c0:	4b19      	ldr	r3, [pc, #100]	; (8002628 <HAL_RCC_GetSysClockFreq+0x98>)
 80025c2:	613b      	str	r3, [r7, #16]
      break;
 80025c4:	e027      	b.n	8002616 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	0c9b      	lsrs	r3, r3, #18
 80025ca:	f003 030f 	and.w	r3, r3, #15
 80025ce:	4a17      	ldr	r2, [pc, #92]	; (800262c <HAL_RCC_GetSysClockFreq+0x9c>)
 80025d0:	5cd3      	ldrb	r3, [r2, r3]
 80025d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d010      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <HAL_RCC_GetSysClockFreq+0x94>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	0c5b      	lsrs	r3, r3, #17
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	4a11      	ldr	r2, [pc, #68]	; (8002630 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025ea:	5cd3      	ldrb	r3, [r2, r3]
 80025ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a0d      	ldr	r2, [pc, #52]	; (8002628 <HAL_RCC_GetSysClockFreq+0x98>)
 80025f2:	fb02 f203 	mul.w	r2, r2, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	e004      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a0c      	ldr	r2, [pc, #48]	; (8002634 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002604:	fb02 f303 	mul.w	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	613b      	str	r3, [r7, #16]
      break;
 800260e:	e002      	b.n	8002616 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002610:	4b05      	ldr	r3, [pc, #20]	; (8002628 <HAL_RCC_GetSysClockFreq+0x98>)
 8002612:	613b      	str	r3, [r7, #16]
      break;
 8002614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002616:	693b      	ldr	r3, [r7, #16]
}
 8002618:	4618      	mov	r0, r3
 800261a:	371c      	adds	r7, #28
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	40021000 	.word	0x40021000
 8002628:	007a1200 	.word	0x007a1200
 800262c:	08002eac 	.word	0x08002eac
 8002630:	08002ebc 	.word	0x08002ebc
 8002634:	003d0900 	.word	0x003d0900

08002638 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002640:	4b0a      	ldr	r3, [pc, #40]	; (800266c <RCC_Delay+0x34>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0a      	ldr	r2, [pc, #40]	; (8002670 <RCC_Delay+0x38>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	0a5b      	lsrs	r3, r3, #9
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	fb02 f303 	mul.w	r3, r2, r3
 8002652:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002654:	bf00      	nop
  }
  while (Delay --);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	1e5a      	subs	r2, r3, #1
 800265a:	60fa      	str	r2, [r7, #12]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1f9      	bne.n	8002654 <RCC_Delay+0x1c>
}
 8002660:	bf00      	nop
 8002662:	bf00      	nop
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	20000010 	.word	0x20000010
 8002670:	10624dd3 	.word	0x10624dd3

08002674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e041      	b.n	800270a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d106      	bne.n	80026a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff f85a 	bl	8001754 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3304      	adds	r3, #4
 80026b0:	4619      	mov	r1, r3
 80026b2:	4610      	mov	r0, r2
 80026b4:	f000 fa56 	bl	8002b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
	...

08002714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b01      	cmp	r3, #1
 8002726:	d001      	beq.n	800272c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e035      	b.n	8002798 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2202      	movs	r2, #2
 8002730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f042 0201 	orr.w	r2, r2, #1
 8002742:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a16      	ldr	r2, [pc, #88]	; (80027a4 <HAL_TIM_Base_Start_IT+0x90>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d009      	beq.n	8002762 <HAL_TIM_Base_Start_IT+0x4e>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002756:	d004      	beq.n	8002762 <HAL_TIM_Base_Start_IT+0x4e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <HAL_TIM_Base_Start_IT+0x94>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d111      	bne.n	8002786 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2b06      	cmp	r3, #6
 8002772:	d010      	beq.n	8002796 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002784:	e007      	b.n	8002796 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0201 	orr.w	r2, r2, #1
 8002794:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40012c00 	.word	0x40012c00
 80027a8:	40000400 	.word	0x40000400

080027ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d020      	beq.n	8002810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d01b      	beq.n	8002810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0202 	mvn.w	r2, #2
 80027e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f998 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 80027fc:	e005      	b.n	800280a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f98b 	bl	8002b1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f99a 	bl	8002b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	2b00      	cmp	r3, #0
 8002818:	d020      	beq.n	800285c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d01b      	beq.n	800285c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0204 	mvn.w	r2, #4
 800282c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2202      	movs	r2, #2
 8002832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f972 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 8002848:	e005      	b.n	8002856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f965 	bl	8002b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f974 	bl	8002b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d020      	beq.n	80028a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f003 0308 	and.w	r3, r3, #8
 800286c:	2b00      	cmp	r3, #0
 800286e:	d01b      	beq.n	80028a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f06f 0208 	mvn.w	r2, #8
 8002878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2204      	movs	r2, #4
 800287e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f94c 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 8002894:	e005      	b.n	80028a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f93f 	bl	8002b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f94e 	bl	8002b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 0310 	and.w	r3, r3, #16
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d020      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d01b      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0210 	mvn.w	r2, #16
 80028c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2208      	movs	r2, #8
 80028ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f926 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 80028e0:	e005      	b.n	80028ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f919 	bl	8002b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 f928 	bl	8002b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00c      	beq.n	8002918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0201 	mvn.w	r2, #1
 8002910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7fe fcf4 	bl	8001300 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00c      	beq.n	800293c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fa6f 	bl	8002e1a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00c      	beq.n	8002960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294c:	2b00      	cmp	r3, #0
 800294e:	d007      	beq.n	8002960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f8f8 	bl	8002b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0320 	and.w	r3, r3, #32
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00c      	beq.n	8002984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0220 	mvn.w	r2, #32
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 fa42 	bl	8002e08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002984:	bf00      	nop
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_TIM_ConfigClockSource+0x1c>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e0b4      	b.n	8002b12 <HAL_TIM_ConfigClockSource+0x186>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029e0:	d03e      	beq.n	8002a60 <HAL_TIM_ConfigClockSource+0xd4>
 80029e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029e6:	f200 8087 	bhi.w	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 80029ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ee:	f000 8086 	beq.w	8002afe <HAL_TIM_ConfigClockSource+0x172>
 80029f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029f6:	d87f      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 80029f8:	2b70      	cmp	r3, #112	; 0x70
 80029fa:	d01a      	beq.n	8002a32 <HAL_TIM_ConfigClockSource+0xa6>
 80029fc:	2b70      	cmp	r3, #112	; 0x70
 80029fe:	d87b      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a00:	2b60      	cmp	r3, #96	; 0x60
 8002a02:	d050      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x11a>
 8002a04:	2b60      	cmp	r3, #96	; 0x60
 8002a06:	d877      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a08:	2b50      	cmp	r3, #80	; 0x50
 8002a0a:	d03c      	beq.n	8002a86 <HAL_TIM_ConfigClockSource+0xfa>
 8002a0c:	2b50      	cmp	r3, #80	; 0x50
 8002a0e:	d873      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a10:	2b40      	cmp	r3, #64	; 0x40
 8002a12:	d058      	beq.n	8002ac6 <HAL_TIM_ConfigClockSource+0x13a>
 8002a14:	2b40      	cmp	r3, #64	; 0x40
 8002a16:	d86f      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a18:	2b30      	cmp	r3, #48	; 0x30
 8002a1a:	d064      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8002a1c:	2b30      	cmp	r3, #48	; 0x30
 8002a1e:	d86b      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	d060      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8002a24:	2b20      	cmp	r3, #32
 8002a26:	d867      	bhi.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d05c      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8002a2c:	2b10      	cmp	r3, #16
 8002a2e:	d05a      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8002a30:	e062      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	6899      	ldr	r1, [r3, #8]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f000 f96a 	bl	8002d1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	609a      	str	r2, [r3, #8]
      break;
 8002a5e:	e04f      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6818      	ldr	r0, [r3, #0]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	6899      	ldr	r1, [r3, #8]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	f000 f953 	bl	8002d1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a82:	609a      	str	r2, [r3, #8]
      break;
 8002a84:	e03c      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6818      	ldr	r0, [r3, #0]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	6859      	ldr	r1, [r3, #4]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	461a      	mov	r2, r3
 8002a94:	f000 f8ca 	bl	8002c2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2150      	movs	r1, #80	; 0x50
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f921 	bl	8002ce6 <TIM_ITRx_SetConfig>
      break;
 8002aa4:	e02c      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6818      	ldr	r0, [r3, #0]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	6859      	ldr	r1, [r3, #4]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	f000 f8e8 	bl	8002c88 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2160      	movs	r1, #96	; 0x60
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 f911 	bl	8002ce6 <TIM_ITRx_SetConfig>
      break;
 8002ac4:	e01c      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6818      	ldr	r0, [r3, #0]
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f000 f8aa 	bl	8002c2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2140      	movs	r1, #64	; 0x40
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 f901 	bl	8002ce6 <TIM_ITRx_SetConfig>
      break;
 8002ae4:	e00c      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4619      	mov	r1, r3
 8002af0:	4610      	mov	r0, r2
 8002af2:	f000 f8f8 	bl	8002ce6 <TIM_ITRx_SetConfig>
      break;
 8002af6:	e003      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
      break;
 8002afc:	e000      	b.n	8002b00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002afe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bc80      	pop	{r7}
 8002b3c:	4770      	bx	lr

08002b3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
	...

08002b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a2b      	ldr	r2, [pc, #172]	; (8002c24 <TIM_Base_SetConfig+0xc0>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d007      	beq.n	8002b8c <TIM_Base_SetConfig+0x28>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b82:	d003      	beq.n	8002b8c <TIM_Base_SetConfig+0x28>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a28      	ldr	r2, [pc, #160]	; (8002c28 <TIM_Base_SetConfig+0xc4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d108      	bne.n	8002b9e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a20      	ldr	r2, [pc, #128]	; (8002c24 <TIM_Base_SetConfig+0xc0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d007      	beq.n	8002bb6 <TIM_Base_SetConfig+0x52>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bac:	d003      	beq.n	8002bb6 <TIM_Base_SetConfig+0x52>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <TIM_Base_SetConfig+0xc4>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d108      	bne.n	8002bc8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68fa      	ldr	r2, [r7, #12]
 8002bda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a0d      	ldr	r2, [pc, #52]	; (8002c24 <TIM_Base_SetConfig+0xc0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d103      	bne.n	8002bfc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	f023 0201 	bic.w	r2, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	611a      	str	r2, [r3, #16]
  }
}
 8002c1a:	bf00      	nop
 8002c1c:	3714      	adds	r7, #20
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr
 8002c24:	40012c00 	.word	0x40012c00
 8002c28:	40000400 	.word	0x40000400

08002c2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	f023 0201 	bic.w	r2, r3, #1
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f023 030a 	bic.w	r3, r3, #10
 8002c68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	621a      	str	r2, [r3, #32]
}
 8002c7e:	bf00      	nop
 8002c80:	371c      	adds	r7, #28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr

08002c88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	f023 0210 	bic.w	r2, r3, #16
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	031b      	lsls	r3, r3, #12
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cc4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	621a      	str	r2, [r3, #32]
}
 8002cdc:	bf00      	nop
 8002cde:	371c      	adds	r7, #28
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bc80      	pop	{r7}
 8002ce4:	4770      	bx	lr

08002ce6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b085      	sub	sp, #20
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
 8002cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f043 0307 	orr.w	r3, r3, #7
 8002d08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	609a      	str	r2, [r3, #8]
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr

08002d1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b087      	sub	sp, #28
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
 8002d26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	021a      	lsls	r2, r3, #8
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	609a      	str	r2, [r3, #8]
}
 8002d4e:	bf00      	nop
 8002d50:	371c      	adds	r7, #28
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	e041      	b.n	8002df4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a14      	ldr	r2, [pc, #80]	; (8002e00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d009      	beq.n	8002dc8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dbc:	d004      	beq.n	8002dc8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a10      	ldr	r2, [pc, #64]	; (8002e04 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d10c      	bne.n	8002de2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40012c00 	.word	0x40012c00
 8002e04:	40000400 	.word	0x40000400

08002e08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr

08002e1a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <__libc_init_array>:
 8002e2c:	b570      	push	{r4, r5, r6, lr}
 8002e2e:	2600      	movs	r6, #0
 8002e30:	4d0c      	ldr	r5, [pc, #48]	; (8002e64 <__libc_init_array+0x38>)
 8002e32:	4c0d      	ldr	r4, [pc, #52]	; (8002e68 <__libc_init_array+0x3c>)
 8002e34:	1b64      	subs	r4, r4, r5
 8002e36:	10a4      	asrs	r4, r4, #2
 8002e38:	42a6      	cmp	r6, r4
 8002e3a:	d109      	bne.n	8002e50 <__libc_init_array+0x24>
 8002e3c:	f000 f822 	bl	8002e84 <_init>
 8002e40:	2600      	movs	r6, #0
 8002e42:	4d0a      	ldr	r5, [pc, #40]	; (8002e6c <__libc_init_array+0x40>)
 8002e44:	4c0a      	ldr	r4, [pc, #40]	; (8002e70 <__libc_init_array+0x44>)
 8002e46:	1b64      	subs	r4, r4, r5
 8002e48:	10a4      	asrs	r4, r4, #2
 8002e4a:	42a6      	cmp	r6, r4
 8002e4c:	d105      	bne.n	8002e5a <__libc_init_array+0x2e>
 8002e4e:	bd70      	pop	{r4, r5, r6, pc}
 8002e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e54:	4798      	blx	r3
 8002e56:	3601      	adds	r6, #1
 8002e58:	e7ee      	b.n	8002e38 <__libc_init_array+0xc>
 8002e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e5e:	4798      	blx	r3
 8002e60:	3601      	adds	r6, #1
 8002e62:	e7f2      	b.n	8002e4a <__libc_init_array+0x1e>
 8002e64:	08002ec0 	.word	0x08002ec0
 8002e68:	08002ec0 	.word	0x08002ec0
 8002e6c:	08002ec0 	.word	0x08002ec0
 8002e70:	08002ec4 	.word	0x08002ec4

08002e74 <memset>:
 8002e74:	4603      	mov	r3, r0
 8002e76:	4402      	add	r2, r0
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d100      	bne.n	8002e7e <memset+0xa>
 8002e7c:	4770      	bx	lr
 8002e7e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e82:	e7f9      	b.n	8002e78 <memset+0x4>

08002e84 <_init>:
 8002e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e86:	bf00      	nop
 8002e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8a:	bc08      	pop	{r3}
 8002e8c:	469e      	mov	lr, r3
 8002e8e:	4770      	bx	lr

08002e90 <_fini>:
 8002e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e92:	bf00      	nop
 8002e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e96:	bc08      	pop	{r3}
 8002e98:	469e      	mov	lr, r3
 8002e9a:	4770      	bx	lr
