verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Day_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Day_2.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_flow_control_loop_pipe_sequential_init.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_hls_deadlock_idx0_monitor.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_input_A_RAM_1WNR_AUTO_1R1W.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_matrixmul_FLP_Pipeline_MM_L1_MM_L2.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_matrixmul_FLP_Pipeline_RA_L1_RA_L2.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_matrixmul_FLP_Pipeline_RB_L1_RB_L2.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_matrixmul_FLP_Pipeline_WC_L1_WC_L2.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_output_C_RAM_AUTO_1R1W.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP_regslice_both.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/verilog/matrixmul_FLP.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/ip/matrixmul_FLP_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../Day_2.gen/sources_1/bd/design_1/ipshared/d4d3/hdl/ip/matrixmul_FLP_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_matrixmul_FLP_0_1/sim/design_1_matrixmul_FLP_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
