
---------- Begin Simulation Statistics ----------
final_tick                                83323590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687804                       # Number of bytes of host memory used
host_op_rate                                   239562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.25                       # Real time elapsed on the host
host_tick_rate                              199220281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083324                       # Number of seconds simulated
sim_ticks                                 83323590500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103707                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478259                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666472                       # CPI: cycles per instruction
system.cpu.discardedOps                        190822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610634                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001651                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34126360                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600070                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166647181                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132520821                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          167                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            334                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38004                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85188                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123192                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151659750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842028000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       730402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174800384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174878976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106920                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9335808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           815518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024778                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815017     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    501      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             815518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2023503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770407495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585373                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585401                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  28                       # number of overall hits
system.l2.overall_hits::.cpu.data              585373                       # number of overall hits
system.l2.overall_hits::total                  585401                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122790                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123197                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            122790                       # number of overall misses
system.l2.overall_misses::total                123197                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11197237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11232901000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35664000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11197237000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11232901000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87626.535627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91190.137633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91178.364733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87626.535627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91190.137633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91178.364733                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72936                       # number of writebacks
system.l2.writebacks::total                     72936                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123192                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9969037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10000631500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9969037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10000631500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77626.535627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81191.004602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81179.228359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77626.535627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81191.004602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81179.228359                       # average overall mshr miss latency
system.l2.replacements                         106920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            203787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7933440500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7933440500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93128.615533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93128.615533                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7081560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7081560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83128.615533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83128.615533                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35664000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35664000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87626.535627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87626.535627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77626.535627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77626.535627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3263796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3263796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86798.481464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86798.481464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2887477000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2887477000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76800.728782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76800.728782                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15945.956749                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123304                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.485872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.946858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.176265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15870.833626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973264                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11453384                       # Number of tag accesses
system.l2.tags.data_accesses                 11453384                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15716480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15768576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9335808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9335808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72936                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            625225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188619812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189245037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       625225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112042795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112042795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112042795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           625225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188619812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301287833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003568881500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137217                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4627300750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9246325750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18783.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37533.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203264                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116244                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246384                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.382818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.206255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.214366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3491      4.80%      4.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44424     61.13%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4671      6.43%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1485      2.04%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1466      2.02%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1739      2.39%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          896      1.23%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          838      1.15%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13659     18.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.039841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.310089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.197192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8757     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.601138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.571192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6357     72.36%     72.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.39%     72.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2156     24.54%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      0.51%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              172      1.96%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15766272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9333824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15768576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9335808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83323546000                       # Total gap between requests
system.mem_ctrls.avgGap                     424842.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15714176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9333824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 625225.097567056888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188592161.063918620348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112018984.587564066052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27725000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9218600750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1963600172250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34060.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37539.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13461117.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256990020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136566870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           877006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          378068940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17476761450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17278986240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42981642360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.840017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44722240250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35819090250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261952320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139211985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           881918520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383221080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17710496220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17082156960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43036219725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.495022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44208770750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36332559750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050798                       # number of overall hits
system.cpu.icache.overall_hits::total         8050798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37108500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37108500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37108500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37108500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051233                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85306.896552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85306.896552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85306.896552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85306.896552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.icache.writebacks::total               179                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36673500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36673500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84306.896552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84306.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84306.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84306.896552                       # average overall mshr miss latency
system.cpu.icache.replacements                    179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37108500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37108500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85306.896552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85306.896552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84306.896552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84306.896552                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.682973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18508.581609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.682973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205367                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205367                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313096                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747528                       # number of overall misses
system.cpu.dcache.overall_misses::total        747528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21247256000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21247256000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21247256000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21247256000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014359                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28723.881212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28723.881212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28423.358055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28423.358055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657466                       # number of writebacks
system.cpu.dcache.writebacks::total            657466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35499                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18107353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18107353500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18443472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18443472000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25713.075540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25713.075540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26044.105665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26044.105665                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707650                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8159738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8159738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19528.145604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19528.145604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7598418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7598418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18299.166974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18299.166974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13087518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13087518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40661.892364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40661.892364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10508935500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10508935500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36366.244485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36366.244485                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    336118500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    336118500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84985.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84985.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.316535                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.459652                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.316535                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829562                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323590500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
