PPA Report for shift_cond_rst_pipeline.v (Module: shift_cond_rst_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 28
IO Count: 21
Cell Count: 84

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 930.23 MHz
Reg-to-Reg Critical Path Delay: 0.928 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
