#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 17 11:32:04 2019
# Process ID: 12400
# Current directory: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1704 C:\Users\FoersterGame\Documents\GitHub\FPGAintro\2_3_Not_For_Clocked\Not_For_Clocked.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Binary_to_BCD
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 899.043 ; gain = 68.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.srcs/sources_1/imports/2_3_ForLoop/hexToBCD.sv:3]
	Parameter INPUT_WIDTH bound to: 7 - type: integer 
	Parameter DECIMAL_DIGITS bound to: 3 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_SHIFT bound to: 3'b001 
	Parameter s_CHECK_SHIFT_INDEX bound to: 3'b010 
	Parameter s_ADD bound to: 3'b011 
	Parameter s_CHECK_DIGIT_INDEX bound to: 3'b100 
	Parameter s_BCD_DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.srcs/sources_1/imports/2_3_ForLoop/hexToBCD.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.426 ; gain = 110.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.426 ; gain = 110.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 941.426 ; gain = 110.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.srcs/constrs_1/imports/2_3_ForLoop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.srcs/constrs_1/imports/2_3_ForLoop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.824 ; gain = 410.281
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.824 ; gain = 410.281
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 17 11:32:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_3_Not_For_Clocked/Not_For_Clocked.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1699.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1699.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1778.988 ; gain = 538.164
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 17 11:33:39 2019...
