<stg><name>C_drain_IO_L1_out_boundary_0_x0</name>


<trans_list>

<trans id="290" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="8" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="40" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_0_x095, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
:2 %local_C_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:3 %buf_data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_data_split_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln5184 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln5184"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln5185 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln5185"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_data_split_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %buf_data_split_V_addr_15 = getelementptr i32 %buf_data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buf_data_split_V_addr_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln5195 = br void

]]></Node>
<StgValue><ssdm name="br_ln5195"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split9

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %c6_V = phi i7 0, void, i7 %select_ln890_395, void %.split9

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %c7_V = phi i5 0, void, i5 %add_ln691_333, void %.split9

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split9:0 %add_ln691 = add i7 %c6_V, i7 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:3 %icmp_ln890216 = icmp_eq  i5 %c7_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890216"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:4 %select_ln890 = select i1 %icmp_ln890216, i5 0, i5 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split9:5 %select_ln890_395 = select i1 %icmp_ln890216, i7 %add_ln691, i7 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890_395"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:6 %conv_i106_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_395, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="conv_i106_mid2_v"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7">
<![CDATA[
.split9:7 %trunc_ln890 = trunc i7 %select_ln890_395

]]></Node>
<StgValue><ssdm name="trunc_ln890"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:9 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i106_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
.split9:10 %zext_ln5201 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln5201"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:11 %local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5201

]]></Node>
<StgValue><ssdm name="local_C_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
.split9:14 %buf_data_V = load i9 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="buf_data_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="9">
<![CDATA[
.split9:14 %buf_data_V = load i9 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="buf_data_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
.split9:15 %trunc_ln674 = trunc i64 %buf_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
.split9:16 %store_ln5203 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln5203"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:17 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
.split9:18 %store_ln5203 = store i32 %p_Result_1, i1 %buf_data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln5203"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1">
<![CDATA[
.split9:8 %zext_ln890 = zext i1 %trunc_ln890

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9:19 %tmp_63 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_0_x095

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:20 %buf_data_split_V_addr_16 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="buf_data_split_V_addr_16"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split9:21 %store_ln5213 = store i32 %tmp_63, i1 %buf_data_split_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln5213"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:26 %add_ln691_333 = add i5 %select_ln890, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_333"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split9:22 %v2_V = load i1 %buf_data_split_V_addr_15

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split9:23 %v1_V = load i1 %buf_data_split_V_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_boundary_0_x0_loop_1_C_drain_IO_L1_out_boundary_0_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:12 %specpipeline_ln5197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln5197"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:13 %specloopname_ln5197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_393

]]></Node>
<StgValue><ssdm name="specloopname_ln5197"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split9:22 %v2_V = load i1 %buf_data_split_V_addr_15

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
.split9:23 %v1_V = load i1 %buf_data_split_V_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split9:24 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
.split9:25 %store_ln5215 = store i64 %p_Result_s, i9 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln5215"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split9:27 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V = phi i5 %add_ln691_334, void %.split3, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1 %add_ln691_334 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_334"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2 %icmp_ln890_249 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_249"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln5223 = br i1 %icmp_ln890_249, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln5223"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:0 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c5_V, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
.split3:1 %zext_ln5227 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln5227"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:2 %local_C_V_addr_35 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5227

]]></Node>
<StgValue><ssdm name="local_C_V_addr_35"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:3 %or_ln5227 = or i10 %tmp, i10 1

]]></Node>
<StgValue><ssdm name="or_ln5227"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:4 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:5 %local_C_V_addr_36 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="local_C_V_addr_36"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="9">
<![CDATA[
.split3:98 %local_C_V_load = load i9 %local_C_V_addr_35

]]></Node>
<StgValue><ssdm name="local_C_V_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
.split3:100 %local_C_V_load_1 = load i9 %local_C_V_addr_36

]]></Node>
<StgValue><ssdm name="local_C_V_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:6 %or_ln5227_1 = or i10 %tmp, i10 2

]]></Node>
<StgValue><ssdm name="or_ln5227_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:7 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:8 %local_C_V_addr_37 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="local_C_V_addr_37"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:9 %or_ln5227_2 = or i10 %tmp, i10 3

]]></Node>
<StgValue><ssdm name="or_ln5227_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:10 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %local_C_V_addr_38 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="local_C_V_addr_38"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="9">
<![CDATA[
.split3:98 %local_C_V_load = load i9 %local_C_V_addr_35

]]></Node>
<StgValue><ssdm name="local_C_V_load"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:99 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
.split3:100 %local_C_V_load_1 = load i9 %local_C_V_addr_36

]]></Node>
<StgValue><ssdm name="local_C_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
.split3:102 %local_C_V_load_2 = load i9 %local_C_V_addr_37

]]></Node>
<StgValue><ssdm name="local_C_V_load_2"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
.split3:104 %local_C_V_load_3 = load i9 %local_C_V_addr_38

]]></Node>
<StgValue><ssdm name="local_C_V_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:12 %or_ln5227_3 = or i10 %tmp, i10 4

]]></Node>
<StgValue><ssdm name="or_ln5227_3"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:13 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:14 %local_C_V_addr_39 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="local_C_V_addr_39"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:15 %or_ln5227_4 = or i10 %tmp, i10 5

]]></Node>
<StgValue><ssdm name="or_ln5227_4"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:16 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %local_C_V_addr_40 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="local_C_V_addr_40"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:101 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
.split3:102 %local_C_V_load_2 = load i9 %local_C_V_addr_37

]]></Node>
<StgValue><ssdm name="local_C_V_load_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
.split3:104 %local_C_V_load_3 = load i9 %local_C_V_addr_38

]]></Node>
<StgValue><ssdm name="local_C_V_load_3"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
.split3:106 %local_C_V_load_4 = load i9 %local_C_V_addr_39

]]></Node>
<StgValue><ssdm name="local_C_V_load_4"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="9">
<![CDATA[
.split3:108 %local_C_V_load_5 = load i9 %local_C_V_addr_40

]]></Node>
<StgValue><ssdm name="local_C_V_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:18 %or_ln5227_5 = or i10 %tmp, i10 6

]]></Node>
<StgValue><ssdm name="or_ln5227_5"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:19 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:20 %local_C_V_addr_41 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="local_C_V_addr_41"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:21 %or_ln5227_6 = or i10 %tmp, i10 7

]]></Node>
<StgValue><ssdm name="or_ln5227_6"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:22 %tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %local_C_V_addr_42 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="local_C_V_addr_42"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:103 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
.split3:106 %local_C_V_load_4 = load i9 %local_C_V_addr_39

]]></Node>
<StgValue><ssdm name="local_C_V_load_4"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="9">
<![CDATA[
.split3:108 %local_C_V_load_5 = load i9 %local_C_V_addr_40

]]></Node>
<StgValue><ssdm name="local_C_V_load_5"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
.split3:110 %local_C_V_load_6 = load i9 %local_C_V_addr_41

]]></Node>
<StgValue><ssdm name="local_C_V_load_6"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
.split3:112 %local_C_V_load_7 = load i9 %local_C_V_addr_42

]]></Node>
<StgValue><ssdm name="local_C_V_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:24 %or_ln5227_7 = or i10 %tmp, i10 8

]]></Node>
<StgValue><ssdm name="or_ln5227_7"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:25 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:26 %local_C_V_addr_43 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="local_C_V_addr_43"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:27 %or_ln5227_8 = or i10 %tmp, i10 9

]]></Node>
<StgValue><ssdm name="or_ln5227_8"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:28 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_8

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %local_C_V_addr_44 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="local_C_V_addr_44"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:105 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
.split3:110 %local_C_V_load_6 = load i9 %local_C_V_addr_41

]]></Node>
<StgValue><ssdm name="local_C_V_load_6"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
.split3:112 %local_C_V_load_7 = load i9 %local_C_V_addr_42

]]></Node>
<StgValue><ssdm name="local_C_V_load_7"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
.split3:114 %local_C_V_load_8 = load i9 %local_C_V_addr_43

]]></Node>
<StgValue><ssdm name="local_C_V_load_8"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
.split3:116 %local_C_V_load_9 = load i9 %local_C_V_addr_44

]]></Node>
<StgValue><ssdm name="local_C_V_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:30 %or_ln5227_9 = or i10 %tmp, i10 10

]]></Node>
<StgValue><ssdm name="or_ln5227_9"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:31 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_9

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:32 %local_C_V_addr_45 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="local_C_V_addr_45"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:33 %or_ln5227_10 = or i10 %tmp, i10 11

]]></Node>
<StgValue><ssdm name="or_ln5227_10"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:34 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:35 %local_C_V_addr_46 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="local_C_V_addr_46"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:107 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
.split3:114 %local_C_V_load_8 = load i9 %local_C_V_addr_43

]]></Node>
<StgValue><ssdm name="local_C_V_load_8"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
.split3:116 %local_C_V_load_9 = load i9 %local_C_V_addr_44

]]></Node>
<StgValue><ssdm name="local_C_V_load_9"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
.split3:118 %local_C_V_load_10 = load i9 %local_C_V_addr_45

]]></Node>
<StgValue><ssdm name="local_C_V_load_10"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
.split3:120 %local_C_V_load_11 = load i9 %local_C_V_addr_46

]]></Node>
<StgValue><ssdm name="local_C_V_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:36 %or_ln5227_11 = or i10 %tmp, i10 12

]]></Node>
<StgValue><ssdm name="or_ln5227_11"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:37 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:38 %local_C_V_addr_47 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="local_C_V_addr_47"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:39 %or_ln5227_12 = or i10 %tmp, i10 13

]]></Node>
<StgValue><ssdm name="or_ln5227_12"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:40 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_12

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %local_C_V_addr_48 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="local_C_V_addr_48"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:109 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
.split3:118 %local_C_V_load_10 = load i9 %local_C_V_addr_45

]]></Node>
<StgValue><ssdm name="local_C_V_load_10"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
.split3:120 %local_C_V_load_11 = load i9 %local_C_V_addr_46

]]></Node>
<StgValue><ssdm name="local_C_V_load_11"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="9">
<![CDATA[
.split3:122 %local_C_V_load_12 = load i9 %local_C_V_addr_47

]]></Node>
<StgValue><ssdm name="local_C_V_load_12"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
.split3:124 %local_C_V_load_13 = load i9 %local_C_V_addr_48

]]></Node>
<StgValue><ssdm name="local_C_V_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:42 %or_ln5227_13 = or i10 %tmp, i10 14

]]></Node>
<StgValue><ssdm name="or_ln5227_13"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:43 %tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_13

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:44 %local_C_V_addr_49 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="local_C_V_addr_49"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:45 %or_ln5227_14 = or i10 %tmp, i10 15

]]></Node>
<StgValue><ssdm name="or_ln5227_14"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:46 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_14

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %local_C_V_addr_50 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="local_C_V_addr_50"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:111 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="9">
<![CDATA[
.split3:122 %local_C_V_load_12 = load i9 %local_C_V_addr_47

]]></Node>
<StgValue><ssdm name="local_C_V_load_12"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
.split3:124 %local_C_V_load_13 = load i9 %local_C_V_addr_48

]]></Node>
<StgValue><ssdm name="local_C_V_load_13"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
.split3:126 %local_C_V_load_14 = load i9 %local_C_V_addr_49

]]></Node>
<StgValue><ssdm name="local_C_V_load_14"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
.split3:128 %local_C_V_load_15 = load i9 %local_C_V_addr_50

]]></Node>
<StgValue><ssdm name="local_C_V_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:48 %or_ln5227_15 = or i10 %tmp, i10 16

]]></Node>
<StgValue><ssdm name="or_ln5227_15"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:49 %tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_15

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:50 %local_C_V_addr_51 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="local_C_V_addr_51"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:51 %or_ln5227_16 = or i10 %tmp, i10 17

]]></Node>
<StgValue><ssdm name="or_ln5227_16"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:52 %tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:53 %local_C_V_addr_52 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="local_C_V_addr_52"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:113 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
.split3:126 %local_C_V_load_14 = load i9 %local_C_V_addr_49

]]></Node>
<StgValue><ssdm name="local_C_V_load_14"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
.split3:128 %local_C_V_load_15 = load i9 %local_C_V_addr_50

]]></Node>
<StgValue><ssdm name="local_C_V_load_15"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
.split3:130 %local_C_V_load_16 = load i9 %local_C_V_addr_51

]]></Node>
<StgValue><ssdm name="local_C_V_load_16"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
.split3:132 %local_C_V_load_17 = load i9 %local_C_V_addr_52

]]></Node>
<StgValue><ssdm name="local_C_V_load_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:54 %or_ln5227_17 = or i10 %tmp, i10 18

]]></Node>
<StgValue><ssdm name="or_ln5227_17"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:55 %tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:56 %local_C_V_addr_53 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="local_C_V_addr_53"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:57 %or_ln5227_18 = or i10 %tmp, i10 19

]]></Node>
<StgValue><ssdm name="or_ln5227_18"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:58 %tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:59 %local_C_V_addr_54 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="local_C_V_addr_54"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:115 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
.split3:130 %local_C_V_load_16 = load i9 %local_C_V_addr_51

]]></Node>
<StgValue><ssdm name="local_C_V_load_16"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
.split3:132 %local_C_V_load_17 = load i9 %local_C_V_addr_52

]]></Node>
<StgValue><ssdm name="local_C_V_load_17"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
.split3:134 %local_C_V_load_18 = load i9 %local_C_V_addr_53

]]></Node>
<StgValue><ssdm name="local_C_V_load_18"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
.split3:136 %local_C_V_load_19 = load i9 %local_C_V_addr_54

]]></Node>
<StgValue><ssdm name="local_C_V_load_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:60 %or_ln5227_19 = or i10 %tmp, i10 20

]]></Node>
<StgValue><ssdm name="or_ln5227_19"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:61 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_19

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:62 %local_C_V_addr_55 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="local_C_V_addr_55"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:63 %or_ln5227_20 = or i10 %tmp, i10 21

]]></Node>
<StgValue><ssdm name="or_ln5227_20"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:64 %tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_20

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:65 %local_C_V_addr_56 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="local_C_V_addr_56"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:117 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
.split3:134 %local_C_V_load_18 = load i9 %local_C_V_addr_53

]]></Node>
<StgValue><ssdm name="local_C_V_load_18"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
.split3:136 %local_C_V_load_19 = load i9 %local_C_V_addr_54

]]></Node>
<StgValue><ssdm name="local_C_V_load_19"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
.split3:138 %local_C_V_load_20 = load i9 %local_C_V_addr_55

]]></Node>
<StgValue><ssdm name="local_C_V_load_20"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
.split3:140 %local_C_V_load_21 = load i9 %local_C_V_addr_56

]]></Node>
<StgValue><ssdm name="local_C_V_load_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:66 %or_ln5227_21 = or i10 %tmp, i10 22

]]></Node>
<StgValue><ssdm name="or_ln5227_21"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:67 %tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_21

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:68 %local_C_V_addr_57 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="local_C_V_addr_57"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:69 %or_ln5227_22 = or i10 %tmp, i10 23

]]></Node>
<StgValue><ssdm name="or_ln5227_22"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:70 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_22

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:71 %local_C_V_addr_58 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="local_C_V_addr_58"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:119 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
.split3:138 %local_C_V_load_20 = load i9 %local_C_V_addr_55

]]></Node>
<StgValue><ssdm name="local_C_V_load_20"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
.split3:140 %local_C_V_load_21 = load i9 %local_C_V_addr_56

]]></Node>
<StgValue><ssdm name="local_C_V_load_21"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
.split3:142 %local_C_V_load_22 = load i9 %local_C_V_addr_57

]]></Node>
<StgValue><ssdm name="local_C_V_load_22"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
.split3:144 %local_C_V_load_23 = load i9 %local_C_V_addr_58

]]></Node>
<StgValue><ssdm name="local_C_V_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:72 %or_ln5227_23 = or i10 %tmp, i10 24

]]></Node>
<StgValue><ssdm name="or_ln5227_23"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:73 %tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:74 %local_C_V_addr_59 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="local_C_V_addr_59"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:75 %or_ln5227_24 = or i10 %tmp, i10 25

]]></Node>
<StgValue><ssdm name="or_ln5227_24"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:76 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_24

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:77 %local_C_V_addr_60 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="local_C_V_addr_60"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:121 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
.split3:142 %local_C_V_load_22 = load i9 %local_C_V_addr_57

]]></Node>
<StgValue><ssdm name="local_C_V_load_22"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
.split3:144 %local_C_V_load_23 = load i9 %local_C_V_addr_58

]]></Node>
<StgValue><ssdm name="local_C_V_load_23"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
.split3:146 %local_C_V_load_24 = load i9 %local_C_V_addr_59

]]></Node>
<StgValue><ssdm name="local_C_V_load_24"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
.split3:148 %local_C_V_load_25 = load i9 %local_C_V_addr_60

]]></Node>
<StgValue><ssdm name="local_C_V_load_25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:78 %or_ln5227_25 = or i10 %tmp, i10 26

]]></Node>
<StgValue><ssdm name="or_ln5227_25"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:79 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_25

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:80 %local_C_V_addr_61 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="local_C_V_addr_61"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:81 %or_ln5227_26 = or i10 %tmp, i10 27

]]></Node>
<StgValue><ssdm name="or_ln5227_26"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:82 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_26

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:83 %local_C_V_addr_62 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="local_C_V_addr_62"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:123 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
.split3:146 %local_C_V_load_24 = load i9 %local_C_V_addr_59

]]></Node>
<StgValue><ssdm name="local_C_V_load_24"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
.split3:148 %local_C_V_load_25 = load i9 %local_C_V_addr_60

]]></Node>
<StgValue><ssdm name="local_C_V_load_25"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
.split3:150 %local_C_V_load_26 = load i9 %local_C_V_addr_61

]]></Node>
<StgValue><ssdm name="local_C_V_load_26"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
.split3:152 %local_C_V_load_27 = load i9 %local_C_V_addr_62

]]></Node>
<StgValue><ssdm name="local_C_V_load_27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:84 %or_ln5227_27 = or i10 %tmp, i10 28

]]></Node>
<StgValue><ssdm name="or_ln5227_27"/></StgValue>
</operation>

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:85 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_27

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:86 %local_C_V_addr_63 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="local_C_V_addr_63"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:87 %or_ln5227_28 = or i10 %tmp, i10 29

]]></Node>
<StgValue><ssdm name="or_ln5227_28"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:88 %tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_28

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:89 %local_C_V_addr_64 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="local_C_V_addr_64"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:125 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
.split3:150 %local_C_V_load_26 = load i9 %local_C_V_addr_61

]]></Node>
<StgValue><ssdm name="local_C_V_load_26"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
.split3:152 %local_C_V_load_27 = load i9 %local_C_V_addr_62

]]></Node>
<StgValue><ssdm name="local_C_V_load_27"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
.split3:154 %local_C_V_load_28 = load i9 %local_C_V_addr_63

]]></Node>
<StgValue><ssdm name="local_C_V_load_28"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
.split3:156 %local_C_V_load_29 = load i9 %local_C_V_addr_64

]]></Node>
<StgValue><ssdm name="local_C_V_load_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:90 %or_ln5227_29 = or i10 %tmp, i10 30

]]></Node>
<StgValue><ssdm name="or_ln5227_29"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:91 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_29

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:92 %local_C_V_addr_65 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="local_C_V_addr_65"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split3:93 %or_ln5227_30 = or i10 %tmp, i10 31

]]></Node>
<StgValue><ssdm name="or_ln5227_30"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
.split3:94 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5227_30

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:95 %local_C_V_addr_66 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="local_C_V_addr_66"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:127 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
.split3:154 %local_C_V_load_28 = load i9 %local_C_V_addr_63

]]></Node>
<StgValue><ssdm name="local_C_V_load_28"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
.split3:156 %local_C_V_load_29 = load i9 %local_C_V_addr_64

]]></Node>
<StgValue><ssdm name="local_C_V_load_29"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="9">
<![CDATA[
.split3:158 %local_C_V_load_30 = load i9 %local_C_V_addr_65

]]></Node>
<StgValue><ssdm name="local_C_V_load_30"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
.split3:160 %local_C_V_load_31 = load i9 %local_C_V_addr_66

]]></Node>
<StgValue><ssdm name="local_C_V_load_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="267" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:129 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="9">
<![CDATA[
.split3:158 %local_C_V_load_30 = load i9 %local_C_V_addr_65

]]></Node>
<StgValue><ssdm name="local_C_V_load_30"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
.split3:160 %local_C_V_load_31 = load i9 %local_C_V_addr_66

]]></Node>
<StgValue><ssdm name="local_C_V_load_31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:131 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_16

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:133 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_17

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="272" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:135 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_18

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="273" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:137 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_19

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="274" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:139 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_20

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="275" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:141 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_21

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="276" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:143 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_22

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="277" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:145 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_23

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="278" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:147 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_24

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="279" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:149 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_25

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="280" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:151 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_26

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="281" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:153 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_27

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="282" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:155 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_28

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="283" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:157 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_29

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="284" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:159 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_30

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:96 %specpipeline_ln5223 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln5223"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:97 %specloopname_ln5223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54

]]></Node>
<StgValue><ssdm name="specloopname_ln5223"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
.split3:161 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_12_x0121, i64 %local_C_V_load_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="288" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.split3:162 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="289" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
:0 %ret_ln5232 = ret

]]></Node>
<StgValue><ssdm name="ret_ln5232"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
