

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2'
================================================================
* Date:           Thu Dec 22 16:31:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    75279|    75279|  0.753 ms|  0.753 ms|  75279|  75279|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_76_2  |    75277|    75277|        20|          6|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    128|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     445|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     445|    383|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_9ns_9ns_14_4_1_U35  |mac_muladd_6ns_9ns_9ns_14_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_175_p2       |         +|   0|  0|  17|          14|           1|
    |i_1_fu_187_p2            |         +|   0|  0|  14|           6|           1|
    |j_1_fu_235_p2            |         +|   0|  0|  14|           9|           1|
    |icmp_ln73_fu_169_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln76_fu_193_p2      |      icmp|   0|  0|  11|           9|           8|
    |ifzero_fu_240_p2         |      icmp|   0|  0|  11|           9|           8|
    |select_ln73_1_fu_262_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln73_2_fu_207_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln73_fu_199_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 128|          65|          42|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_sum_load             |   9|          2|   32|         64|
    |grp_fu_132_p0                         |  14|          3|   32|         96|
    |grp_fu_132_p1                         |  14|          3|   32|         96|
    |i_fu_72                               |   9|          2|    6|         12|
    |indvar_flatten_fu_76                  |   9|          2|   14|         28|
    |j_fu_68                               |   9|          2|    9|         18|
    |sum_fu_64                             |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 191|         41|  193|        455|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln73_reg_323                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |bias2_load_reg_404                   |  32|   0|   32|          0|
    |i_fu_72                              |   6|   0|    6|          0|
    |icmp_ln73_reg_319                    |   1|   0|    1|          0|
    |icmp_ln76_reg_328                    |   1|   0|    1|          0|
    |icmp_ln76_reg_328_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_380                       |   1|   0|    1|          0|
    |indvar_flatten_fu_76                 |  14|   0|   14|          0|
    |j_fu_68                              |   9|   0|    9|          0|
    |mul6_i_reg_389                       |  32|   0|   32|          0|
    |reg_140                              |  32|   0|   32|          0|
    |select_ln73_1_reg_384                |  32|   0|   32|          0|
    |select_ln73_2_reg_339                |   6|   0|    6|          0|
    |select_ln73_2_reg_339_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln73_reg_333                  |   9|   0|    9|          0|
    |sum_fu_64                            |  32|   0|   32|          0|
    |vla166_i_load_reg_355                |  32|   0|   32|          0|
    |weight2_load_reg_370                 |  32|   0|   32|          0|
    |zext_ln73_reg_394                    |   6|   0|   64|         58|
    |zext_ln73_reg_394_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln73_reg_319                    |  64|  32|    1|          0|
    |ifzero_reg_380                       |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 445|  64|  435|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_opcode  |  out|    2|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_din0    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_din1    |  out|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_dout0   |   in|   32|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|grp_fu_881_p_ce      |  out|    1|  ap_ctrl_hs|  cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2|  return value|
|vla166_i_address0    |  out|    9|   ap_memory|                                          vla166_i|         array|
|vla166_i_ce0         |  out|    1|   ap_memory|                                          vla166_i|         array|
|vla166_i_q0          |   in|   32|   ap_memory|                                          vla166_i|         array|
|weight2_address0     |  out|   14|   ap_memory|                                           weight2|         array|
|weight2_ce0          |  out|    1|   ap_memory|                                           weight2|         array|
|weight2_q0           |   in|   32|   ap_memory|                                           weight2|         array|
|bias2_address0       |  out|    5|   ap_memory|                                             bias2|         array|
|bias2_ce0            |  out|    1|   ap_memory|                                             bias2|         array|
|bias2_q0             |   in|   32|   ap_memory|                                             bias2|         array|
|x_assign_address0    |  out|    5|   ap_memory|                                          x_assign|         array|
|x_assign_ce0         |  out|    1|   ap_memory|                                          x_assign|         array|
|x_assign_we0         |  out|    1|   ap_memory|                                          x_assign|         array|
|x_assign_d0          |  out|   32|   ap_memory|                                          x_assign|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 6, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.88>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 23 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bias2, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %weight2, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias2, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight2, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [cnn_ip/src/cnn.c:73]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.20ns)   --->   "%icmp_ln73 = icmp_eq  i14 %indvar_flatten_load, i14 12544" [cnn_ip/src/cnn.c:73]   --->   Operation 38 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.81ns)   --->   "%add_ln73 = add i14 %indvar_flatten_load, i14 1" [cnn_ip/src/cnn.c:73]   --->   Operation 39 'add' 'add_ln73' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc11.loopexit.i, void %for.body.i20.preheader.exitStub" [cnn_ip/src/cnn.c:73]   --->   Operation 40 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [cnn_ip/src/cnn.c:76]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_load, i6 1" [cnn_ip/src/cnn.c:73]   --->   Operation 43 'add' 'i_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "%icmp_ln76 = icmp_eq  i9 %j_load, i9 392" [cnn_ip/src/cnn.c:76]   --->   Operation 44 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.96ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i9 0, i9 %j_load" [cnn_ip/src/cnn.c:73]   --->   Operation 45 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.18ns)   --->   "%select_ln73_2 = select i1 %icmp_ln76, i6 %i_1, i6 %i_load" [cnn_ip/src/cnn.c:73]   --->   Operation 46 'select' 'select_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %select_ln73_2" [cnn_ip/src/cnn.c:73]   --->   Operation 47 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 48 [3/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 48 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_cast2 = zext i9 %select_ln73" [cnn_ip/src/cnn.c:73]   --->   Operation 49 'zext' 'j_cast2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%vla166_i_addr = getelementptr i32 %vla166_i, i64 0, i64 %j_cast2" [cnn_ip/src/cnn.c:78]   --->   Operation 50 'getelementptr' 'vla166_i_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%vla166_i_load = load i9 %vla166_i_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 51 'load' 'vla166_i_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%vla166_i_load = load i9 %vla166_i_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 53 'load' 'vla166_i_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 54 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %select_ln73" [cnn_ip/src/cnn.c:73]   --->   Operation 55 'zext' 'j_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %j_cast, i14 %mul_ln73" [cnn_ip/src/cnn.c:78]   --->   Operation 56 'add' 'add_ln78' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 57 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %j_cast, i14 %mul_ln73" [cnn_ip/src/cnn.c:78]   --->   Operation 57 'add' 'add_ln78' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i14 %add_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 58 'zext' 'zext_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%weight2_addr = getelementptr i32 %weight2, i64 0, i64 %zext_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 59 'getelementptr' 'weight2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%weight2_load = load i14 %weight2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 60 'load' 'weight2_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12544> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%weight2_load = load i14 %weight2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 61 'load' 'weight2_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12544> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %weight2_load" [cnn_ip/src/cnn.c:78]   --->   Operation 62 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 63 [4/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 63 'fmul' 'mul6_i' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.82ns)   --->   "%j_1 = add i9 %select_ln73, i9 1" [cnn_ip/src/cnn.c:76]   --->   Operation 64 'add' 'j_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %j_1, i9 392" [cnn_ip/src/cnn.c:76]   --->   Operation 65 'icmp' 'ifzero' <Predicate = (!icmp_ln73)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %ifzero, void %ifFalse, void %ifTrue" [cnn_ip/src/cnn.c:76]   --->   Operation 66 'br' 'br_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln73 = store i14 %add_ln73, i14 %indvar_flatten" [cnn_ip/src/cnn.c:73]   --->   Operation 67 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln73 = store i6 %select_ln73_2, i6 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 68 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 %j_1, i9 %j" [cnn_ip/src/cnn.c:76]   --->   Operation 69 'store' 'store_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 70 [3/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 70 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 71 [2/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 71 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [cnn_ip/src/cnn.c:73]   --->   Operation 72 'load' 'sum_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i32 0, i32 %sum_load" [cnn_ip/src/cnn.c:73]   --->   Operation 73 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 74 [1/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 74 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 75 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 75 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 76 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 76 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 77 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 77 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %select_ln73_2" [cnn_ip/src/cnn.c:73]   --->   Operation 78 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 79 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%bias2_addr = getelementptr i32 %bias2, i64 0, i64 %zext_ln73" [cnn_ip/src/cnn.c:80]   --->   Operation 80 'getelementptr' 'bias2_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_13 : Operation 81 [2/2] (3.25ns)   --->   "%bias2_load = load i5 %bias2_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 81 'load' 'bias2_load' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_76_2_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cnn_ip/src/cnn.c:75]   --->   Operation 85 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 86 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/2] (3.25ns)   --->   "%bias2_load = load i5 %bias2_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 87 'load' 'bias2_load' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %bias2_load" [cnn_ip/src/cnn.c:80]   --->   Operation 88 'bitcast' 'bitcast_ln80' <Predicate = (ifzero)> <Delay = 0.00>
ST_15 : Operation 89 [5/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 89 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %sum_1, i32 %sum" [cnn_ip/src/cnn.c:78]   --->   Operation 90 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 92 [4/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 92 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 93 [3/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 93 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 94 [2/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 94 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 95 [1/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 95 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%x_assign_addr = getelementptr i32 %x_assign, i64 0, i64 %zext_ln73" [cnn_ip/src/cnn.c:80]   --->   Operation 96 'getelementptr' 'x_assign_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %add9_i, i5 %x_assign_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 97 'store' 'store_ln80' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 98 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla166_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_assign]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                 (alloca           ) [ 011111111111111100000]
j                   (alloca           ) [ 011111100000000000000]
i                   (alloca           ) [ 011111100000000000000]
indvar_flatten      (alloca           ) [ 011111100000000000000]
specmemcore_ln0     (specmemcore      ) [ 000000000000000000000]
specmemcore_ln0     (specmemcore      ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
icmp_ln73           (icmp             ) [ 011111111111111000000]
add_ln73            (add              ) [ 001111100000000000000]
br_ln73             (br               ) [ 000000000000000000000]
j_load              (load             ) [ 000000000000000000000]
i_load              (load             ) [ 000000000000000000000]
i_1                 (add              ) [ 000000000000000000000]
icmp_ln76           (icmp             ) [ 011111111100000000000]
select_ln73         (select           ) [ 001111100000000000000]
select_ln73_2       (select           ) [ 011111111111110000000]
zext_ln73_1         (zext             ) [ 001100000000000000000]
j_cast2             (zext             ) [ 000000000000000000000]
vla166_i_addr       (getelementptr    ) [ 001000000000000000000]
vla166_i_load       (load             ) [ 011111111100000000000]
mul_ln73            (mul              ) [ 000010000000000000000]
j_cast              (zext             ) [ 000010000000000000000]
add_ln78            (add              ) [ 000000000000000000000]
zext_ln78           (zext             ) [ 000000000000000000000]
weight2_addr        (getelementptr    ) [ 000001000000000000000]
weight2_load        (load             ) [ 000000100000000000000]
bitcast_ln78        (bitcast          ) [ 011100011100000000000]
j_1                 (add              ) [ 000000000000000000000]
ifzero              (icmp             ) [ 011111111111111111111]
br_ln76             (br               ) [ 000000000000000000000]
store_ln73          (store            ) [ 000000000000000000000]
store_ln73          (store            ) [ 000000000000000000000]
store_ln76          (store            ) [ 000000000000000000000]
sum_load            (load             ) [ 000000000000000000000]
select_ln73_1       (select           ) [ 011011100011111000000]
mul6_i              (fmul             ) [ 011011100011111000000]
zext_ln73           (zext             ) [ 011111100000001111111]
bias2_addr          (getelementptr    ) [ 001000000000001000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
specloopname_ln75   (specloopname     ) [ 000000000000000000000]
sum_1               (fadd             ) [ 010111100000000111110]
bias2_load          (load             ) [ 000100000000000100000]
bitcast_ln80        (bitcast          ) [ 010011100000000011110]
store_ln78          (store            ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
add9_i              (fadd             ) [ 001000000000000000001]
x_assign_addr       (getelementptr    ) [ 000000000000000000000]
store_ln80          (store            ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
ret_ln0             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla166_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla166_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_assign">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_assign"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_73_1_VITIS_LOOP_76_2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="sum_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="vla166_i_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla166_i_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla166_i_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="weight2_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="14" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight2_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight2_load/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bias2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias2_addr/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias2_load/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="x_assign_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="7"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_addr/20 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln80_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/10 add9_i/15 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="4"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6_i/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 add9_i "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln73_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln73_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln76_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="9" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln73_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln73_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln73_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_cast2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="2"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln78_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln78_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="5"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="ifzero_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln73_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="5"/>
<pin id="248" dir="0" index="1" bw="14" slack="5"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln73_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="5"/>
<pin id="252" dir="0" index="1" bw="6" slack="5"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln76_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="5"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sum_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="8"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln73_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="8"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln73_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="12"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln80_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln78_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="14"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/15 "/>
</bind>
</comp>

<comp id="282" class="1007" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/1 add_ln78/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="0"/>
<pin id="314" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln73_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln73_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="5"/>
<pin id="325" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln76_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="8"/>
<pin id="330" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="333" class="1005" name="select_ln73_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="2"/>
<pin id="335" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln73 "/>
</bind>
</comp>

<comp id="339" class="1005" name="select_ln73_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="5"/>
<pin id="341" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="select_ln73_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="zext_ln73_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="1"/>
<pin id="347" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="vla166_i_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="1"/>
<pin id="352" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vla166_i_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="vla166_i_load_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="4"/>
<pin id="357" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="vla166_i_load "/>
</bind>
</comp>

<comp id="360" class="1005" name="j_cast_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="1"/>
<pin id="362" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="365" class="1005" name="weight2_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight2_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="weight2_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight2_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="bitcast_ln78_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln78 "/>
</bind>
</comp>

<comp id="380" class="1005" name="ifzero_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="7"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln73_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="mul6_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i "/>
</bind>
</comp>

<comp id="394" class="1005" name="zext_ln73_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="7"/>
<pin id="396" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="399" class="1005" name="bias2_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="1"/>
<pin id="401" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bias2_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="bias2_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias2_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="bitcast_ln80_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="181" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="187" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="184" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="199" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="258"><net_src comp="235" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="281"><net_src comp="140" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="215" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="224" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="294"><net_src comp="64" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="301"><net_src comp="68" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="308"><net_src comp="72" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="315"><net_src comp="76" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="322"><net_src comp="169" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="175" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="331"><net_src comp="193" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="336"><net_src comp="199" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="342"><net_src comp="207" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="348"><net_src comp="215" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="353"><net_src comp="80" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="358"><net_src comp="87" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="363"><net_src comp="224" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="368"><net_src comp="93" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="373"><net_src comp="100" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="378"><net_src comp="231" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="383"><net_src comp="240" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="262" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="392"><net_src comp="136" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="397"><net_src comp="269" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="402"><net_src comp="106" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="407"><net_src comp="113" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="412"><net_src comp="273" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight2 | {}
	Port: bias2 | {}
	Port: x_assign | {20 }
 - Input state : 
	Port: cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2 : vla166_i | {1 2 }
	Port: cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2 : weight2 | {4 5 }
	Port: cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2 : bias2 | {13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln73 : 2
		add_ln73 : 2
		br_ln73 : 3
		j_load : 1
		i_load : 1
		i_1 : 2
		icmp_ln76 : 2
		select_ln73 : 3
		select_ln73_2 : 3
		zext_ln73_1 : 4
		mul_ln73 : 5
		j_cast2 : 4
		vla166_i_addr : 5
		vla166_i_load : 6
	State 2
	State 3
		add_ln78 : 1
	State 4
		zext_ln78 : 1
		weight2_addr : 2
		weight2_load : 3
	State 5
	State 6
		mul6_i : 1
		ifzero : 1
		br_ln76 : 2
		store_ln76 : 1
	State 7
	State 8
	State 9
		select_ln73_1 : 1
	State 10
	State 11
	State 12
	State 13
		bias2_addr : 1
		bias2_load : 2
	State 14
	State 15
		add9_i : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_132      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_136      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln73_fu_199  |    0    |    0    |    9    |
|  select  | select_ln73_2_fu_207 |    0    |    0    |    6    |
|          | select_ln73_1_fu_262 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln73_fu_175   |    0    |    0    |    17   |
|    add   |      i_1_fu_187      |    0    |    0    |    14   |
|          |      j_1_fu_235      |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln73_fu_169   |    0    |    0    |    12   |
|   icmp   |   icmp_ln76_fu_193   |    0    |    0    |    11   |
|          |     ifzero_fu_240    |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_282      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln73_1_fu_215  |    0    |    0    |    0    |
|          |    j_cast2_fu_219    |    0    |    0    |    0    |
|   zext   |     j_cast_fu_224    |    0    |    0    |    0    |
|          |   zext_ln78_fu_227   |    0    |    0    |    0    |
|          |   zext_ln73_fu_269   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   348   |   837   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln73_reg_323   |   14   |
|  bias2_addr_reg_399  |    5   |
|  bias2_load_reg_404  |   32   |
| bitcast_ln78_reg_375 |   32   |
| bitcast_ln80_reg_409 |   32   |
|       i_reg_305      |    6   |
|   icmp_ln73_reg_319  |    1   |
|   icmp_ln76_reg_328  |    1   |
|    ifzero_reg_380    |    1   |
|indvar_flatten_reg_312|   14   |
|    j_cast_reg_360    |   14   |
|       j_reg_298      |    9   |
|    mul6_i_reg_389    |   32   |
|        reg_140       |   32   |
| select_ln73_1_reg_384|   32   |
| select_ln73_2_reg_339|    6   |
|  select_ln73_reg_333 |    9   |
|      sum_reg_291     |   32   |
| vla166_i_addr_reg_350|    9   |
| vla166_i_load_reg_355|   32   |
| weight2_addr_reg_365 |   14   |
| weight2_load_reg_370 |   32   |
|  zext_ln73_1_reg_345 |   14   |
|   zext_ln73_reg_394  |   64   |
+----------------------+--------+
|         Total        |   469  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_132    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_132    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_136    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_282    |  p0  |   3  |   6  |   18   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   298  || 11.3546 ||    73   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   837  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   73   |
|  Register |    -   |    -   |   469  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   11   |   817  |   910  |
+-----------+--------+--------+--------+--------+
