

## Table of contents
* [General Info](#general-information)
* [Components](#components)
* [Schematic](#schematic)
* [Acknowledgements](#acknowledgements)


## General Information
1. Command validation functionality
2. Memory access capability via a unified 

1. Reorder buffer
2. Ld / St memory access queue 





## Components
### Reorder Buffer
* Replace register file
* Queue => fills in issue command <br>
       =>empties serially when the command in the queue head has completed. 

### Ld / St memory access queue







## Schematic



## Acknowledgements
* This project was created for the requirements of the lesson Computer Architecture



