/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_0z[1] ? celloutsig_0_0z[2] : celloutsig_0_6z[5];
  assign celloutsig_0_20z = celloutsig_0_5z[6] ? celloutsig_0_7z[0] : celloutsig_0_17z;
  assign celloutsig_1_0z = ~(in_data[155] & in_data[102]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z[12] & celloutsig_0_5z[9]);
  assign celloutsig_0_30z = ~(celloutsig_0_17z & celloutsig_0_12z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[188]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[2] | celloutsig_1_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_10z[1] | celloutsig_0_17z);
  assign celloutsig_1_8z = ~((in_data[117] | celloutsig_1_0z) & (celloutsig_1_7z | in_data[174]));
  assign celloutsig_1_19z = ~((celloutsig_1_10z[6] | celloutsig_1_13z[3]) & (celloutsig_1_12z | celloutsig_1_8z));
  assign celloutsig_0_16z = ~((celloutsig_0_12z | in_data[64]) & (celloutsig_0_0z[2] | celloutsig_0_6z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_16z | celloutsig_0_16z) & (celloutsig_0_3z[4] | celloutsig_0_5z[6]));
  assign celloutsig_1_9z = { celloutsig_1_5z[8:4], celloutsig_1_8z, celloutsig_1_6z } & { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_12z } & celloutsig_0_0z;
  assign celloutsig_0_12z = in_data[57:46] == { celloutsig_0_7z[8:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[48:47], celloutsig_0_0z } === { in_data[37:36], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[20:1] === { in_data[66:60], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } || celloutsig_1_5z[6:2];
  assign celloutsig_0_15z = { celloutsig_0_8z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } || { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[136:128], celloutsig_1_0z } * in_data[164:155];
  assign celloutsig_0_7z = { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_0z } * { celloutsig_0_5z[7:5], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[33:30], celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = - { celloutsig_1_1z[5:1], celloutsig_1_3z };
  assign celloutsig_0_0z = ~ in_data[76:74];
  assign celloutsig_0_33z = ~ { celloutsig_0_19z[1], celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~ in_data[104:102];
  assign celloutsig_0_6z = ~ { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_0_8z = ~ { celloutsig_0_7z[4:3], celloutsig_0_2z };
  assign celloutsig_0_10z = ~ { celloutsig_0_7z[7:3], celloutsig_0_2z };
  assign celloutsig_0_11z = ~ { in_data[69:66], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_7z = celloutsig_1_1z[2] & in_data[186];
  assign celloutsig_1_18z = celloutsig_1_12z & celloutsig_1_6z;
  assign celloutsig_0_1z = in_data[94] & in_data[10];
  assign celloutsig_0_17z = celloutsig_0_10z[2] & celloutsig_0_13z;
  assign celloutsig_1_5z = { celloutsig_1_1z[6:4], celloutsig_1_4z, celloutsig_1_0z } ^ { in_data[124:118], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_9z[4:0] ^ { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_11z[4:2], celloutsig_0_17z } ^ { celloutsig_0_10z[2:0], celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_10z = { celloutsig_1_5z[8:2], celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_5z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign { out_data[7], out_data[8], out_data[6:3], out_data[0], out_data[2], out_data[9], out_data[12:10] } = ~ { celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_3z[3:1] };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, out_data[2] };
endmodule
