"<html><head>\n    <meta content=\"text/html; charset=iso-8859-1\" http-equiv=\"content-type\">\n    <title>Professor Kevin Skadron</title>\n  </head>\n  <body style=\"                            background-color: white;\">\n    <p>&nbsp;</p>\n    <table width=\"100%\">\n      <tbody>\n        <tr>\n          <td valign=\"top\"><img src=\"http://www.cs.virginia.edu/%7Eskadron/images/pics/skadron_headshotcropped_2013.jpg\" alt=\"\" align=\"left\" border=\"0\" height=\"200\" hspace=\"9\">\n          </td>\n          <td valign=\"top\" width=\"100%\">\n            <center> <i>\"Sequentiality is an illusion\"</i> </center>\n            <hr noshade=\"noshade\" size=\"3\"> <b><font size=\"+2\">Kevin Skadron</font></b>\n            <br>\n            <i><font size=\"+0\">Harry Douglas Forsyth Professor and Department\n                Chair, Computer Science <br>\n                Director, Center for Research on Intelligent Storage and\n                Processing in Memory (CRISP)<br>\n                Director, Center for Automata Processing (CAP)</font></i>\n            <hr noshade=\"noshade\" size=\"3\"> <br>\n            <a href=\"http://www.cs.virginia.edu\">Department of Computer Science</a>\n            <br>\n            <a href=\"http://www.cs.virginia.edu/%7Eseas\">School of Engineering\n              and Applied Science</a> <br>\n            <a href=\"http://www.virginia.edu\">University of Virginia</a> <br>\n            85 Engineer's Way, Rice Hall, Box 400740 <br>\n            <a href=\"http://www.virginia.edu/cville.html\">Charlottesville</a>,\n            VA 22904-4740 <br>\n            <br>\n            Office: Rice 521 <br>\n            Phone: (434) 982-2042 <br>\n            Fax: (434) 982-2214\n            <p>Email for departmental/chair matters: deptchair@cs.virginia.edu <br>\n              Email for personal matters: skadron@cs.virginia.edu </p>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\">\n            <center> <br>\n              <font size=\"-1\">(<a href=\"#classes\">classes</a> | <a href=\"#bio\">bio</a>\n                | <a href=\"#gradnote\">note to grad-student/summer-intern\n                  applicants</a> | <a href=\"#research_summary\">research summary</a>\n                | <a href=\"#pubs\">selected publications</a> | <a href=\"#software\">software</a>)</font>\n            </center>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3>&nbsp;&nbsp;Areas of Interest</h3>\n          </td>\n          <td valign=\"top\">Computer architecture and computational science,\n            especially pertaining to multi-core and multi-threaded chip\n            architectures and novel heterogeneous processor organizations;\n            automata processing; architectures for managing power, temperature,\n            and reliability; and architectural modeling and simulation\n            methodology. </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"classes\"></a>&nbsp;&nbsp;Classes</h3>\n          </td>\n          <td valign=\"top\">\n            <p>Undergraduate courses taught - highlights:</p>\n            <ul style=\"margin-top: 0px; margin-bottom: 0px;\">\n              <li>CS 433: Advanced Computer Architecture - fall 2005 (as CS 451,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs451\">organized\n                  around a survey of microprocessor architectures</a>); spring\n                2007 (introduced CUDA programming); spring 2009 (revised to\n                focus more heavily on parallel architecture and parallel\n                programming and including another <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs433_s09_processors\">survey\n                  of important architectures</a>)</li>\n              <li>CS 414/4414:&nbsp; Operating Systems, spring <a href=\"http://toolkit.virginia.edu/cgi-local/tk/UVa_SEAS_2002_Spring_C_S414-1/\">2002</a>,\n                <a href=\"https://toolkit.itc.virginia.edu/cgi-local/tk/UVa_SEAS_2004_Spring_C_S414-1\">2004</a>,\n                <a href=\"https://toolkit.itc.virginia.edu/cgi-local/tk/UVa_SEAS_2005_Spring_C_S414-1\">2005</a>,\n                <a href=\"https://toolkit.itc.virginia.edu/cgi-local/tk/UVa_SEAS_2006_Spring_C_S414-1\">2006</a>,\n                fall 2008 (revised with a stronger focus on concurrency), fall\n                2010, spring 2012</li>\n            </ul>\n            <p>Graduate courses taught - highlights: </p>\n            <ul style=\"margin-top: 0px; margin-bottom: 0px;\">\n              <li>CS 6190:&nbsp; Computer Science Perspectives - fall 2012,\n                2013, 2014, 2015, 2016, 2017, 2018</li>\n              <li>CS 6354 (formerly 654): Graduate Computer Architecture - fall\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs654/cs654_00\">2000</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs654/cs654_01\">2001</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs654\">2002</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs654\">2003</a>,\n                <a href=\"https://toolkit.itc.virginia.edu/cgi-local/tk/UVa_SEAS_2004_Fall_C_S654-1\">2004</a>,\n                2009, and spring 2013, 2014 (featuring a <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs6354_f09_processors\">survey\n                  of some major parallel architectures</a>)</li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Eskadron/cs6501_f11/index.html\">CS\n                  6501</a>: Special Topics in Computer Architecture:\n                Heterogeneous and Scalable Computing, fall 2011</li>\n              <li>CS 754: Advanced Computer Architecture (Multicore\n                Architectures and Programming Models), fall 2006</li>\n              <li>CS 851/8501: Special Topics in Computer Architecture, fall\n                1999, spring 2000, spring 2001, spring 2002, fall 2004, most\n                recently spring 2010 (<a href=\"http://www.cs.virginia.edu/%7Eskadron/CS8501_s10.html\">CS\n                  8501: Special Topics in Computer Science - Scalable Processor\n                  Architectures</a>)</li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Eskadron/cs8535_s11\">CS\n                  8535</a>: Advanced Computer Architecture: Dark Silicon, spring\n                2011</li>\n            </ul>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"bio\"></a>&nbsp;Biographical Sketch</h3>\n          </td>\n          <td valign=\"top\"><img src=\"images/decoration/K-red.jpg\" alt=\"K\" align=\"left\" border=\"0\" height=\"36\" width=\"36\">evin\n            Skadron has been on the faculty at <a href=\"http://www.virginia.edu/\">University\n              of Virginia</a> since 1999. He received his B.S. in Electrical and\n            Computer Engineering and B.A. in Economics from <a href=\"http://www.rice.edu/\">Rice\n              University</a> in 1994, and his Ph.D. in Computer Science from <a href=\"http://www.princeton.edu/\">Princeton\n              University</a> in 1999. He spent the 2007-08 academic year on\n            sabbatical at NVIDIA Research. He became department chair in 2012.\n            He also helped found and serves as director for the <a href=\"http://www.cap.virginia.edu/\">U.Va.\n              Center for Automata Processing (CAP)</a> and the <a title=\"CRISP website\" href=\"https://crisp.engineering.virginia.edu/\">Center\n              for Research on Intelligent Storage and Processing in Memory\n              (CRISP)</a>.<br>\n            <p>Skadron is the recipient of the 2011 ACM SIGARCH Maurice Wilkes\n              Award and a Fellow of the IEEE and ACM.&nbsp; For the year\n              2003-04, he was named a <a href=\"http://trc.virginia.edu/Programs/UTF/UTF.htm\">University\n                of Virginia Teaching Fellow</a>.&nbsp; Among other professional\n              activities, he is co-founder and editorial board member of&nbsp; <a href=\"http://comp-arch-letters.org\">IEEE\n                Computer Architecture Letters</a>, for which he served as\n              associate editor-in-chief from 2001-2009 and editor-in chief from\n              2010-2012, and as associate editor from 2012-2016.&nbsp; He served\n              on the editorial board of <i><a href=\"http://www.computer.org/portal/site/micro/index.jsp\">IEEE\n                  Micro</a> </i> from 2004-2012 and as co-founder/co-editor\n              (with Kevin Rudd) of its \"Prolegomena\" column, as\n              secretary-treasurer of ACM's <a href=\"http://www.sigarch.org\">SIGARCH</a>\n              from 2007-2011, as technical program co-chair of <a href=\"http://www.pactconf.org/pact06\">PACT\n                2006</a>, general co-chair for <a href=\"http://moss.csc.ncsu.edu/pact02/\">PACT\n                2002</a> and <a href=\"http://www.microarch.org/micro37\">MICRO-37</a>,&nbsp;\n              and on numerous technical program committees.&nbsp; </p>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"gradnote\"></a>Note to postdoc, graduate student and\n              summer-intern applicants</h3>\n          </td>\n          <td valign=\"top\"><i>International summer-intern requests: </i>Due to\n            visa complexities, undergraduate summer interns from outside the US\n            are typically not feasible.&nbsp; I get a very large number of these\n            requests; please understand that I generally cannot respond\n            personally.\n            <p><i>Inquiries from prospective graduate students</i>: Due to the\n              large number of these inquiries, please understand that I am not\n              able to respond to form letters.&nbsp; But I am always happy to\n              discuss mutual research interests!&nbsp; Potential applicants may\n              also want to read more about <a href=\"http://www.cs.virginia.edu/%7Eskadron/advising_philosophy.html\">my\n                advising philosophy</a>.</p>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"research_summary\"></a>&nbsp;&nbsp;Research</h3>\n          </td>\n          <td valign=\"top\">My research currently focuses on how to design\n            multicore architectures in the presence of severe physical\n            constraints, especially thermal, power delivery, process variations,\n            and wear-out. We are chiefly focusing on these issues in the context\n            of asymmetric and heterogeneous designs, which provide the best\n            balance between high single-thread performance, high throughput for\n            parallel tasks, and high performance on critical functions. To\n            address these challenges, we are taking a variety of approaches:\n            <ul>\n              <li>New capabilities and programming models for the Micron\n                Automata Processor (AP) architecture.&nbsp; We are one of the\n                first academic institutions to be able to work with this novel\n                architecture and with seed support from Micron, have created the\n                <a href=\"http://www.cap.virginia.edu/\">Center for Automata\n                  Processing</a> (CAP). For example, our early work so far has\n                demonstrated the effectiveness of the AP for frequent-itemset\n                mining (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wang_ap_arm_ipdps15.pdf\">IPDPS'15</a>),\n                sequential pattern mining (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/CF16_SPM_AP.pdf\">CF'16</a>),\n                and entity resolution (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/bo_ap_er_asbd15.pdf\">ASBD'15</a>),\n                we have developed a new programming language (RAPID) for inexact\n                pattern matching (in <a title=\"RAPID ASPLOS paper\" href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/asplos16-rapid.pdf\">ASPLOS'16</a>),&nbsp;\n                we have developed a new benchmark suite (<a href=\"https://github.com/hplp/AutomataZoo\">AutomataZoo</a>)\n                for automata processing, and we have developed a new,\n                end-to-end, open-source research framework (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/mnrl-tech-report.pdf\">MNCaRT</a>)\n                for automata-processing research.</li>\n              <li>New heterogeneous architectures, including accelerators and\n                reconfigurable units (e.g., our work on <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/raw16.pdf\">crypto\n                  processors</a>), and new design-space exploration tools such\n                as <a href=\"http://liangwang.github.io/lumos/\">Lumos</a> to\n                help understand the right mixture of heterogeneous units</li>\n              <li>Comparing GPU, FPGA, and AP efficiency for diverse application\n                characteristics (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/che_sasp08.pdf\">SASP'08\n                  paper</a>)</li>\n              <li>Developing new programming abstractions to simplify\n                programming for heterogeneous systems (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_stencil_ics09.pdf\">ICS'09</a>/<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_ijpp_preprint.pdf\">IJPP'11</a>,&nbsp;\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/Trellis_june13.pdf\">JPDC'13-Trellis</a>,\n                and <a title=\"RAPID ASPLOS paper\" href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/asplos16-rapid.pdf\">ASPLOS'16-RAPID</a>\n                papers)</li>\n              <li>Developing the <a href=\"http://lava.cs.virginia.edu/wiki/rodinia\">Rodinia</a>\n                benchmark suite of applications with both optimized GPU and\n                multicore-CPU implementations of a diverse set of\n                applications&nbsp; (see our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/rodinia_iiswc10.pdf\">IISWC'10</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/rodinia_iiswc09.pdf\">IISWC'09</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cuda_jpdc08.pdf\">JPDC'08</a>\n                papers and <a href=\"http://www.cs.virginia.edu/%7Eskadron/rodinia_asplos10.html\">ASPLOS\n                  2010 tutorial</a>) -- also support for the SPECaccel&nbsp;\n                benchmark suite, which incorporates over half of the Rodinia\n                suite.&nbsp; Look for a new release later this year, with new\n                benchmarks.</li>\n              <li>Exploring scaling implications for power delivery (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/zhang_pads_isca2014.pdf\">\n                  ISCA'14</a> paper) and fault tolerance (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/svalinn_ieeemicro2013.pdf\">IEEE\n                  Micro'13</a> paper), and exploring new runtime reliability <i>management\n                  </i>techniques to balance performance and wear-out (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/ieeemicro05_banking.pdf\">IEEE\n                  Micro'05 paper</a>), cope with transient faults (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gh2006.pdf\">GH'06</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/sheaffer_gh2007.pdf\">GH'07</a>\n                papers for GPUs) and take advantage of coarse-grained\n                reconfigurable resources (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meyer_date11.pdf\">DATE'11</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cases11.pdf\">CASES'11</a>\n                papers)</li>\n              <li>Developing new power delivery modeling capabilities (e.g., see\n                our VoltSpot <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/zhang_pads_isca2014.pdf\">\n                  ISCA'14</a> paper) and exploring new optimization techniques\n                (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/WalkingPads-ASPDAC2014Camera_preprint.pdf\">ASP-DAC'14</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/zhang_pads_isca2014.pdf\">DAC'14</a>\n                papers)</li>\n              <li>Developing new design-space exploration capabilities that\n                reduce simulation requirements, such as genetically programmed\n                response surfaces (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gprs_dac08.pdf\">DAC'08\n                  paper</a> and <a href=\"http://www.cs.berkeley.edu/%7Ehcook/gprs.html\">software</a>)\n                and <font face=\"Times New Roman\"><a href=\"http://liangwang.github.io/lumos/\">Lumos</a></font>.</li>\n              <li>Developing novel temperature-aware design techniques (e.g. our\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hpca06_li.pdf\">HPCA'06</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/thermal_granularity_dac08.pdf\">DAC'08</a>,\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/asymm_semitherm10.pdf\">SEMI-THERM'10</a>\n                papers), and new temperature modeling capabilities in <a href=\"http://lava.cs.virginia.edu/HotSpot\">HotSpot</a>&nbsp;\n                (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hotspot_tc08.pdf\">IEEE.\n                  Trans. Computers'08</a> and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/huang_thermal_ispass09.pdf\">ISPASS'09</a>\n                papers, and most recently HotSpot 6.0, described in this <font face=\"Times New Roman\"><font face=\"Times New Roman,serif\"><font face=\"Times New Roman,serif\"><font face=\"Times New Roman\"><font face=\"Times New Roman,serif\"><font face=\"Times New Roman\"><font face=\"Times New Roman,serif\"><font face=\"Times New Roman\"><a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/HotSpot60_TR.pdf\">technical\n                                  report</a></font></font></font></font></font></font></font></font>)</li>\n            </ul>\n            <p>In prior work, my group has: </p>\n            <ul>\n              <li>Evaluated technology scaling limits and implications (e.g.,\n                2007 <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/skadron_cstb_sep07_dist.pdf\">presentation</a>\n                to the NRC CSTB study on \"<span class=\"text\"><span id=\"lbProject0\"><a href=\"http://www8.nationalacademies.org/cp/projectview.aspx?key=48765\">Sustaining\n                      Growth in Computing Performance</a>,</span></span>\" our\n                paper in IEEE Micro on scaling with design constraints <font face=\"Times New Roman\">(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/huang_bigchips_micro11_preprint.pdf\">preprint\n                    pdf</a>), and our \"Implications of Dim Silicon paper (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wang_lumos_ieeemicro_2013.pdf\">preprint\n                    pdf</a>)</font>)</li>\n              <li>New cache organizations for many cores (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/tarjan_sharing_tracker_sc10.pdf\">SC'10</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_iccd09.pdf\">ICCD'09</a>\n                papers), cache-conscious thread scheduling (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_ipdps10.pdf\">IPDPS'10</a>\n                paper), and cache-conscious data layout for heterogeneous\n                systems (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/sc11_dymaxion_dist.pdf\">SC'11</a>)</li>\n              <li>Explored how to most effectively use texture, constant,\n                per-block shared memory, and other features that GPUs and GPU\n                languages such as CUDA provide (e.g., see our <a href=\"http://doi.acm.org/10.1145/1365490.1365500\">ACM\n                  Queue'08</a>, <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cuda_jpdc08.pdf\">JPDC'08</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/boyer_leukocyte_ipdps09.pdf\">IPDPS'09</a>,\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_stencil_ics09.pdf\">ICS'09</a>/<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_ijpp_preprint.pdf\">IJPP'11</a>\n                papers)</li>\n              <li>Developed new techniques to make SIMD architectures more\n                effective in the presence of irregular data structures or\n                irregular parallelism (see our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_robustsimd_ipdps12.pdf\">IPDPS'12</a>,\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_dws_isca10.pdf\">ISCA'10</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/tarjan_sc09.pdf\">SC'09</a>\n                papers)</li>\n              <li>Developed the first publicly available architectural simulator\n                for GPUs, <a href=\"http://qsilver.cs.virginia.edu/\">Qsilver</a>\n                (see our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/qsilver_gh04.pdf\">GH'04</a>\n                paper)</li>\n              <li>Developed improved power map derivation using thermal maps\n                (e.g., our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/qi_t2p_iccd10.pdf\">ICCD'10</a>\n                paper)</li>\n              <li>A new, pre-RTL floorplanning algorithm (see our <font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/archfp\">ArchFP</a></font>\n                software)</li>\n              <li>New temperature <i>sensing</i> and thermal-management\n                capabilities (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/itherm06_counters.pdf\">ITEHRM'06</a>\n                and follow-on <a href=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5341477&amp;arnumber=5255230&amp;count=14&amp;index=10\">IEEE\n                  Trans. Computers</a> papers; see also our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/kong_dtmsurvey_csur.pdf\">ACM\n                  Computing Surveys paper on dynamic thermal management</a> and\n                \"prolegomenon\" in <i>IEEE Micro</i>)</li>\n              <li>Described new techniques for coherence, including <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_iccd09.pdf\">bypassing\n                  coherence for private data</a> and a simplified form of \"<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/tarjan_sharing_tracker_sc10.pdf\">sharing\n                  tracker</a>\" coherence for avoiding refetch of shared,\n                read-only data</li>\n              <li>Dynamic combination or \"federation\" of <i>scalar </i>cores\n                to support runtime variations in ILP and DLP (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/federation_dac08.pdf\">DAC'08\n                  </a>and follow-on <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/boyer_federation_taco.pdf\">ACM\n                  TACO</a> papers)</li>\n              <li>New, lightweight out-of-order execution techniques with much\n                better performance/mm<sup>2</sup> and performance/watt (see our\n                <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/boyer_federation_taco.pdf\">ACM\n                  TACO</a> paper - lightweight OO was an enabling technique for\n                federation)</li>\n              <li>Described new power management techniques, especially in the\n                context of real-time constraints, spanning a variety of\n                application types from multimedia (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/mpeg_asilomar06.pdf\">Asilomar'06\n                  paper</a>) to multi-tier e-commerce workloads (e.g. our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/horvath_multitier_pact08.pdf\">PACT'08\n                  paper</a>)</li>\n              <li>Described <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/taco_bpred_sep05.pdf\">a\n                  new form of hybrid neural branch predictor</a></li>\n              <li>Described <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/bpred_power_hpca02.abstract.html\">power-management\n                  techniques for branch prediction</a> that do not impede\n                prediction accuracy or performance and shown the importance of\n                branch prediction for energy efficiency</li>\n              <li>Evaluated the optimal energy-efficient scaling of <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/smt_islped04.pdf\">microarchitectural\n                  structure sizes for simultaneous multithreading (SMT)</a></li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Emc2zk/pubs/taco_2006.abstract.html\">Evaluated\n                  whether trace caches are energy efficient</a> </li>\n              <li>Explored how current <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/semitherm05-security.pdf\">power\n                  and thermal management features may expose security\n                  vulnerabilities</a></li>\n              <li>Developed new reliability <i>modeling</i> capabilities (e.g.\n                our <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hotspot_tc08.pdf\">IEEE\n                  TVLSI'07 paper</a>)</li>\n              <li>Shown the value of control theory in managing adaptive\n                hardware structures, <font color=\"#000000\">including <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cases_dvs.abstract.html\">controlling\n                    the DVS setting for a multimedia workload</a>; <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wmpi_decay.abstract.html\">setting\n                    the decay interval for leakage-power management using cache\n                    decay</a>; and <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/thermal_ct_hpca02.abstract.html\">thermal\n                    regulation</a></font></li>\n              <li>New techniques for <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/mrrl_ispass03.abstract.html\">fast\n                  and provably accurate warm-up when moving between many smaller\n                  samples</a> in cycle-accurate simulations&nbsp; </li>\n            </ul>\n            <p>These research projects have stimulated several innovations in\n              our computer architecture courses, including the development of a\n              <a href=\"http://www.cs.virginia.edu/%7Eskadron/cs854_uproc_survey\">Microprocessor\n                Survey Course</a> (also described in a <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/survey_course_sigcse02.abstract.html\">paper\n                at SIGCSE</a>) and the use of <a href=\"http://doi.acm.org/10.1145/1365490.1365500\">CUDA</a>\n              to teach both concurrency and parallel architecture. </p>\n            <p>This work is currently supported by the <a href=\"http://www.nsf.gov\">National\n                Science Foundation</a> under grant no. CCF-1629450 (XPS) and\n              CCF-1619127; by CRISP, one of six centers in JUMP, a Semiconductor\n              Research Corporation program sponsored by MARCO and DARPA; the\n              Virginia CIT CRCF program under grant MF16-032-IT and MF17-027-IT;\n              Xilinx; and equipment donations and extended loans from <a href=\"http://www.micron.com/\">Micron</a>,\n              <a href=\"http://www.nvidia.com/\">Xilinx, NVIDIA</a>, <a href=\"http://www.amd.com\">AMD</a>,\n              and <a href=\"http://www.hp.com\">Hewlett Packard</a>.&nbsp; The <a href=\"http://www.cap.virginia.edu/\">U.Va.\n                Center for Automata Processing (CAP)</a> is supported in part by\n              <a href=\"http://www.micron.com\">Micron</a>.</p>\n            <p>Prior support has come from the <a href=\"http://www.nsf.gov\">National\n                Science Foundation</a> under grant nos. ITR-0082671, CCR-0133634\n              (CAREER), CCR-0105626, EIA-0224434, DOS-0306404, CCF-0429765,\n              CNS-0509245, CNS-0551630 (CRI), IIS-0612049, CNS-0615277,\n              CCF-0903471 (MCDA), CNS-0916908 (ARRA), CCF-1451571, EF-1124931\n              and CCF-1116673; C-FAR, one of six centers of STARnet, a\n              Semiconductor Research Corporation program sponsored by MARCO and\n              DARPA; DARPA MTO (PERFECT program) under contract\n              HR0011-13-C-0022; DARPA IIO (VMR program) under contract\n              FA8750-12-C-0181; the <a href=\"http://www.aro.army.mil\">Army\n                Research Office</a> under grant no. W911NF-04-1-0288;&nbsp;the <a href=\"http://www.src.org\">Semiconductor\n                Research Corporation</a> under task no. 1607, 1972 and 2042; the\n              Virginia CIT CRCF program under grant MF14S-021-IT; grants from\n              AMD Research, Intel Research, NVIDIA Research, NEC Labs, <a href=\"http://www.research.ibm.com\">IBM\n                Research</a>;&nbsp; and an Excellence Award from the University\n              of Virginia Fund for Excellence in Science and Technology\n              (FEST).&nbsp; Additional support has been provided by William A.\n              Ballard Fellowships for John W. Haskins and David Tarjan, a\n              University of Virginia Award for Excellence in Scholarship in the\n              Sciences &amp; Engineering for David Tarjan and Jiayuan Meng, an\n              ATI graduate fellowship for Jeremy Sheaffer, an NVIDIA Ph.D.\n              fellowship for Jiayuan Meng, a GRC/AMD Ph.D. fellowship for\n              Michael Boyer, and an ARCS Scholarship for Jack Wadden. </p>\n            <p>Please note that any opinions, findings, and conclusions or\n              recommendations expressed in this material are those of the\n              author(s) and do not necessarily reflect the views of the funding\n              agencies.</p>\n            <p><b>Current Graduate Students:</b></p>\n            <ul>\n              <li>Faizan Ahmad</li>\n              <li>Alif Ahmed</li>\n              <li>Chunkun Bo</li>\n              <li>Oluwole Jaiyeoba</li>\n              <li>Marzieh Lenjani</li>\n              <li>Reza Rahimi</li>\n              <li>Elaheh Sadredini</li>\n              <li>Farzana Siddique</li>\n              <li>Trey West</li>\n              <li>Lingxi Wu</li>\n            </ul>\n            <p><b>Current Research Staff:</b></p>\n            <ul>\n              <li>Tho Nguyen, Managing Director, Center for Automata Processing</li>\n            </ul>\n            <p><a href=\"http://www.cs.virginia.edu/%7Eskadron/lava_alumni.html\">LAVA\n                alumni - postdocs, graduate students, undergraduate students</a></p>\n            <b><a name=\"otherlinks\"></a>Other links:</b>\n            <ul style=\"margin-top: 0px; margin-bottom: 0px;\">\n              <li>Birds-of-a-feather session at SC'09 on \"Benchmark Suite\n                Construction for Multicore and Accelerator Architectures\" - <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/benchmarking_BoF_SC09.pdf\">slides</a>\n              </li>\n              <li><font face=\"Times New Roman\">Birds-of-a-feather session at\n                  SC'09 on \"The Art of Performance Tuning for CUDA and Manycore\n                  Architectures\" with Paulius Micikevicius (NVIDIA) and David\n                  Tarjan (NVIDIA Research) - <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cuda_tuning_bof_sc09_final.pdf\">slides</a></font></li>\n              <li><a href=\"http://www.gpgpu.org/asplos2008/\">Tutorial on NVIDIA\n                  GPU programming</a> (CUDA), with David Luebke (NVIDIA\n                Research), Michael Garland (NVIDIA Research), and John Owens (UC\n                Davis), at ASPLOS-XIII, Seattle, WA, Mar. 2008.</li>\n              <li>Sept. 2007 Presentation to National Research Council CSTB\n                study on \"<span class=\"text\"><span id=\"lbProject\"><a href=\"http://www8.nationalacademies.org/cp/projectview.aspx?key=48765\">Sustaining\n                      Growth in Computing Performance</a>\" (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/skadron_cstb_sep07_dist.pdf\">slides</a>)</span></span></li>\n              <li><a href=\"http://www.eecs.harvard.edu/%7Edbrooks/tacs06\">Workshop\n                  on Temperature Aware Computer Systems</a></li>\n              <li><a href=\"http://wwwbode.cs.tum.edu/%7Eisca/tutorial.html#thermal\">Tutorial\n                  on Thermal Issues for Temperature-Aware Computer Systems</a>,\n                with David Brooks (Harvard), Antonio Gonzalez (UPC Barcelona and\n                Intel Barcelona), Lev Finkelstein (Intel Haifa), and Mircea R.\n                Stan (Univ. of Virginia), at ISCA-31, Munich Germany, June 2004.</li>\n              <li><a href=\"http://www.ac.uma.es/hpca10/tutorials.html\">Tutorial\n                  on Power-Aware Design for High-Performance Processors</a>,\n                with Jos\u00e9 Gonz\u00e1lez (Intel Barcelona), at HPCA-10, Madrid Spain,\n                Feb. 2004. </li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Eskadron/pub_chair_notes.txt\">Notes\n                  for how to be a successful conference publications chair</a>;\n                also a <a href=\"http://www.cs.virginia.edu/%7Eskadron/pub_chair_receipt.doc\">template</a>\n                (courtesy of Martin Schulz) for a receipt to send for extra-page\n                charges </li>\n              <li>A brief summary of <a href=\"http://www.cs.virginia.edu/%7Eskadron/advising_philosophy.html\">my\n                  advising philosophy</a> (Also see <a href=\"http://csl.stanford.edu/%7Echristos/new_students.html\">Good\n                  advice on how to succeed as a graduate student</a> from\n                Christos Kozyrakis's website)</li>\n              <li><a href=\"http://www.ee.princeton.edu/%7Emrm/CPUperf.html\">Position\n                  papers &amp; final report, 2001 NSF Workshop on Computer\n                  Performance Evaluation</a>, co-organized with <a href=\"http://www.ee.princeton.edu/%7Emrm\">Margaret\n                  Martonosi</a>.&nbsp; The panel's recommendations also appear\n                in an article in the Aug. 2003 issue of <a href=\"http://www.computer.org/computer/\">IEEE\n                  Computer.</a></li>\n              <li>Undergraduate work on <a href=\"http://www.cs.virginia.edu/%7Eskadron/undergrad/ckpt.descr.html\">checkpointing</a>\n                and <a href=\"http://www.cs.virginia.edu/%7Eskadron/undergrad/urban.descr.html\">urban\n                  decentralization</a>.</li>\n            </ul>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"pubs\"></a> Selected Publications</h3>\n            <small><em>Please note that papers linked here represent author\n                preprints. &nbsp; The official, published version must be\n                obtained from the publisher's website or the published print\n                copy.&nbsp; This material is presented here to ensure timely\n                dissemination of scholarly and technical work. <b>Copyright and\n                  all rights therein are retained by authors or by other\n                  copyright holders. </b>All persons copying this information\n                are expected to adhere to the terms and constraints invoked by\n                each document's copyright terms. In most cases, these works may\n                not be reposted without the explicit permission of the copyright\n                holder. Permission is given to make digital or hard copies of\n                all or part of this material without fee for personal or\n                classroom use, provided that the copies are not made or\n                distributed for profit or commercial advantage, and that copies\n                bear the appropriate copyright notice and the full bibliographic\n                citation on the first page.&nbsp; Copyrights for components of\n                this work owned by others must also be honored. To copy\n                otherwise, to republish, to post on servers, to redistribute to\n                lists, etc. requires specific permission and/or a fee.&nbsp; In\n                particular, permission to reprint/republish this material for\n                advertising or promotional purposes or for creating new\n                collective works for resale or redistribution to servers or\n                lists, or to reuse any copyrighted component of this work in\n                other works, must be obtained from the copyright owner.</em></small>\n            <p><small><em>Please note further that any opinions, findings,\n                  conclusions, or recommendations expressed in this material are\n                  those of the authors and do not necessarily reflect the views\n                  of the sponsoring agencies, employers, or publishers. </em></small></p>\n            <p><br>\n              <br>\n            </p>\n          </td>\n          <td valign=\"top\"><em></em>\n            <p class=\"MsoNormal\" style=\"text-align: justify\"><a class=\"external\" href=\"http://scholar.google.com/citations?user=Q-As1CEAAAAJ&amp;hl=en\">Google\n                Scholar Page</a></p>\n            <p class=\"MsoNormal\" style=\"text-align: justify\"><a class=\"external\" href=\"https://dblp.uni-trier.de/pers/hd/s/Skadron:Kevin\">DBLP\n                page<br>\n              </a></p>\n            <p class=\"MsoNormal\" style=\"text-align: justify\"><b><font face=\"Times New Roman\">Recent\n                  Highlights</font></b></p>\n            <ul style=\"margin-top: 0px; margin-bottom: 0px;\">\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(dynamic graph processing) </font></span>O.\n                  Jaiyeoba and K. Skadron. \u201cGraphTinker: A High Performance Data\n                  Structure for Dynamic Graph Processing.\u201d&nbsp; In <em>Proceedings\n                    of the IEEE International Parallel and Distributed\n                    Processing Symposium</em>, May 2019, to appear.</p>\n              </li>\n              <li><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                    FPGAs,&nbsp; heterogeneous architectures, accelerators) </font></span>C.\n                Bo, V. Dang, T. Xie, J. Wadden, M. Stan, and K. Skadron.\n                \"Automata Processing in Reconfigurable Architectures:\n                In-the-cloud Deployment, Cross-platform Evaluation, and Fast\n                Symbol-only Reconfiguration.\" <em>ACM Transactions on\n                  Reconfigurable Technology and Systems (TRETS)</em>, to appear.</li>\n              <p> </p>\n              <li><font color=\"#800080\" face=\"Arial Narrow\">(power delivery, IR\n                  drop, thermal) </font>S. Rahimipour, Runjie Zhang, Ke Wang,\n                K. Skadron, F. Z. Rohkani, and M. Stan. \"<span style=\"color: rgb(0, 0, 0); font-family: -webkit-standard; font-size: medium; font-style: normal; font-variant-caps: normal; font-weight: normal; letter-spacing: normal; orphans: auto; text-align: start; text-indent: 0px; text-transform: none; white-space: normal; widows: auto; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; display: inline !important; float: none;\">MTTF\n                  Enhancement Power-C4 Bump Placement Optimization.\" <em>IEEE\n                    Transactions on Very Large Scale Integration Systems (TVLSI)</em>,\n                  to appear.</span> </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, debugging) </font></span>M.\n                  Casias, K. Angstadt, T. Tracy II, K. Skadron, and W.\n                  Weimer.&nbsp; \u201cDebugging Support for Pattern-Matching\n                  Languages and Accelerators.\u201d&nbsp; In <em>Proceedings of the\n                    ACM International Conference on Architectural Support for\n                    Programming Languages and Operating Systems (ASPLOS)</em>,\n                  Apr. 2019, to appear</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators) </font></span>K.\n                  Angstadt, A. Subramaniyan, E. Sadredini, R. Rahimi, W. Weimer,\n                  K. Skadron, and R. Das.&nbsp; \u201cASPEN: A Scalable In-SRAM\n                  Architecture for Pushdown Automata.\u201d&nbsp; In <em>Proceedings\n                    of the ACM/IEEE International Symposium on Microarchitecture\n                    (MICRO)</em>, Oct. 2018.</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, benchmarks) </font></span>J.\n                  Wadden, T. Tracy II, E. Sadredini, L. Wu, C. Bo, J. Du,** Y.\n                  Zhou, M. Wallace,* J. Udall,* M. Stan, and K. Skadron.\n                  \u201cAutomataZoo: A Modern Automata Processing Benchmark Suite.\u201d\n                  In <em>Proceedings of the IEEE International Symposium on\n                    Workload Characterization (IISWC)</em>, Oct. 2018.</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, natural\n                      language processing) </font></span>E. Sadredini, D. Guo,\n                  C. Bo, R. Rahimi, K. Skadron, and H. Wang. \u201cA Scalable\n                  Solution for Rule-Based Part-of-Speech Tagging on Novel\n                  Hardware Accelerators.\u201d&nbsp; In <em>Proceedings of the ACM\n                    SIGKDD Conference on Knowledge Discovery and Data Mining\n                    (KDD)</em>, Applied Data Science track, full paper with\n                  poster presentation, Aug. 2018. <span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\n                             EN-US\"></span></p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, simulation) </font></span>K.\n                  Angstadt, J. Wadden, V. Dang, T. Xie, D. Kramp, W. Weimer, M.\n                  Stan, and K. Skadron. \u201cMNCaRT: An Open-Source,\n                  Multi-Architecture Automata-Processing Research and Execution\n                  Ecosystem.\u201d <em>IEEE Computer Architecture Letters</em>,&nbsp;\n                  published online Dec. 2017, published in print 17(1):84-87,\n                  Jan.-June 2018. DOI <a href=\"https://doi.org/10.1109/LCA.2017.2780105\">10.1109/LCA.2017.2780105</a>.\n                </p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators) </font></span>J.\n                  Wadden, K. Angstadt, and K. Skadron. \u201cCharacterizing and\n                  Mitigating Output Reporting Bottlenecks in\n                  Spatial-Reconfigurable Automata Processing Architectures.\u201d In\n                  Proceedings of the IEEE International Symposium on High\n                  Performance Computer Architecture (HPCA), Feb. 2018.</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, bioinformatics)\n                    </font></span>C. Bo, V. Dang, E. Sadredini, K.\n                  Skadron.&nbsp; \u201cSearching for Potential gRNA Off-Target Sites\n                  for CRISPR/Cas9 using Automata Processing across Different\n                  Platforms.\u201d In Proceedings of the IEEE International Symposium\n                  on High Performance Computer Architecture (HPCA), Feb. 2018. </p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      FPGAs,&nbsp; heterogeneous architectures, accelerators) </font></span>T.\n                  Xie, V. Dang, J. Wadden, K. Skadron, and M. R. Stan. \u201cREAPR:\n                  Reconfigurable Engine for Automata Processing.\u201d&nbsp; In <em>Proceedings\n                    of the International Conference on Field-Programmable Logic\n                    and Applications (FPL),</em> Sept. 2017. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/xie_reapr_fpl17.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, frequent tree\n                      mining, pattern mining) </font></span>E. Sadredini, K.\n                  Wang, and K. Skadron. \u201cFrequent Subtree Mining on the Automata\n                  Processor: Challenges and Opportunities.\u201d In <em>Proceedings\n                    of the ACM International Conference on Supercomputing (ICS)</em>,\n                  June 2017. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/sadredini_ics17.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, spatial architectures,\n                      accelerators, routing) </font></span>J. Wadden, Samira\n                  Khan, and K. Skadron. \u201cAutomata-to-Routing: An Open-Source\n                  Toolchain for Design-Space Exploration of Spatial Automata\n                  Processing Architectures.\u201d In <em>Proceedings of the IEEE\n                    International Symposium on Field-Programmable Custom\n                    Computing Machines (FCCM)</em>, Apr. 2017. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wadden_fccm17.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p><font color=\"#800080\" face=\"Arial Narrow\">(automata\n                    processing, heterogeneous architecture, accelerators,\n                    association rule mining, frequent itemset mining)</font> K.\n                  Wang, E. Sadredini, and K. Skadron.&nbsp; \"Hierarchical\n                  Pattern Mining with the Automata Processor.\"&nbsp; <em>International\n                    Journal of Parallel Programming</em>, Springer, published\n                  online Jan. 2017. DOI:<a href=\"http://www.springer.com/-/2/AVnX8oyqBAK9zfPtW3-T\">10.1007/s10766-017-0489-y</a>\n                  (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wang_ijpp_automata.pdf\">preprint\n                    pdf</a>)</p>\n              </li>\n              <li><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                    heterogeneous architectures, accelerators, entity\n                    resolution) </font></span>C. Bo, K. Wang, J. Fox, and K.\n                Skadron.&nbsp; \u201cEntity Resolution Acceleration using Micron\u2019s\n                Automata Processor. In <em>Proceedings of the 2016 IEEE\n                  International Conference on Big Data (BigData)</em>, Dec.\n                2016. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/bo_er_bigdata16.pdf\">pdf</a>)<br>\n                &nbsp;</li>\n              <li><font face=\"Times New Roman,serif\"><font color=\"#800080\" face=\"Arial Narrow\">(specialized\n                    architectures, transpose memory, signal processing) </font></font>M.\n                El-Hadedy, X. Guo, M. Margala, M. R. Stan, and K. Skadron.&nbsp;\n                \u201cDual-Data Rate Transpose-Memory Architecture Improves the\n                Performance, Power and Area of Signal-Processing Systems.\u201d&nbsp;\n                <em>Journal of Signal Processing Systems,</em> Springer,\n                published online Nov. 2016.&nbsp; DOI <a href=\"http://dx.doi.org/10.1007/s11265-016-1199-1\">10.1007/s11265-016-1199-1</a>.&nbsp;</li>\n              <li>\n                <p><font color=\"#800080\" face=\"Arial Narrow\">(automata\n                    processing, heterogeneous architecture, accelerators,\n                    association rule mining)</font> K. Wang, E. Sadredini, and\n                  K. Skadron. \"Sequential Pattern Mining with the Micron\n                  Automata Processor.\" In <em>Proceedings of the ACM\n                    International Conference on Computing Frontiers</em>, May\n                  2016. <strong>Best paper award</strong>! (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/CF16_SPM_AP.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p><font face=\"Times New Roman,serif\"><font color=\"#800080\" face=\"Arial Narrow\">(specialized\n                      architectures, encryption)</font> M. El-Hadedy, H.\n                    Mihajloska, D. Gligoroski, A. Kulkarni, D. Stroobandt and K.\n                    Skadron. \"A 16-bit Reconfigurable Encryption Processor for\n                    Pi-Cipher.\"&nbsp; In Proceedings of the 23rd Reconfigurable\n                    Architectures Workshop (RAW), in conjunction with IPDPS, May\n                    2016.&nbsp; <strong>Best paper award!</strong> (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/raw16.pdf\">pdf</a>)<strong><br>\n                    </strong></font></p>\n              </li>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(automata processing,\n                      heterogeneous architectures, accelerators, programming\n                      languages, compilers) </font></span><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\">K. Angstadt, W. Weimer, and K. Skadron.&nbsp; \"</span>RAPID Programming\n                  of Pattern-Recognition Processors.\" In <em>Proceedings of the\n                    ACM International Symposium on Architectural Support for\n                    Programming Languages and Operating Systems (ASPLOS)</em>,\n                  Apr. 2016. (<a title=\"RAPID ASPLOS paper\" href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/asplos16-rapid.pdf\">pdf</a><font face=\"Times New Roman\">\n                    | <a href=\"https://github.com/kevinaangstadt/rapid\">software</a></font>)</p>\n              </li>\n              <li>\n                <p><font color=\"#800080\" face=\"Arial Narrow\">(benchmark suites,\n                    accelerators) </font> G. Juckeland, W. Brantley, S.\n                  Chandrasekaran, B. Chapman, S. Che, M. Colgrove, H. Feng, A.\n                  Grund, R. Henschel, W-M. W. Hwu, H. Li, M. S. Mueller, M.\n                  Perimov, P. Shelepugin, K. Skadron, J. Stratton, A. Titov, K.\n                  Wang, M. van Waveren, B. Whitney, S. Wienke, R. Xu, and K.\n                  Kumaran. \"SPEC ACCEL: A Standard Application Suite for\n                  Measuring Hardware Accelerator Performance.\" In <i style=\"mso-bidi-font-style:\nnormal\">Proceedings of the Fifth International Workshop on</i> <i style=\"mso-bidi-font-style:normal\">Performance\n                    Modeling, Benchmarking and Simulation of High Performance\n                    Computer Systems (PMBS14)</i>, in conjunction with SC, Nov.\n                  2014.</p>\n              </li>\n            </ul>\n            <p><b><font face=\"Times New Roman\">Highlights from Prior Work<br>\n                </font></b></p>\n            <ul>\n              <li>\n                <p><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:\nEN-US\"><font color=\"#800080\" face=\"Arial Narrow\">(heterogeneous architectures,\n                      reconfigurable logic, design space exploration) </font></span><span style=\"font-family:&quot;Times New Roman&quot;;mso-ansi-language:EN-US\"></span>L.\n                  Wang and K. Skadron. \"Lumos+: Rapid, Pre-RTL Design Space\n                  Exploration on Accelerator-Rich Heterogeneous Architectures\n                  with Reconfigurable Logic.\"&nbsp; In <em>Proceedings of the\n                    IEEE International Conference on Computer Design (ICCD)</em>,\n                  Oct. 2016. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/iccd16_Lumos.pdf\">pdf</a>)</p>\n              </li>\n              <li><font face=\"Times New Roman,serif\"><font color=\"#800080\" face=\"Arial Narrow\">(power\n                    delivery, thermal) </font>K. Wang, K. Skadron, and M. R.\n                  Stan. \u201c Closing the Power Delivery/Heat Removal Cycle for\n                  Heterogeneous Multi-Scale Systems.\u201d In Proceedings of\n                  the&nbsp; 22nd International Workshop on Thermal\n                  Investigations of ICs (THERMINIC), Sept. 2016 (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/MultiSpot_therminic16.pdf\">pdf</a>).</font></li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(power\n                    delivery, transient voltage noise) </font> R. Zhang, K.\n                  Mazumder, B. H. Meyer, K. Wang, K. Skadron, and M. R. Stan.<span style=\"mso-spacerun:yes\">&nbsp;\n                    </span>\"Transient Voltage Noise in Charge-Recycled Power\n                  Delivery Networks for Many-Layer 3D-IC.\"<span style=\"mso-spacerun:yes\">&nbsp;\n                    </span>In <i style=\"mso-bidi-font-style:normal\">Proceedings\n                    of the ACM/IEEE International Symposium on Low Power\n                    Electronics and Design (ISLPED), </i>July 2015. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/Zhang_voltage_islped15.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(GPGPU,\n                    reliability, redundant multithreading) </font> <font face=\"Times New Roman,serif\">J.\n                    Wadden, A. Lyashevsky, S. Gurumurthi, V. Sridharan, and K.\n                    Skadron. \"Real-World Design and Evaluation of\n                    Compiler-Managed GPU Redundant Multithreading.\" In <i>Proceedings\n                      of the ACM/IEEE International Symposium on Computer\n                      Architecture</i>, June 2014.&nbsp; </font><font face=\"Times New Roman\">(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wadden_gpurmt_isca2014.pdf\">pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(power\n                    delivery, transient voltage noise) </font> <font face=\"Times New Roman,serif\">K.\n                    Wang, R. Zhang, B. H. Meyer, M. R. Stan, and K. Skadron.\n                    \"Managing C4 Placement for Transient Voltage Noise\n                    Minimization.\" In <i>Proceedings of the ACM/IEEE Conference\n                      on Design Automation (DAC)</i>, June 2014 (please download\n                    from <a href=\"http://www.cs.virginia.edu/%7Eskadron/pub_list.html\">this\n                      listing</a>).</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(power\n                    delivery, IR drop) </font> <font face=\"Times New Roman,serif\">K.\n                    Wang, R. Zhang, B. H. Meyer, K. Skadron, and M. R. Stan.\n                    \"Walking Pads: Fast Power-Supply Pad-Placement\n                    Optimization.\" In <i>Proceedings of the ACM/IEEE Asia and\n                      South Pacific Design Automation Conference (ASP-DAC)</i>,\n                    Jan. 2014. Best paper candidate. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/WalkingPads-ASPDAC2014Camera_preprint.pdf\">preprint\n                      pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(heterogeneous\n                    architecture, dark silicon) </font> L. Wang and K. Skadron.\n                  \"Implications of the Power Wall: Dim Cores and Reconfigurable\n                  Logic.\" <i>IEEE Micro </i>special issue on Dark Silicon,\n                  33(5): 40-49, Sept.-Oct. 2013.<font face=\"Times New Roman\">DOI\n                    <a href=\"http://dx.doi.org/10.1109/MM.2013.74\">10.1109/MM.2013.74</a>.\n                    (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/wang_lumos_ieeemicro_2013.pdf\">preprint\n                      pdf</a> | <a href=\"http://liangwang.github.io/lumos/\">Lumos\n                      software</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    accelerators, heterogeneous architecture, memory,\n                    performance portability) </font> <span style=\"font-family: 'Times New Roman',serif\">S.\n                    Che, J. Meng, and K. Skadron.&nbsp; \"Dymaxion++: A\n                    Directive-based API to Optimize Data Layout and Memory\n                    Mapping for Heterogeneous Systems.\"&nbsp; In <i>Proceedings\n                      of the Fourth International Workshop on Accelerators and\n                      Hybrid Exascale Systems, </i>in conjunction with IPDPS,\n                    May 2014. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/Che_AsHES_2014.pdf\">pdf</a>)\n                  </span> </p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(performance\n                    prediction, gpgpu, accelerators, manycore, heterogeneous\n                    architecture, benchmarks) </font> <font face=\"Times New Roman\">S.\n                    Che and K. Skadron.&nbsp; \"BenchFriend: Correlating the\n                    Performance of GPU Benchmarks.\" Sage <i>International\n                      Journal of High Performance Computing Applications\n                      (IJHPCA)</i>, 28(2):236-248, May 2014.(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/benchfriend_author_version.pdf\">preprint\n                      pdf</a>) </font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    accelerators, manycore, heterogeneous architecture,\n                    benchmarks) </font> <font face=\"Times New Roman,serif\">S.\n                    Che. B. M. Beckmann, S. K. Reinhardt, and K. Skadron,\n                    \"Pannotia: A Characterization of GPGPU Graph Applications,\n                    In <i>Proceedings of the IEEE International Symposium on\n                      Workload Characterization (IISWC)</i>, Sept. 2013. </font><font face=\"Times New Roman\">&nbsp;(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/Che-pannotia-iiswc2013.pdf\">pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    accelerators, manycore, heterogeneous architecture,\n                    programming models and frameworks) </font> L. Szafaryn, T.\n                  Gamblin, B. R. de Supinski, and K. Skadron. \"Trellis:\n                  Portability Across Architectures with a High-level Framework.\"\n                  Elsevier <i>Journal of Parallel and Distributed Computing</i>,\n                  73(10):1400-13, Oct. 2013. (First published online July,\n                  2013.) DOI <a href=\"http://dx.doi.org/10.1016/j.jpdc.2013.07.001\">10.1016/j.jpdc.2013.07.001</a>.\n                  (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/Trellis_june13.pdf\">preprint\n                    pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(reliability)\n                    </font> <font face=\"Times New Roman\">L. Szafaryn, B. H.\n                    Meyer, and K. Skadron. \"Evaluating the Overheads of Soft\n                    Error Protection Mechanisms in the Context of Multi-bit\n                    Errors at the Scope of a Processor Core.\" <i>IEEE Micro </i>special\n                    issue on Reliability Aware Design, 33(4):56-65, July-Aug.\n                    2013. DOI <a href=\"http://dx.doi.org/10.1109/MM.2013.68\">10.1109/MM.2013.68</a>.\n                    (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/svalinn_ieeemicro2013.pdf\">preprint\n                      pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(CPU-GPU\n                    load balancing) </font> <font face=\"Times New Roman,serif\">M.\n                    Boyer, K. Skadron, S. Che, N. Jayasena. \"Load Balancing in a\n                    Changing World: Dealing with Heterogeneity and Performance\n                    Variability. In <i>Proceedings of the ACM Conference on\n                      Computing Frontiers</i>, May 2013. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/boyer_cf2013.pdf\">pdf</a>)\n                  </font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal)\n                    </font>K. Sankaranarayanan, B. H. Meyer, W. Huang, R. J.\n                  Ribando, H. Haj-Hajiri, M. R. Stan, and K. Skadron.&nbsp;\n                  \"Architectural Implications of Spatial Thermal\n                  Filtering.\"&nbsp; Elsevier <i>Integration, the VLSI Journal</i>,\n                  46(1):44-56, Jan. 2013.<font face=\"Times New Roman\">DOI <a href=\"http://dx.doi.org/10.1016/j.vlsi.2011.12.002\">10.1016/j.vlsi.2011.12.002</a>\n                    (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/sankaranarayanan_thermal_integration12.pdf\">preprint\n                      pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(floorplanning,\n                    thermal, power delivery) </font> <span style=\"font-family: 'Times New Roman',serif\">G.\n                    Faust, R. Zhang, K. Skadron, M.R. Stan, and B. Meyer.\n                    \"ArchFP: Rapid Prototyping of pre-RTL Floorplans.\" In <em>Proceedings\n                      of the IFIP/IEEE International Conference on Very Large\n                      Scale Integration (VLSI-SoC)</em>, Oct. 2012. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/ArchFP2012.pdf\">pdf</a>\n                    | <a href=\"http://lava.cs.virginia.edu/archfp\">ArchFP\n                      software)</a> </span></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(SIMD,\n                    cache, branch divergence) </font> <span style=\"font-family: 'Times New Roman',serif\">J.\n                    Meng, J. W. Sheaffer, and K. Skadron.&nbsp; \"Robust SIMD:\n                    Dynamically Adapted SIMD Width and Multi-Threading\n                    Depth.\"&nbsp; In <i>Proceedings of the IEEE International\n                      Parallel &amp; Distributed Processing Symposium (IPDPS)</i>,\n                    May 2012. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_robustsimd_ipdps12.pdf\">pdf</a>)&nbsp;\n                    </span></p> </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(datacenter\n                    co-scheduling, cache) </font> <span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">J.\n                    Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa.&nbsp;\n                    \"BubbleUp: Increasing Sensible Co-locations for Improved\n                    Utilization in Modern Warehouse Scale Computers.\" &nbsp; In\n                    <i>Proceedings of the ACM/IEEE International Symposium on\n                      Microarchitecture (MICRO)</i>, Dec. 2011.</span> <span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/mars_micro2011.pdf\">pdf</a>)</span>&nbsp;\n                  Also in <i>IEEE Micro</i> \"Top Picks from 2011 Architecture\n                  Conferences.\"</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    accelerators, heterogeneous architecture, memory,\n                    performance portability) </font> <span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">S.\n                    Che, J. W. Sheaffer, and K. Skadron.&nbsp; \"Dymaxion:\n                    Optimizing Memory Access Patterns for Heterogeneous\n                    Systems.\"&nbsp; In <i>Proceedings of the ACM/IEEE\n                      International Conference for High Performance Computing,\n                      Networking, Storage and Analysis (SC)</i>, Nov. 2011. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/sc11_dymaxion_dist.pdf\">pdf</a>)</span></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(reliability,\n                    fault tolerance, redundant execution) </font> <span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">B.\n                    Meyer, B. Calhoun, J. Lach, and K. Skadron.&nbsp;\n                    \"Cost-effective Safety and Fault Localization using\n                    Distributed Temporal Redundancy.\"&nbsp; In <i>Proceedings\n                      of the ACM/IEEE International Conference on Compilers,\n                      Architectures, and Synthesis for Embedded Systems (CASES)</i>,\n                    Oct. 2011. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/cases11.pdf\">pdf</a>)\n                  </span> </p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal,\n                    power, scaling, dark silicon) </font> <span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">W.\n                    Huang, K. Rajamani, M. R. Stan, and K. Skadron.&nbsp;\n                    \"Scaling with Design Constraints -- Predicting the Future of\n                    Big Chips.\"&nbsp; <i>IEEE Micro</i> special issue on Big\n                    Chips, 31(4):16-29, July/Aug. 2011, DOI </span> <a target=\"_blank\" href=\"http://dx.doi.org/10.1109/MM.2011.42\">10.1109/MM.2011.42</a><span style=\"font-size: 12.0pt; font-family: 'Times New Roman',serif\">.\n                  </span><font face=\"Times New Roman\">(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/huang_bigchips_micro11_preprint.pdf\">preprint\n                      pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(manycore,\n                    GPU architecture, power) </font> <font face=\"Times New Roman\">M.\n                    Gebhart, D. R. Johnson, D. Tarjan, S. W. Keckler, W. J.\n                    Dally, E. Lindholm, and K. Skadron. \"Energy-efficient\n                    Mechanisms for Managing Thread Context in Throughput\n                    Processors.\"&nbsp; In <i>Proceedings of the ACM/IEEE\n                      International Symposium on Computer Architecture (ISCA), </i>June\n                    2011. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gebhart_isca11.pdf\">pdf</a>)\n                  </font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    accelerators, manycore, heterogeneous architecture,\n                    benchmarks) </font> <font face=\"Times New Roman\">S. Che,\n                    J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K.\n                    Skadron.&nbsp; \"A Characterization of the Rodinia Benchmark\n                    Suite with Comparison to Contemporary CMP Workloads.\"&nbsp;\n                    In Proceedings of the IEEE International Symposium on\n                    Workload Characterization (IISWC), Dec. 2010. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/rodinia_iiswc10.pdf\">pdf</a>)\n                  </font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(manycore,\n                    dynamic cores) </font> <span style=\"font-size: 12.0pt; font-family: Times New Roman\">M.\n                    Boyer, D. Tarjan, K. Skadron.&nbsp; \"Federation: Boosting\n                    Per-Thread Performance of Throughput-Oriented Manycore\n                    Architectures.\"&nbsp; <i>ACM Transactions on Architecture\n                      and Code Optimization (TACO), </i>7(4):1-38, Dec. 2010,\n                    DOI <a href=\"http://dx.doi.org/10.1145/1880043.1880046\">10.1145/1880043.1880046</a>.\n                    (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/boyer_federation_taco.pdf\">preprint\n                      pdf</a>)</span></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(manycore,\n                    cache, coherence) </font> <font face=\"Times New Roman\">D.\n                    Tarjan and K. Skadron.&nbsp; \"The Sharing Tracker: Using\n                    Ideas from Cache Coherence Hardware to Reduce Off-Chip\n                    Memory Traffic with Non-Coherent Caches.\"&nbsp; In </font><i><span style=\"font-size: 12.0pt; font-family: Times New Roman\">Proceedings\n                      of the</span></i><span style=\"font-size: 12.0pt; font-family: Times New Roman\"><i>ACM/IEEE\n                      International Conference for High Performance Computing,\n                      Networking, Storage and Analysis (SC)</i></span><font face=\"Times New Roman\">,\n                    Nov. 2010. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/tarjan_sharing_tracker_sc10.pdf\">pdf</a>)\n                  </font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(SIMD,\n                    cache, branch divergence) </font> <font face=\"Times New Roman\">J.\n                    Meng, D. Tarjan, and K. Skadron.&nbsp; \"</font>Dynamic Warp\n                  Subdivision for Integrated Branch and Memory Divergence\n                  Tolerance.\"&nbsp; In <i>Proceedings of the 37th ACM/IEEE\n                    International Symposium on Computer Architecture</i>, June\n                  2010. <font face=\"Times New Roman\">(<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_dws_isca10.pdf\">pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(manycore,\n                    cache, coherence) </font> <span style=\"font-size: 12.0pt; font-family: Times New Roman\">J.\n                    Meng and K. Skadron \"Avoiding Cache Thrashing due to Private\n                    Data Placement in Last-Level Cache for Manycore\n                    Scaling.\"&nbsp; In <i>Proceedings of the IEEE International\n                      Conference on Computer Design</i> (ICCD), pp. 282-88, Oct.\n                    2009. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/meng_iccd09.pdf\">pdf</a>)</span></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(power,\n                    real-time, control theory) </font> T. Horvath and K.\n                  Skadron.&nbsp; \"Multi-mode Energy Management for Multi-tier\n                  Server Clusters.\"&nbsp; In <i>Proceedings of the\n                    ACM/IEEE/IFIP International Conference on Parallel\n                    Architectures and Compilation Techniques (PACT)</i>, pp.\n                  270-79, Oct. 2008.&nbsp; (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/horvath_pact08_preprint.pdf\">preprint\n                    pdf</a>) </p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal)\n                    </font> W. Huang, K. Sankaranarayanan, K. Skadron, R. J.\n                  Ribando, and M. R. Stan.&nbsp; \"Accurate, Pre-RTL\n                  Temperature-Aware Processor Design Using a Parameterized,\n                  Geometric Thermal Model.\"&nbsp; <i>IEEE Transactions on\n                    Computers</i>, 57(9):1277-88, Sept. 2008, DOI\n                  10.1109/TC.2008.64. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hotspot_tc08.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu,\n                    fpga, accelerators, heterogeneous architecture) </font> S.\n                  Che, J. Li, J. W. Sheaffer, K. Skadron, and J. Lach.\n                  \"Accelerating Compute Intensive Applications with GPUs and\n                  FPGAs.\" In <i>Proceedings of the IEEE Symposium on\n                    Application Specific Processors (SASP)</i>, <font face=\"Times New Roman\">pp.\n                    101-07, </font>June 2008. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/che_sasp08.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(simulation\n                    methodology) </font> H. Cook and K. Skadron. \"Predictive\n                  Design Space Exploration Using Genetically Programmed Response\n                  Surfaces.\" In <i>Proceedings of the ACM/IEEE Conference on\n                    Design Automation (DAC)</i>, June 2008. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gprs_dac08.pdf\">pdf</a>)\n                </p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(gpgpu)\n                    </font> <span style=\"font-family: Times New Roman\">J.\n                    Nickolls, I. Buck, M. Garland, K. Skadron.&nbsp; \"Scalable\n                    Parallel Programming with CUDA.\"&nbsp; <i>ACM Queue</i>,\n                    6(2):40-53, Mar.-Apr. 2008.&nbsp; <a href=\"http://doi.acm.org/10.1145/1365490.1365500\">DOI\n                      10.1145/1365490.1365500</a> (<a href=\"http://doi.acm.org/10.1145/1365490.1365500\">pdf</a>)</span></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(parameter\n                    variations, multicore, thermal, power, leakage)</font> E.\n                  Humenay, D. Tarjan, and K. Skadron.&nbsp; \"Impact of Process\n                  Variations on Multicore Performance Symmetry.\"&nbsp; In <i>Proceedings\n                    of the 2007 Conference on Design, Automation and Test in\n                    Europe (DATE)</i>, pp. 1653-58, Apr. 2007.&nbsp; (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/pv_date07.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(reliability,\n                    thermal) </font>Z. Lu, W. Huang, M. Stan, K. Skadron, and\n                  J. Lach.&nbsp; \"Interconnect Lifetime Prediction for\n                  Reliability-Aware Systems.\"&nbsp; <i>IEEE Transactions on\n                    VLSI Systems</i>, 15(2):159-72, Feb. 2007.&nbsp; (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/lu_tvlsi07.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(branch\n                    prediction, trace cache, power) </font>M. Co, D. A.B.\n                  Weikle, and K. Skadron. \"Evaluating Trace Cache Energy\n                  Efficiency.\" <i>ACM Transactions on Architecture and Code\n                    Optimization (TACO), </i><span style=\"font-size: 12.0pt; font-family: Times New Roman\">3(4):450-76,\n                    Dec. 2006</span><i>. </i>(<a href=\"http://www.cs.virginia.edu/%7Emc2zk/pubs/taco_2006.abstract.html\">Abstract</a>\n                  | <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/co_taco06.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(graphics\n                    architecture, reliability) </font>J. W. Sheaffer, D. P.\n                  Luebke, and K. Skadron. \"The Visual Vulnerability Spectrum:\n                  Characterizing Architectural Vulnerability for Graphics\n                  Hardware.\" In <i>Proceedings of Eurographics/ACM Graphics\n                    Hardware 2006 (GH)</i>, pp. 9-16, Sept. 2006. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gh2006.pdf\">pdf</a>)</p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal)\n                    </font>S. W. Chung and K. Skadron. \"Using on-Chip Event\n                  Counters for High-Resolution, Real-Time Temperature\n                  Measurements.\" In <i>Proceedings of the IEEE/ASME Tenth\n                    Intersociety Conference on Thermal and Thermomechanical\n                    Phenomena in Electronic Systems (ITHERM), June</i> 2006. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/itherm06_counters.pdf\">pdf</a>)</p>\n              </li>\n              <li><font color=\"#800080\" face=\"Arial Narrow\">(thermal) </font>W.\n                Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron,\n                and M. R. Stan.&nbsp; \u201cHotSpot: A Compact Thermal Modeling\n                Methodology for Early-Stage VLSI Design.\u201d&nbsp;<em> IEEE\n                  Transactions on Very Large Scale Integration (VLSI) Systems</em>,\n                14(5):501-513, May 2006. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hotspot_tvlsi06.pdf\">pdf</a>)&nbsp;\n                <strong><a href=\"https://scholar.google.com/scholar/metrics.html#classicpapers\">Google\n                    Scholar Classic Paper</a> in in Computer Hardware Design for\n                  2006 (3rd most cited paper).</strong></li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(multi-core\n                    architecture, power, thermal) </font>Y. Li, B. C. Lee, D.\n                  Brooks, Z. Hu, and K. Skadron.&nbsp; \"CMP Design Space\n                  Exploration Subject to Physical Constraints.\"&nbsp; In <i>Proceedings\n                    of the <font face=\"Times New Roman\">Twelfth </font></i><font face=\"Times New Roman\"><i>IEEE\n                      International Symposium on High Performance Computer\n                      Architecture (HPCA), </i>pp. 15-26, Feb. 2006. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hpca06_li.pdf\">pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(branch\n                    prediction) </font>D. Tarjan and K. Skadron. \"Merging Path\n                  and Gshare Indexing in Perceptron Branch Prediction.\" <i>ACM\n                    Transactions on Architecture and Code Optimization</i>,\n                  Sept. 2005, 2(3):280-300. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/taco_bpred_sep05.pdf\">pdf</a>)\n                </p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal,\n                    security) </font> <font face=\"Times New Roman\">P. Dadvar\n                    and K. Skadron.&nbsp; \"Potential Thermal Security\n                    Risks.\"&nbsp; In <i>Proceedings of the IEEE Semiconductor\n                      Thermal Measurement, Modeling, and Management Symposium\n                      (Semi-Therm 21)</i>, pp. 229-34, Mar. 2005.&nbsp; (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/semitherm05-security.pdf\">pdf</a></font>)</p>\n              </li>\n              <li>\n                <p class=\"MsoPlainText\" style=\"text-align: justify; text-indent: 0in; margin-left: 0in\"><font color=\"#800080\" face=\"Arial Narrow\">(thermal)\n                    </font> <span style=\"font-family: Times New Roman\">K.\n                    Skadron, K. Sankaranarayanan, S. Velusamy, D. Tarjan, M.R.\n                    Stan, and W. Huang.&nbsp; \"Temperature-Aware\n                    Microarchitecture: Modeling and Implementation.\"&nbsp; <i>ACM\n                      Transactions on Architecture and Code Optimization</i>,\n                    1(1):94-125, Mar. 2004.</span><font face=\"Times New Roman\">&nbsp;\n                    (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/thermal_taco04.pdf\">pdf</a>)</font></p>\n              </li>\n              <li>\n                <p class=\"MsoNormal\" style=\"text-align: justify\"><font color=\"#800080\" face=\"Arial Narrow\">(leakage\n                    power) </font> <font face=\"Times New Roman\">Y. Li, D.\n                    Parikh, Y. Zhang, K. Sankaranarayanan, M. R. Stan, and K.\n                    Skadron.&nbsp; \"State-Preserving vs. Non-State-Preserving\n                    Leakage Control in Caches.\"&nbsp; In <i>Proceedings of the\n                      2004 Design, Automation and Test in Europe (DATE)\n                      Conference</i>, pp. 22-27, Feb. 2004.&nbsp; (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/lkg_date04.pdf\">pdf</a>)\n                    [<a href=\"http://lava.cs.virginia.edu/HotLeakage\">HotLeakage\n                      software home page</a>]</font></p>\n              </li>\n              <li><font color=\"#800080\" face=\"Arial Narrow\">(power, real-time) </font>\n                <font face=\"Times New Roman\">V. Sharma, A. Thomas, T.\n                  Abdelzaher, Z. Lu, and K. Skadron.&nbsp; \"Power-Aware QoS\n                  Management on Web Servers.\"&nbsp; In <i>Proceedings of the\n                    24th International Real-Time Systems Symposium</i>, pp.\n                  63-72, Dec. 2003. (<a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/webqos_rtss03.pdf\"><span style=\"text-decoration: none\">pdf</span></a>)<i>\n                    (<b>Best student paper!)</b></i></font></li>\n              <li>\n                <p class=\"MsoPlainText\" style=\"text-align: justify; text-indent: 0in; margin-left: 0in\"><font color=\"#800080\" face=\"Arial Narrow\">(branch\n                    prediction) </font> <font face=\"Times New Roman\">Z. Lu, J.\n                    Lach, M. Stan, and K. Skadron.&nbsp; \"Alloyed Branch\n                    History: Combining Global and Local Branch History for\n                    Robust Performance.\" <i>International Journal of Parallel\n                      Programming</i>, Kluwer, 31(2):137-77, Apr. 2003.&nbsp; (<a href=\"Papers/alloy_ijpp.pdf\">pdf</a>\n                    | <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/alloy_ijpp03.abstract.html\">Abstract</a>)</font></p>\n              </li>\n              <li>\n                <p align=\"justify\"><font color=\"#800080\" face=\"Arial Narrow\">(write\n                    buffers) </font><font face=\"Times New Roman\">K. Skadron and\n                    D.W. Clark. \"Design Issues and Tradeoffs for Write Buffers.\"\n                    In <i>Proceedings of the Third International Symposium on\n                      High-Performance Computer Architecture</i>, pp. 144-55,\n                    February 1997. (<a href=\"http://www.cs.princeton.edu/%7Eskadron/papers/hpca3_wrt_buf.ps\">postscript</a>\n                    | <a href=\"http://www.cs.princeton.edu/%7Eskadron/papers/hpca3_wrt_buf.pdf\">pdf</a>\n                    | <a href=\"http://www.cs.princeton.edu/%7Eskadron/papers/hpca3_wrt_buf.abstract.html\">abstract</a>)\n                  </font></p>\n              </li>\n              <br>\n              <a href=\"http://www.cs.virginia.edu/%7Eskadron/pub_list.html\">Complete\n                list of Skadron's publications (deprecated)</a><br>\n            </ul>\n          </td>\n        </tr>\n        <tr>\n          <td colspan=\"2\"><br>\n          </td>\n        </tr>\n        <tr>\n          <td valign=\"top\">\n            <h3><a name=\"software\"></a> Software Releases</h3>\n          </td>\n          <td valign=\"top\">\n            <ul style=\"margin-top: 0px; margin-bottom: 0px;\">\n              <li><a href=\"https://github.com/hplp/AutomataZoo\">AutomataZoo</a>\n                - a new benchmark suite for automata processing (replaces\n                ANMLZoo)</li>\n              <li><a href=\"https://github.com/kevinaangstadt/mnrl\">MNRL</a> - a\n                specification language for finite state machines</li>\n              <li><a href=\"https://github.com/kevinaangstadt/MNCaRT\">MNCaRT</a>\n                - an end-to-end research toolkit for automata processing across\n                multiple processing platforms</li>\n              <li><a href=\"https://github.com/jackwadden/Automata-to-Routing\">ATR</a>\n                - Automata-to-routing - an adaptation of VPR for automata\n                processing on spatial architectures</li>\n              <li><a href=\"https://github.com/jackwadden/VASim\">VASim</a> - An\n                engine for cross-platform automata processing, supporting CPU,\n                FGPA, Micron AP, and coming soon, GPU</li>\n              <li><font face=\"Times New Roman,serif\"><font face=\"Times New Roman\"><a href=\"https://github.com/vqd8a/iNFAnt2\">iNFAnt2</a>\n                    - a GPU NFA execution engine</font></font></li>\n              <li><font face=\"Times New Roman,serif\"><a href=\"https://github.com/jackwadden/ANMLZoo\">ANMLZoo</a>\n                  - A benchmark suite for automata processing&nbsp;</font></li>\n              <li><a href=\"https://github.com/kevinaangstadt/rapid\">RAPID</a> -\n                a C-like programming language for inexact pattern matching&nbsp;</li>\n              <li><font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/VoltSpot/\">VoltSpot\n                    software</a><font face=\"Times New Roman,serif\">- now version\n                    2!</font></font></li>\n              <li><font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/HotSpot\">HotSpot\n                    software</a> - now version 6!</font></li>\n              <li><font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/HotLeakage\">HotLeakage\n                    software</a></font></li>\n              <li><font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/archfp\">ArchFP\n                    software</a></font></li>\n              <li><font face=\"Times New Roman\"><a href=\"http://lava.cs.virginia.edu/wiki/rodinia\">Rodinia\n                    Benchmarks Wiki</a> - now version 3!</font></li>\n              <li><font face=\"Times New Roman\"><a href=\"http://liangwang.github.io/lumos/\">Lumos</a></font></li>\n              <li><font face=\"Times New Roman\"><a href=\"https://sites.google.com/site/mv5sim/\">MV5</a>\n                  simulator - a modification of M5 supporting SIMD and\n                  multithreaded architectures</font></li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Eth8k/downloads/\">DelayDVS\n                  and ClusterControlWare</a> - software for power management in\n                multi-tier servers (based on this <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/horvath_pact08_preprint.pdf\">PACT'08\n                  paper</a>)</li>\n              <li><a href=\"http://www.cs.berkeley.edu/%7Ehcook/gprs.html\">Genetically\n                  Programmed Response Surfaces Toolkit</a> (based on this <a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/gprs_dac08.pdf\">DAC'08\n                  paper</a>)</li>\n              <li><a href=\"http://qsilver.cs.virginia.edu/\">Qsilver</a></li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Ejm6dg/amberbbv/amberbbv.htm\">AmberBBV,\n                  for generating basic block vectors (e.g. for use with </a> <a href=\"http://www.cs%20e.ucsd.edu/%7Ecalder/simpoint/\">SimPoint</a>)\n                from Amber traces (part of the CHUD tools).</li>\n              <li><a href=\"../%7Ejwh6q/mrrl-web/\">MRRL tools</a></li>\n              <li><a href=\"http://www.cs.virginia.edu/%7Eskadron/Papers/hydrascalar_tcca.abstract.html\">HydraScalar</a></li>\n            </ul>\n          </td>\n        </tr>\n      </tbody>\n    </table>\n    <img src=\"http://www.cs.virginia.edu/%7Eskadron/images/lines/owl-line.gif\" height=\"35\" width=\"100%\">\n    <font size=\"-1\"><br>\n      <i>Last updated: 27 Feb. 2019</i><br>\n      <i><a href=\"http://www.cs.virginia.edu\">Return to CS home page</a></i> </font>\n    <p>Email web page comments to <a href=\"mailto:webman@cs.virginia.edu\">webman@cs.virginia.edu</a>\n      <br>\n      Email CS admission inquiries to <a href=\"mailto:inquiry@cs.virginia.edu\">inquiry@cs.virginia.edu</a>\n      <br>\n      <a href=\"http://www.cs.virginia.edu/copyright.html\">\u00a9</a><i>1999-2019,\n        Kevin Skadron</i> <br>\n      Thanks to Joseph Calandrino for help with the design of this website. </p>\n  \n\n</body></html>"