{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523992221107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523992221111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 14:10:20 2018 " "Processing started: Tue Apr 17 14:10:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523992221111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523992221111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523992221112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523992222046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ray_lut " "Found entity 1: ray_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 2 2 " "Found 2 design units, including 2 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 y_ang_lut " "Found entity 1: y_ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233363 ""} { "Info" "ISGN_ENTITY_NAME" "2 x_ang_lut " "Found entity 2: x_ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233363 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523992233363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 7 7 " "Found 7 design units, including 7 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_real " "Found entity 4: div_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "5 dot_product_scale " "Found entity 5: dot_product_scale" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "6 normalize_vector " "Found entity 6: normalize_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""} { "Info" "ISGN_ENTITY_NAME" "7 sqrt_real " "Found entity 7: sqrt_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg " "Found entity 1: sphere_reg" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523992233383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rayx_fix lut.sv(47) " "Verilog HDL Implicit Net warning at lut.sv(47): created implicit net for \"rayx_fix\"" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rayy_fix lut.sv(48) " "Verilog HDL Implicit Net warning at lut.sv(48): created implicit net for \"rayy_fix\"" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dPhi ang_lut.sv(133) " "Verilog HDL Implicit Net warning at ang_lut.sv(133): created implicit net for \"dPhi\"" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Write_Index frame_buffer.sv(14) " "Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for \"Write_Index\"" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Read_Index frame_buffer.sv(15) " "Verilog HDL Implicit Net warning at frame_buffer.sv(15): created implicit net for \"Read_Index\"" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "radsq collision_detection.sv(21) " "Verilog HDL Implicit Net warning at collision_detection.sv(21): created implicit net for \"radsq\"" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523992233383 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final_top_level.sv(36) " "Verilog HDL Instantiation warning at final_top_level.sv(36): instance has no name" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1523992234308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523992234359 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "State final_top_level.sv(16) " "Verilog HDL warning at final_top_level.sv(16): object State used but never assigned" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1523992234360 "|final_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "State_n final_top_level.sv(16) " "Verilog HDL or VHDL warning at final_top_level.sv(16): object \"State_n\" assigned a value but never read" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523992234360 "|final_top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_CLK 0 final_top_level.sv(11) " "Net \"VGA_CLK\" at final_top_level.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523992234491 "|final_top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "State.Reset 0 final_top_level.sv(16) " "Net \"State.Reset\" at final_top_level.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523992234491 "|final_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sphere_reg sphere_reg:firstsph " "Elaborating entity \"sphere_reg\" for hierarchy \"sphere_reg:firstsph\"" {  } { { "final_top_level.sv" "firstsph" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colmap\"" {  } { { "final_top_level.sv" "colmap" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:cd\"" {  } { { "final_top_level.sv" "cd" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 collision_detection.sv(21) " "Verilog HDL assignment warning at collision_detection.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992234569 "|final_top_level|collision_detection:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_scale collision_detection:cd\|dot_product_scale:vdxc " "Elaborating entity \"dot_product_scale\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\"" {  } { { "collision_detection.sv" "vdxc" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_real collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x " "Elaborating entity \"mult_real\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\"" {  } { { "vector.sv" "x" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real collision_detection:cd\|sqrt_real:rbsqrt " "Elaborating entity \"sqrt_real\" for hierarchy \"collision_detection:cd\|sqrt_real:rbsqrt\"" {  } { { "collision_detection.sv" "rbsqrt" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga\"" {  } { { "final_top_level.sv" "vga" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "final_top_level.sv" "fb" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992234651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 frame_buffer.sv(14) " "Verilog HDL assignment warning at frame_buffer.sv(14): truncated value with size 10 to match size of target (1)" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992237725 "|final_top_level|frame_buffer:fb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 frame_buffer.sv(15) " "Verilog HDL assignment warning at frame_buffer.sv(15): truncated value with size 10 to match size of target (1)" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992237725 "|final_top_level|frame_buffer:fb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_write increment_write:comb_4 " "Elaborating entity \"increment_write\" for hierarchy \"increment_write:comb_4\"" {  } { { "final_top_level.sv" "comb_4" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992241851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_ang_lut y_ang_lut:yang " "Elaborating entity \"y_ang_lut\" for hierarchy \"y_ang_lut:yang\"" {  } { { "final_top_level.sv" "yang" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992241863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ang_lut.sv(13) " "Verilog HDL assignment warning at ang_lut.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992241865 "|final_top_level|y_ang_lut:yang"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_ang_lut x_ang_lut:xang " "Elaborating entity \"x_ang_lut\" for hierarchy \"x_ang_lut:xang\"" {  } { { "final_top_level.sv" "xang" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992241891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dPhi ang_lut.sv(133) " "Verilog HDL or VHDL warning at ang_lut.sv(133): object \"dPhi\" assigned a value but never read" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523992241895 "|final_top_level|x_ang_lut:xang"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ang_lut.sv(133) " "Verilog HDL assignment warning at ang_lut.sv(133): truncated value with size 32 to match size of target (1)" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992241895 "|final_top_level|x_ang_lut:xang"}
{ "Warning" "WSGN_EMPTY_SHELL" "x_ang_lut " "Entity \"x_ang_lut\" contains only dangling pins" {  } { { "final_top_level.sv" "xang" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 39 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1523992241896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_lut ray_lut:rl " "Elaborating entity \"ray_lut\" for hierarchy \"ray_lut:rl\"" {  } { { "final_top_level.sv" "rl" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523992241913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 lut.sv(43) " "Verilog HDL assignment warning at lut.sv(43): truncated value with size 49 to match size of target (32)" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992242256 "|final_top_level|ray_lut:rl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 lut.sv(44) " "Verilog HDL assignment warning at lut.sv(44): truncated value with size 49 to match size of target (32)" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992242257 "|final_top_level|ray_lut:rl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 lut.sv(45) " "Verilog HDL assignment warning at lut.sv(45): truncated value with size 49 to match size of target (32)" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992242257 "|final_top_level|ray_lut:rl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lut.sv(47) " "Verilog HDL assignment warning at lut.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992242257 "|final_top_level|ray_lut:rl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lut.sv(48) " "Verilog HDL assignment warning at lut.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523992242258 "|final_top_level|ray_lut:rl"}
