.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000001100000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000001000000000000000000000000000000000000100110000000
000000000000000000000000000000001110000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000011111000000000000000000
000000000000100000000000000111001100010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000110111101011101101111010000000100
000000000000000000000010001011111100001011100000000000
000000000100000001100000000111011100001100110000000000
000000000000001001100000000000000000110011000000000000
000010100000001011100000000000000000000000000000000000
000001000000001011100000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000111000111100011100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000101100000000000000000000
000000000001010000000010100000000001000000001000000000
000000000000100111000100000000001000000000000000000000
000000000010000111100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000011001000111100001000000100
000000000000000000000000000000000000111100000010000010

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000111100000000101111100000010000000000000
000000000000000000100000000000000000001001000000000010
001000000000000000000000010000011010010000100110000000
000000000000000000000011101101001110010100000000000001
000000000000000011100111010000011110000000000100000111
000000000000000000000110001111000000000010000010000101
000100000000000111100000000000011001010000100111000000
000100000000001001100011101101011011010100000000000000
000000000000000000000010000101000000000000000101000000
000000000000000000000000000000100000000001000001000001
000000000000000001100000000000001010000100000110000000
000000000000000001000000000000010000000000000010000000
000000000001010000000010000001001011000000100110000001
000000000000101111000000000000011100101000010000000000
000001000000001000000000000000001010010000000110000000
000010100000000001000000001011001011010110000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
011000000000000101100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000001000000010000000001001001100110000000000
110000000000000101000000000000001111110011000000100000
000000000000000000000000001111011101011111100000000000
000000000000000000000000001011111111011111010000000000
000000000000000101000000000000011100000100000100000000
000000000000000111100000000000000000000000000000000000
000000000000100001100110010000000001000010000000000000
000000000000010000000011010011001000000010100000000000
000000000001001000000110111101000000000001000000000000
000000000000000101000010100111000000000011000001000000
000000000000000101000011100111100000000000010000000000
000000000000000000000011100111101111000010110000000000

.logic_tile 6 1
000001000000000001100111001101001111101011010100000000
000000000000010000000100000011001110000111010000000000
011001000000000001100000010111111100110110100100000000
000000100000000000000010000011001000110100010000000000
110010100000001000000000011011101011110110100100000000
110001000000000001000010000111111100110100010000000000
000000000000000001100000010011011011010000100000000000
000000001000000001000010000000001110101000000000000000
000000000110000101000010101011011111110110100100000000
000000000000000111000000000111101100110100010000000000
000000000000000000000010000011111111110011110100000000
000000000000001101000000001001001000100001010000000000
000001000001010000000011001101111011101011010100000000
000010000000000101000000000011101110000111010000000000
000000000000001101000000000001101100001001000000000000
000000000000000001100000000001100000000101000000000000

.logic_tile 7 1
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001101000000000000001000
011000000000000000000000010101100001000000001000000000
000000000000000000000011100000001011000000000000000000
110000000000000000000000000111101001001100111000000000
110010101010000000000000000000101001110011000000000001
000001001000000111100111110101101001001100111000000000
000010000010000000000011100000101110110011000000000000
000000001000000001000000000011001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000011101001001100110000000000
000000000001000000000010010000101011110011000000000000
000000000000000000000111000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000100011000011110000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000001101101001001010000000000
000000000000000000000000000011011011001000000000000000
011000000000000011100111010000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000000000000000000111101011011001011000000000000000
000000000000000000000000001101001111101000000000000000
000000000000001001000011101101101011000000000000000000
000000000000001011100100000101011001000100000000000000
000000000000001101100110000000000000000000000000000000
000010100000000101000000000000000000000000000011000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000110001101101011000000000000000000
000000001000000000000000000101011001001000000000000000

.logic_tile 9 1
000000000000000000000000000011001010001101000100000000
000010100000000000000010000011100000001100000001000000
011000000000001011100110010000001110010000000100000000
000000000000000111100010001101001101010110100000100000
010000000000101000000110011101111001000000000000000000
010000000000000101000010100111101111000001000000000000
000000000000001000000000011111111111000000000000000000
000000000000000001000011110001011011010000000000000000
000000000000001000000111011011011100001101000110000000
000000000000000001000010000011100000001100000000000000
000001000000001001100000001001101011010000010000000000
000010101110000001010000000101011110010000100000000000
000000000000000001100000000001101101010000000110000000
000000000000000000000000000000111001101001010000000000
000000000000001011100010011001101101010000010000000000
000100000000000011000010001111011110010000100000000000

.ramb_tile 10 1
000001000000001011100111100001001100000001
000010001110011111000011101111010000000000
011000000001000000000111001011011100000001
000000000000000000000111100011110000000000
010000000000100000000011101101001100000000
110000000000001111000000000011010000000100
000001000000000111000000010111111100000000
000010101110000000100011011111110000000010
000000000000000000000111010101101100000000
000000000000000000000011110001110000010000
000000000000001001000111010001111100000000
000000000000000011000011001001110000100000
000000000000000000000011001001101100000000
000000000000010000000111100111110000100000
010000000000000101000111101001011100000000
110000000000000000100000001011110000000001

.logic_tile 11 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100011000001000000001000000000
000000000000000000010000000000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000101000010100000101100000000000000000000
000000000001000101000000000111000000000000001000000000
000000001000000000000010100000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100101101000111100001000000011
000000000000000101000000000000100000111100000001100011

.logic_tile 12 1
000000000000000000000010100000000001000000001000000000
000000000000001101000110110000001010000000000000001000
011000001110000000000110010000000001000000001000000000
000001000010001101000010000000001011000000000000000000
110000000000000000000000000000001001001100111000000000
010000000000000000000000000000001000110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011110000001000110011000000000000
000000001100000000000000000000001000001100111000000000
000001000000000000000000000000001001110011000000000000
000000000000000000000000010001101000001100110000000000
000000000000000000000011010000100000110011000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000001111010000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000001100000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
011010000000000000000110000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000111100000000000001001001100111000000000
000000000000000000100000000000001111110011000000000100
000000000000001000000110000000001000001100111000000000
000000000000000001000100000000001110110011000000000100
000000000100000001000000000001101000001100111000000000
000000000000000001100000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000001111000000000000000000110011000010000000
000000000000000000000000000000001001001100110000000010
000000000000001001000000000000001110110011000000000000
110000000000000011100011101000011010000000000100000000
010000000000000000100000000101010000000010000000000000

.logic_tile 2 2
000000000000000111000000010101101000111110100010000000
000000000000000000100010000101101111101110100000010000
011000000000001000000010111000000001000000000100000000
000000001000001111000010000111001100000000100010000000
000000000000000111100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001011100000010000011000000100000100000000
000000001100000001100011110000010000000000000000000000
000000000000010011100010100000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000010100000000101000110001001101110101110000000000100
000001000000001101100000001001011100011111100000000000
000001000000000000000110001011111011101101010100000000
000000000000000000000100000101101100101111010000000000
010000000000000000000000001000000000000000100000000000
100000000000000001000000000011001101000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100111000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000111100001000001010000000000
000000000000000000000010010101001101000010010000000001
011000000110000101000000000011111110000100000010000000
000000000000000000000000000000100000000000000000000000
010000000000000101000010110000000001000000000010000000
010000000000000000100110000111001101000010000000000000
000000001110000000000000001000000000000000000000000000
000000000000000000000000001011001111000010000000000000
000000000000000000000000001111000000000001110110000001
000000000000000000000000001011001111000001010000000000
000000000000001001000010100011100000000000000100100110
000000000000000001100010100000000000000001000010000010
000000000001000001000010000101011000000010000000000000
000000000000100101000011110000100000001001000000000100
000000000000000001000010001101011111110110100000000010
000000000000000001000100000001111100101001010000000000

.logic_tile 5 2
000000000001000000000000000011001010000000000110000010
000000001000000000000011100000100000000001000010000001
011011100001000000000000001000011000000000000000000110
000011001100100101000000000011000000000100000001000001
000100000000101000000110001000011100010000000000000010
000010100000010001000010110111011001010110100011000000
000000000001000000000000011101000000000000000100000000
000000000110101101000010000111100000000010000000000000
000000000000101000000010110111000000000001110000000000
000010100000011011000111011111001100000000110000000000
000000000000000001100111100111001100000000000000000000
000000000110000000100000000000101110000000010000000000
000000000000001000000110100101101110001100110100000000
000000000000000111000010000000110000110011000010000010
010001000000010101100000000000001101010000000000000000
100000000001101101000000001101011010010010100000000000

.logic_tile 6 2
000000000010001101100110101001111101100100000000000000
000000000000001111000000001001001101010100000000000000
011000000000000001100010111011101111101000010100000000
000000000000000000100011101011001111100000000000000000
000000000100000000000011100000001100000010000010100000
000010000000000001000100001011010000000000000001000000
000000000101000111100110100101011010000010100110100000
000000000000000000100000000000101111100001010000000000
000000000000000011100110000000000000000010000000000010
000000000000000000000010000000001101000000000000000100
000000000000000001000111000000000000000000000010000101
000000000000000001100110110001001001000000100000000100
000000000000000001100110011011001010000101010100000000
000000000000010000000110001111101111010101010000000100
000000000000000000000110011001011010001101000000000000
000000000000000000000010111001011100000100000000000000

.logic_tile 7 2
000000100001010000000010110011100000000000000100000000
000000000000001001000010000000100000000001000000000000
001000000001010001000000000011100000000000000100000000
000000000000101011100000000000000000000001000000000000
010000000000000111100010001000000000000000000000000000
010000000000010000100100001111000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000001110000101000000000000000000000001000000000000
000000000100000000000000000001001110010110000000000000
000000000000000000010000000000111111000001000010000000
000000000000000001000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000101101110010110000000000000
000000001010000000000110110000011011000001000000000001
000000000000000000000011001001001011000000000000000000
000100000000000000000100000001001100010000000000100000

.logic_tile 8 2
000000000001001001100000001011111011000110110000000000
000000001000001111000000000101001100001111110000000000
011000000000000001100000001001111100110000110000000000
000000000000100111000000000011001010110000100000000000
110000000110001000000000001001011110000010000100000001
100000000001000001000000000111000000000111000001000000
000000000000000101000000010011000001000010100000000001
000000000000001111000011100111101011000001100000000000
000000000000000000010010011001100000000010100000000000
000000000000000000000010101111001000000001100000000000
000000100000001011100000000000000000001100110000000000
000000000000000011000000001011001111110011000000000000
000000000000000000000000010000000001000000100000000000
000000000000000001000010000000001110000000000000000000
000000000000001111100111000000000000000000000000000000
000000000010000001000000000000000000000000000000000000

.logic_tile 9 2
000010000000100000000000000000000000000000001000000000
000000000001010111000011110000001011000000000000001000
011100000001001111100000000001100000000000001000000000
000000000000101111100000000000000000000000000000000000
010000000000100000000111110000001000001100110000000000
010000000000000000000111110000001000110011000000000000
000000000000001111110000001101101110101000010100100000
000000001000001011100000000101011011000000000000000000
000000000010000000000000000101111000000010000000000000
000000000000000000000000000000000000001000000000100000
000000000000001000000000000000000001000000100000000000
000000000100000001000000000000001110000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011100000010000010000000
000000000000001011000000000000000000000000000010000010

.ramt_tile 10 2
000000000000011000000111100101101000000010
000000000000001111000000000001110000000000
011000000000000011000000000101111000000000
000000000000001111100000000101100000000010
110000100010000111000011000111101000100000
110001000000000001000000000101010000000000
000000000001010000000010000011111000000000
000000000000000000000011101111100000100000
000000100000001000000111100001101000000010
000001001110000011000000001101010000000000
000010000000000011100010111011111000000000
000001000000000001100011010011000000010000
000000000000110000000010010011001000000000
000000000100100000000111010011110000000000
110000000000001101100011001111111000000010
110000000000001011100100001011100000000000

.logic_tile 11 2
000010000000000001100000000101101001000000000000000000
000000000000000000000011101001001010010000000000010000
011000000000000000000010111011011101010000000000000000
000000001000000000000010100111111100000000000000000000
010000000000000000000010011111011011010000000000000000
110000000000000000000010000011111110110100000000000000
000001000000000001010110000000011000000100000000000010
000000000000000001000110110000010000000000000000000000
000000000000000000000010111001111010000000000000000000
000000000000000000000010100101101001100000000000000000
000000000000001101100000010111100000000001110100000000
000001000000000001000010101011001011000000110010000000
000000000000001000000110101001001110000000000000000000
000000000000000101000010011101001111100000000000000000
000000001000001001100000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000010101001100001000001110100000000
000000000000000000000000001101001000000010100000000000
011000001100000101000000000011111110001100110000000000
000000000000100101100000000000100000110011000000000000
110010000001010001100010100001101000000100000100000000
010001001010000000000110100000010000000000000000000000
000000000000000101000110011101111010001101000100000000
000000000000100000000010100001100000001001000000000000
000000000000000000000000010001101010000100000100000000
000010000000000000000011110000010000000000000000000000
000100000010100000000000010101011011010100000100000000
000000100001000000000011110000011000101001000000000000
000000000000000000000000001111111001101001110100000000
000000000000000000000000001101101110010111100000000000
000001000000100001100000011000001010000000000000000000
000000100001000000000010001101010000000100000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000001100110010001000001000000001000000000
000000000000000000000010000000101011000000000000000000
011000000000000000000000010000001000001100111100000000
000000000000000000000010010000001000110011000000000011
000000000000000000000110010101001000001100110110000000
000000000000000000000110000000100000110011000000000001
000000000000000000000110010000000001000000100100000000
000000000000000000000010000000001011000000000000000001
000000000000000000000000001101101000111101110000000011
000000000000000000000000001001111011111111110010000000
000000000000000000000000001001011010100000000100000110
000000000000000000000000001101111000000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
010000000001010000000000000101100000001100110100000000
100000000000100000000000000000101001110011000000000000

.logic_tile 2 3
000000100000000101100010111000011110000000000010000010
000000000000000000000011111001010000000100000010000000
011000000000000011100011001000000000000000000100000000
000000000000000000100010101001000000000010000010000000
010000000000000111100111110001011111010000000010000000
110000000000000000100110100000111001101000000000000000
000000000001011000000000000111011100101000010000000000
000000000000100101000000000001101011110000010000000010
000000000000000111000000000000001110000100000100000000
000000000000000000100000000000000000000000000000000000
000000100000001000000000000111001011000000000000000000
000001000000001011000000001111001010000001000010000000
000000000000000001100011110111000000000001010110000001
000000000000000001000011011001001111000010110010000000
010000000000000000000000000111001011000100000000000000
100000000000000000000010110011001000000000000000000000

.ramb_tile 3 3
010000001110001000000000001000000000000000
001000000000000111000011110111001011000000
011000000000000000000000010000000001000000
000000001110000000000011101111001111000000
010000100000000000000111000000000000000000
011000000000000000000011001111000000000000
000000000000000111100000001001000000000010
001000000000000000100000000111000000010000
000000000000001000000000001000000000000000
001000000000010101000000001001000000000000
000010100000000000000000000000000000000000
001001000000000000000000000111000000000000
000000100000000000000010100000000000000000
001000000000001101000010100011000000000000
010000000000000001000000000000000000000000
111000000000000101000010101101000000000000

.logic_tile 4 3
000000000000000001000010000000011010000000000000000000
000000000000000111100100000001010000000010000000000000
001000001111001101000000001101011010111001010010000110
000000001100001011000010011111111011111001110010100001
000000001000000001100010101101111000001001000100000000
000000000000001001100010001001000000000111001000000100
000100000000010000000010100111100000000000000000000000
000000000000100101000110111111100000000010000010000000
000000000000000000000000000001011100110000110100000001
000000000000000000000010001111001010110010111000000000
000000000000000011000000000111101111000000000000000000
000000000000000000100000001001101111000000010001000000
000000000000000111100110010000001010000100000100000001
000000000000000000100011100101000000000000001000000000
010000000000000000000110011011011001111001010000000000
010000000000000000000010100001111010110100000000000000

.logic_tile 5 3
000001000001010111100000000101111000100001000010000000
000000000000110000100011110111111010001000010000000000
011000000001000101000010111001100000000000000000000000
000000000000101111100111101111100000000001000001000000
110000001010100001100000001011011010110110100100000000
110000001111000000100000000101101101111000100000000000
000000001100000101000000010111100001000000000001000000
000000000000000101000010000000101111000001000000000000
000000100000010001000010111101101101100010110100000000
000001001110100001000010000101001100101001110000000000
000000000000001011000111100001101101000000100000000000
000010000000100001000010100001001101000000000001000100
000010000000100101000010001001111100000010000010100010
000001001011000000000000000111010000000000000010000000
000100000000000101000011101011101001101000010000000000
000000001000000000100010111011111100000000000000000000

.logic_tile 6 3
000001000000000111100000000001001010000100000000000000
000000100000000101000011100001010000001001000000000001
011000000000001101000000010011101010001011000000000000
000001000000000111000010101101110000000001000000000000
010000000000001111100011011101100000000000000010000000
010000000000000001100010001001100000000001000000000001
000101000000000101000111101000001111010000100100000100
000100101100000111100010110001011111000010100010000000
000000000000001000000011001101101011000000010000000000
000000000110001001000000000101101011010110100000100000
000000000000100000000000001101001101111100110000000010
000000000000010011000010110111001011111101110000000000
000000100000000000000010000011011001000110100100000000
000001000000000000000000000000101100001000000000000010
000010000000001001100000010001111111110100000000000000
000001000000000111000010001101001010111100000000000100

.logic_tile 7 3
000000000100000000000000010000000000000000100100000000
000000001110001111000010010000001000000000000000000000
011001100001010000000000000000000000000010000000000000
000010000000110000000000001011000000000000000000000100
010100000000001000000000000101000000000000000100000000
100010001010000111000000000000000000000001000000000000
000000000000010111100000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000100000000000110000000000000000010000000000100
000000000000000001000000001111000000000000000000000000
000000000000000000000000000101111100100010000000000001
000000000000000000000010011111011101000100010000000000
000000000000000000000110110000001110000010000000000000
000000000000000000010010000000010000000000000000000001
010000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 8 3
000010100000000000000111100111100000000000000100000000
000001001000000000000100000000100000000001000000000001
011000000000000011100000010000000001000000100100000000
000000000000000000100011010000001010000000000000000000
010000000000000111100000001000000000000000000100000001
100000000000000000100011101011000000000010000000000000
000001000000011000000000000001100000000000000100000000
000000100000100111000010000000100000000001000000000000
000000000000000000000000000101111001000110100000000000
000000000000001111000000000000001100000000010000000000
000000000000001000000000010000000000000000000100000000
000000000010001111000011001101000000000010000000000000
000000000000000000000000010000001110010010100000000010
000001000000000000000011010000011100000000000000000000
010000000000000000000000010000001011000110000000000000
100000000000000000000010101001001011010110000000000001

.logic_tile 9 3
000000000000001000000011010000011111010000000100000000
000000000000010001000111110101011010010010100001000000
011000000010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000010111100010111011111100000000000000000000
100001001001000000000110001111011001000000010000000000
000000000000001101000000000000000000000000000000000000
000000001000000101100010110000000000000000000000000000
000000000000000001000000000111111010000010100110100000
000000000001010000010000000000101011001001000000000100
000000000000000011100011100011111000011000000000000000
000000000000000000100110000011101011010100000010000000
000001000000000000000000000101111110001001000100000000
000000000001000000000000000001110000001010000001000000
000000000000000000000010010000000000000000100000000000
000000000100000000000110010000001001000000000000000000

.ramb_tile 10 3
010000000000001000000000001101011110000010
001000000000000111000010001111010000000000
011010100000000111100110111001101100001000
000001000000001111100111110001100000000000
110010000010001000000011100111011110001000
011000000110001111000011100001110000000000
000000000110100000000000000001001100000000
001000000001010000000000001101100000000010
000000100000100000000000000011111110000001
001001001110001111000011111101010000000000
000000000000000011100111010011101100000010
001001000000000000100111100111100000000000
000000000001001000000111011011111110000010
001001000000000011000111000111110000000000
010000000000000001100011001111001100100000
011000000000000000100011111001100000000000

.logic_tile 11 3
000000000000000001100000010011011011010000100000000000
000000001000000101000010000000001101000000010000000000
011000000000001000000000000000011110010100000100000000
000000000000000001000000001011001000010100100010000000
110000000000000000000110010000001100010000000110000000
110000000000000011010011101011011001010110100001000000
000000000011111000000010000001101010111000010100000000
000001000010010001000000001011011110110100010000000100
000000000000000101000110111101011111100000000000000000
000000001100000101000011101101101100000000000001000001
000001000000000000000000010001011100001000000000000000
000000001010001001000010000001011100011100000000000000
000000000110001001000011100000000000000000100010000100
000000000000000001000000000011001110000000000010000010
000010100000000001100000000000000000000000100000000000
000001100000001001000000000000001010000000000000000000

.logic_tile 12 3
000000000000000111000000000000011110000000000000000010
000000000000001101000000000101010000000100000000000000
001101000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
110100000000001101000000000000001110000100000111000010
110000000000000001100000000000010000000000000000000000
000000000000000000000111000001000000000000000000000000
000000000000000000000000000001001010000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000111100001011011111110100000000000
000010100000000000000000000001011111110100010000100000
000000000000000000000111000000000000000000000000000000
000000000000000000010111100000000000000000000000000000
000001000000000000000000011000000000000000000110000000
000000100000000000000010011011000000000010000010100000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010010100000000001100011100101101100000100000000000001
001000001010000000000011110000100000000000000000000000
011000000000000000000010100011111001110000000000000001
000000001100001001000010101001011111001111110000000000
010000000100001101000110001001011111010110100000000000
111010000000011001000010100011111001001111110000000000
000000000000001111100000000101101100010100100000000000
001000000000001001100010000000001101101001010000000000
000000000001011001000010000011011110000010000100000000
001000000000000011100000000000100000000000000000000010
000000000000000000000000001111101000111000000000000010
001000000100000101000000000101111000100000000000000000
000001000000000000000000000101011000000010000000000100
001000000000000000000010100101110000000000000000000000
010000000000001101000110010111100000000000100000000000
011000000000000001000010000101001111000001000000000000

.logic_tile 2 4
010000100100001101100010100011100001000010000000000000
001000000110001011100100000000001101000001010000000000
011000000000010001100111100000000001000010100100000000
000000000000100000000110101001001000000010000000000000
110000000001111001100000001101111000101001010000000000
011000000000000111000000001101111110000100100000000010
000000000000000111100010110001011110001000000000000000
001000001110000000000011111011011000000000000000000000
000000000001010001100110001011001111101000010000000000
001000000000000000100111100101011111010100000000000000
000010000000000011100111001011111000110110100000000000
001000000000000001100110001011011010110100010000000000
000001000000000101000000011001000000000010100100000000
001000000000000011100010011001101010000010110000000000
000000000000010011000110000111100001000001110000000000
001000001110000000000111100111001111000000100000000000

.ramt_tile 3 4
000000010010000000000000000000000001000000
000000010000000000000011010111001001000000
011000010000001111000000010000000001000000
000000010000001111000011100111001101000000
010000000010000000000111100000000000000000
010000000000000000000000001101000000000000
000000000000000000000110101101100000000000
000000000000000000000000000001100000000100
000000000000000011100000001000000000000000
000000000000000000100000001011000000000000
000000000000000000000011101000000000000000
000000000000000000000111101111000000000000
000000000000000001000000001000000000000000
000000000000000001000000000111000000000000
010000000000000011100000000000000000000000
010000000000000000100011110011000000000000

.logic_tile 4 4
010000000000000101000000010101100000000000001000000000
001000000000000000100011100000100000000000000000001000
011000000000001011000000010000000001000000001000000000
000000000000001011100011110000001110000000000000000000
010000000001010111100000000011001001001100111000000000
011000000000000000100000000000001010110011000000000000
000000000000001011000000000001101001001100111000000000
001000000000000111100011110000101000110011000000000000
000000000001000001000000000000001001001100110000000000
001000000000000000100000000111001010110011000000000000
000010100000100000000000000000001011000000100110000101
001000000001010000000000000000001010000000000000000000
000000001110000001000000001001000000000011000000000000
001000000000000000000000000001000000000010000000000000
010100000000000101100000000000011111000010100000000000
101000001010000001000010100001001111000000100000000000

.logic_tile 5 4
010001000000001001100111100001000000000000001000000000
001010000000000111100100000000100000000000000000001000
011001000110100000000010100001100000000000001000000000
000010100001000111000110110000000000000000000000000000
110010000000011111000111100000001000001100111000000001
111001000000101101000000000000001110110011000000000000
000000000000000101000000000000001000001100111000000000
001000000100001101100000000000001010110011000010000000
000000000001000001000000000000001000001100110000000100
001000000000100000000000000000001010110011000000000000
000001001111011000000000001001111011100000110000000000
001010100000000101000000001001101010110000110001000000
000000000001010011100010000001001100000110000100000000
001000001110110000100000000001000000001010000010000010
000010101100100000000000001011101010000000000000000000
001000000001000000000000000101010000001000000000000010

.logic_tile 6 4
010001000000000011100000001101011101000001010000000000
001000001100000000100000001111111100101000010000000000
001001000000000111100000001111111101000001010000000100
000000000000000000000000000001111101010010100000000000
110000000000010000000000011011011011011101000000000000
111000000000100000000010001011001100111110100000000000
000101000101011001000000000111000000000000000100000000
001110100000101011000000000000000000000001000000000000
000011100000000101100010101011111111001111110000000000
001001000010000000000100001111111110111111110000000000
000100000000100000000010100011111100000011000000000000
001000000111001101000110111111011000000010000000000000
000000000000000001000010000000001101000000100000000000
001000000000000000100110110000011100000000000000000010
000000000110000011100110100000011010000100000100000000
001000000110000000100010110000000000000000000000100000

.logic_tile 7 4
010000000000000001100000000011111011010111010000000000
001000000000000101100000000101101011010111100001000000
011000000000000111000010101000000000000000000111000000
000000000000000000000000000001000000000010000001000000
010001000101000001000111000001000000000010000000000000
111000100000011001000000000000000000000000000000000000
000000100000000001100110000000000001000010000000000000
001001000000000001100100000000001001000000000000000100
000010000000000000000011100000000001000010000000000000
001000000000000000000110100000001010000000000000000000
000000000000000000000110101001001100100010000000000000
001000000000000000000000001001011010001000100000000000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000001000000000000000000000000
000000000001110000000000000000000000000000000100000000
001000000000010000000000001011000000000010000000000000

.logic_tile 8 4
010000000010000111100010110001111101100010000000000000
001000000110000000100110000011011000001000100000000000
011000000000000101000000000000000000000010000000000000
000000000000001101000000001101000000000000000000000000
110010100000110101000010101000011110000000000000000000
111000000110000101000010100101011011010010000000000000
000001000000000101100000010000000000000010000000000000
001000100000000000000011100000001010000000000000000000
000000000000000000000000001111001000100001000000000000
001000001110000001000010000011011010000000000000000000
000001000000001111000110000000001111010100100010000000
001010000000000101000000000001001011010000100001000000
000000000001001001000011000011111110110000000000000000
001000000000100001100000001011001001000000000000000100
010010100000001000000000001000000000000010000100000000
101001000000000001000010001011000000000000000000000000

.logic_tile 9 4
010000000000000001100110101000000000000000100101000000
001000000001010000000111110011001001000000000001000000
011000000000001000000110001011100000001100110000000000
000000000000000111000010111001100000110011000000000000
000001100000001000000000000001000000000010000010000000
001001100000001111000000000000100000000000000000000100
000001000000000111000010000101111000001111110000000000
001000100000000000000100000101101111001110100000000000
000000000000000000000000000000011100000000100000000000
001000000000000000000000001111011110010000000000000000
000000000000001000000010000001111110111000100000000000
001000001000000011000111000101011110101000000000000000
000001000000000011000111001101011111110000000000000000
001000100100001111100110111001011000110110000000000000
010000000000000000000010100000011100000000000100000100
111000000000000000000110110001000000000010000011100100

.ramt_tile 10 4
000010000000000000000011101111011010010000
000001100001011111000000000011010000000000
011000000000001011000110010101101110000000
000000000000001111100111010101000000000010
110000100000000000000011111101111010000000
010010000000001001000111010111010000000010
000000000000001001000000010001101110000000
000000000000001011000011101101100000000010
000110100000000000000000000111111010000000
000000000100000000000010001101110000010000
000000000000000000000000000111101110000001
000000000000000011000000001001100000000000
000100000000001011100011000001111010000001
000000001010000111100100000001010000000000
010000000000000111000110001111001110000001
010000000000000000000110001001100000000000

.logic_tile 11 4
010000000000000101000000000001100000000000001000000000
001000000000000000100010110000100000000000000000001000
000001000000000000000010100111100000000000001000000000
000000100000001101000110110000100000000000000000000000
000000000000000000000000010001000000000000001000000000
001000000001000000000010110000000000000000000000000000
000010100000000001000000000101100001000000001000000000
001000001010000000000010000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000000000000000001000000000000001000000000
001000001010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000010000000000000000000001001000000000000000000
000000000000000000000010100101101000111100001000000100
001000000000000000000000000000000000111100000000000001

.logic_tile 12 4
010000000100001001100000001101011110001110000101000010
001000000000000001000000001011100000000100000000000100
011000000001001000000110110001100000000000000100000000
000001000000000001000010000000000000000001000001100000
000000000101011000000000011001000000000000010000000000
001000001010000111000010000101001000000010100000000000
000000000000000101000110001111100000000001110000000000
001001000000001111000000001001101010000011110000000000
000010100000100000000000000000011110000010000100000000
001000000000001101000011110000010000000000000000000000
000110100000000000000110110001100000000010000000000000
001000000000010011000110010000100000000000000000000000
000000000000000000000000001101111101011001100100000000
001000000000000000000000000011011011010001100000000000
000000000000001000000010110011001100010110100100000010
001000000000001001000110100000011010100000000000000100

.io_tile 13 4
000000000100000010
000100000100011000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000011100110001001000000000000000100100000
001000000000000000100011101111000000000010000000000000
011000000000001000000000000001100000000011100000000000
000000000000001011000010111001001011000010100010000000
000000000000000011100111000001000000000000100100000000
001010000000000111000010110000001011000000000000000010
000000000000000011100110110111001101000100000000000000
001000001100001101100110010101101111001001000000000000
000010100000000000000000000101111110111001010000000010
001000000000001001000000000111101001100000000000000000
000010000001000000000000010101000000000000000100000000
001001000000100000000011110001000000000001000000100000
000000000000001011100111001101011011011111100000000000
001000000000001011100100001011001001110011000000100000
010000000000001000000110110101101110010000000000000101
111000000000000011000111110000101110101001010000000000

.logic_tile 2 5
010000001100001111100010100101101010000010000000000000
001000000000000111100000000000100000001001000000000001
011000000000001000000111000111111010100000010100000000
000000000100001111000111100011011111110000000000000000
000000000000001001100000001000000000000000100000000000
001000000000001011000011101101001010000010000000000000
000000000000010011100111110111111000000110100000000000
001000000000100101100110000000111011000000000000000000
000001000000000001100000010000000001000000100100000000
001000100000001111000010011011001100000000000000000000
000000000000000011100000011001001100111001010000000000
001000001010000001100010010101001000010000000000000000
000000000000100000000000001111101001010000000000000000
001000000011000000000010000101111000000000000000000000
000010100000000001100111011011111001001000000000000001
001001001011010000000111001001101100000000000000000000

.ramb_tile 3 5
010000000000000111000010000111111100000000
001000000010000000000010010111100000100000
011010000000001111100000000011011110001000
000001000000001111000000000001100000000000
010010000000000000000110101111011100000000
111001000000000000000100001101000000100000
000000000000000000000111000001011110000000
001010100000000000000100001111100000100000
000000000001000001000000010111111100000000
001000000000101111000011000011000000001000
000000000000011101100000001011111110000000
001000001100101011000010010001100000000010
000000000000100001000010001011011100000000
001000000001011001000010010011000000000001
010000000000010101100000010111011110100000
011000000000001011000011001001100000000000

.logic_tile 4 5
010000000000100001000000001011100001000001000000000000
001000001010010000100010110011101101000000000001100000
011000000000000101000111111001101101000110000010000001
000010000000000000000111110011101000000010000000000001
110010100001000001100000000001000000000000000001000001
011000000100100000000000000101000000000001000000000000
000000000000000001100000010111001110110010110000000000
001000000000000000000011011111011101111001110000000010
000000000000000000000110110111100000000000000100000000
001000000000000101000010000000000000000001000000000100
000000000000001101000110111000000001000010100000000000
001000000000000101000010101101001001000010000000000000
000010100000000101000111111000000000000010100001000000
001000000000000000000011000101001001000010000000000000
000000000000001000000000001011101011011100000000000000
001000000000000011000011111111101101111100000000000000

.logic_tile 5 5
010000000000000101000111100000001000000100000100100001
001000000000001111100000000000010000000000000001000010
011001000000000000000111100001100000000000000000000000
000000100110100000000111110101100000000001000010000000
110000000000001111100110000111101010010110100000000000
011000000110011001100010111101111100101001000000000000
000010100011000000000000000000000001000000100100100000
001000001010100000000000000000001001000000000001000001
000001000000101000000000010000000000000000000100000000
001010000001010001000011110001000000000010000001100001
000000000000000000000000000000001010000100000000000000
001010100000000000000010000001011011000110100000000000
000000100000000000000000000000000000000000000100000000
001001001010000000000000000101000000000010000000000111
000001001010000000000000010000011100000100000100000101
001000101100000000000011000000010000000000000000000000

.logic_tile 6 5
010001000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000010
001001000000001111100110010001100000000000000100000001
000000101000000101000111110000100000000001000000000000
010000001100101000000010001001100001000000000000000000
111000000000000101000010001101101000000011010000000000
000010100000000000000110110101111100111100000000000000
001000000100000000000011011111101011110000110000000100
000000001100000000000000000111100001000001000000000000
001000000000000000010010111011101110000001010000000001
000000000100001000000000001001111010000000100000000000
001000000000001011000000001001011010000000000000000000
000010000000000000000000011001100001000011100000000000
001000000000000000000010000001101011000010000000000000
000001000001000101000000010000000001000000100100000000
001000101010100000100010000000001000000000000000000100

.logic_tile 7 5
010000000100000001100000000101000000000000001000000000
001000000000100111100010100000101111000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000010100000101010000000000000000000
000010001100000000000110010111000001000000001000000000
001010000000010000000111010000101001000000000000000000
000000000001010000000110000001000000000000001000000000
001100000100000101000100000000101101000000000000000000
000001000011010000000110100001000001000000001000000000
001000000000000000000000000000001100000000000000000000
000000000000001101100110100001000001000000001000000000
001000001000100101000000000000001100000000000000000000
000000000000100000000010010111100000000000001000000000
001000000001000000000010100000101011000000000000000000
000000101101000001000000010111100001000000001000000000
001000000000000000000010100000001101000000000000000000

.logic_tile 8 5
010000000000000000000011110001000000000000001000000000
001000001000000000000010000000100000000000000000001000
011000000000000000000010100000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000000
000000000111011000000110010000001000001100111100000000
001000000110000001000010000000001101110011000000100000
000010100000000000000110000101101000001100111100000000
001010000000000000000000000000000000110011000010000000
000000100000010000000000000111101000001100111100000010
001001000000100000000000000000000000110011000000000010
000000000000100000000000000101101000001100111100000000
001000000000000000000000000000100000110011000000000001
010000001000000001100000000101101000001100111100000000
101000000000000000000000000000100000110011000000100000

.logic_tile 9 5
010000000000001001100111111111011110000001000100000000
001000000000000001000110001001110000000111000000000001
011001000000001000000111100001000000000001000100000000
000010100000000001000110011111101110000011010010000000
110000000000010000000000000111001000000001000100000000
011000000000100000000000000001110000000111000000100000
000010000001010000000111001111100000000001010100000000
001000000000000000000011111001101111000001100000000000
000000000000010111000000001000001110000000100100000000
001010000000100001100011100011011111010100100000000000
000000000000001000000000000001111110001000000110000000
001000000000001011000000001111000000001101000000000000
000000000000001000000110011101101100001110000000000000
001000000000001011000011111101100000000110000010000000
000000001010100111000110010000001100010000000100000000
001000000001000000100011000001001111010110000000000000

.ramb_tile 10 5
010010000000001000000000000101101100000000
001001101000000111000000000101000000000001
011010100000000011100111001101101110001000
000000001010000000100100000011100000000000
110010101001010111010000010101001100001000
111000000000001111000011000011100000000000
000000000000000011100010000011101110001000
001000001000001111000000001111100000000000
000010100000111101000111111001101100000010
001001000000011011000111111111000000000000
000000000000000001000000010011001110000001
001000000000000000000011110101100000000000
000010000001010101000010101001101100000000
001000000000100000000011100111100000010000
010000000000000011100011100001001110000001
111000000110000000100000001011000000000000

.logic_tile 11 5
010000000000000000000000000101001001110111000000000000
001000000000000000000000000111101011111111000000010000
011000000000000001100010100000001101000100000100000000
000000000100000000000000000000011001000000000000000000
000000000000000000000000000011111000000000000100000000
001000000000001101000010000000010000000001000000000000
000000000000010101000110000000011011000110100000000000
001000000000000000100100000101001111000000100000000000
000001000000000000000000011001100000000000000100000000
001011000000000000000010100011100000000010000000000000
000000100000011101100110011000000001001100110000000000
001001000000000101000010101011001110110011000000000000
000000000001010001000000001001100000000000000100000000
001000000000000000100000001011100000000010000000000000
110000100000000001000000011000000001000000100100000000
111000000000001001100010111001001000000000000000000000

.logic_tile 12 5
010000000001010101100000000001100000000000001000000000
001000000000000000000000000000100000000000000000001000
011000000001010000000110110101100000000000001000000000
000000000000000000000010100000100000000000000000000000
010000000000000000000010110001001000001100111000000000
111000000000000000000010100000000000110011000000000000
000000000000001000000110000111101000001100111000000100
001000001000000101000000000000100000110011000000000000
000000001110000000000000000101101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000001010000000110000000001000001100111000000000
001000000000000000000100000000001011110011000000000000
000000000000010000000000001000001000001100110000000000
001000000000100000000000001001000000110011000000000000
110000001100000111000011100101100001000010000100000000
111000000000000000000000000000101101000000000000000000

.io_tile 13 5
000000000100000000
000000000101000000
000000000101100000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000011000000111111101101010010000000000000000
000000000000001101000010010101111100000000100000000000
011000000000000111000111111101101001010000000000000000
000000000000000101100011101101011001000000010000000000
110000000001000000000011110011111101000100100000000000
110000000000001101000110010000011101100001000000000000
000000000000000001100010000001011110101001010100000000
000000000000001101100111100101011100011110100000000000
000000000000001011100110011011101111100010100000000000
000000000000001111000010101001011100101000100000000000
000000000000001101000110111001101101001000000000000000
000000000000001111000011000001011010010100000000000000
000000000000000011100111011011111100001110100000000000
000000000000000000100111001101011110101011000000000001
000000000000000000000111100011001010111110110100000000
000000000000000000000100001011011001111110100000000010

.logic_tile 2 6
000000000000000000000011100000001011010000000000000000
000000000000010000000111110000011100000000000000000000
011000000000000111000011100000001000000100000100000000
000000001100001101100110110000010000000000000000000001
010000000000000000000010011011001111000111010000000000
110000000000000000000011111001111000101011010000000000
000000000000001001100010110111111011010100100000000000
000000000001000111000011110000111010101001010000000000
000000000000000000000011101101111101100001010010000000
000000001000100001000000000101111000010110100000000000
000000000000000000000010011011111110000011100000000000
000000000000000001000110000111111110000011110000000000
000000100001001000000000000000011000000100000000000000
000000000000001011000010000000011100000000000000000000
000000000110001000000011101000000000000000100000000000
000010100000000011000100000001001001000000000000000001

.ramt_tile 3 6
000000000001010000000000011011001110000000
000000000000000001000011101111110000000100
011000000000000111000010001111101100001000
000000000000001001000100001101010000000000
010000000000100000000111100111101110000000
010000001011000000000010001101110000010000
000000000000000000000010001101101100000010
000000000000001011000011111001110000000000
000000000001001011100010010101001110000000
000010000000000011100010100001110000100000
000000000000000000000000001011001100000000
000000000000001011000000000101010000000010
000000000000000011100000010011001110001000
000001000000010000000010100111010000000000
010010100000000011100111111011101100000000
010001000100000000000111000001010000010000

.logic_tile 4 6
000000000001001001100010100101000000000000000100000000
000000100000001111000000000001000000000001000001000000
011000000000101000000110000000011101001100110000000000
000000000100011001000110110000001100110011000000000000
000000100000000111100110000000000000000010100000000000
000001000100000001100100000011001010000010000000000000
000000000000000001000010110001111001010100000000000000
000010100000000000000010001001011101010000100000000000
000010000001000101100010001000011000000000000000000000
000000000010101111000000001101011111010110000001000000
000000001101011001100110100001000000000000100100000100
000000000000000011000000000000001000000000000000100100
000000000001100000000110010101101100000001000110000001
000000000001010000000010100001110000001101000010000000
010000001110000000000000000000001010000010000000000000
110000000000000000000000001111011100000000000010000000

.logic_tile 5 6
000001000000000011100010100001001110000010000001000000
000000000000000000000010111001111010000000000000000010
011100000010001001100011100000000000000000000110000000
000010100000000111100010101011000000000010000000100101
110100000000100001100010100011000000000000000100000101
010000000000000101000111110000000000000001000011100000
000001000000000111100111000101001010000110000000000000
000000000000000101000011110101011001000010000001000000
000000000000000001000111001101101010000100000000000000
000000000000000000000010010101110000001101000000000100
000000000010000000000000001001100000000001000000000000
000000000000000000000000000101100000000000000001000000
000010001110000000000010011001111000000011100000000000
000000000100000000000110001111011111000001000000100000
000000000001000000000010000001111011110001010000000100
000000000000010101000000000001011110110010010000000000

.logic_tile 6 6
000000000000000000000000000111001011010000000100000000
000000000000000000000000000000111011101001000010100000
001001000000000000000000000001111010001001000100000000
000010100000000111000000000111010000000101000010000000
000000000000000001000000010111111011000110100000000100
000001000000000000000011110000011101000000010000000000
000000000000010111100111101101111010001101000100100001
000000000000010001100110110101100000000100000000000001
000000000010000000000010000011100001000001010100000100
000010000000000000000010000101101011000001100010100000
000000000000000011100010010111000000000000000100000000
000010000000000000010010010000100000000001000000100000
000000000000000101100010000011111110000000010000000000
000010000000000001100011100111011101000010110001000000
000000000000000000000000000000000000000000100100000000
000001000000000001000010110000001101000000000000000100

.logic_tile 7 6
000000000000000000000000000111000001000000001000000000
000000000010000000000000000000001001000000000000010000
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000101100000000000000000000
000001001010000111100111100011100000000000001000000000
000000000000000000100100000000001101000000000000000000
000000001111001000010000000111000000000000001000000000
000000001100100111000011100000001101000000000000000000
000000000000000101110110110111100000000000001000000000
000010001110000000000010100000001011000000000000000000
000000000000000001000010000111100001000000001000000000
000000000000000000000010010000001010000000000000000000
000000000101011111000000000101100000000000001000000000
000000001010000101100000000000101010000000000000000000
000000001100001101100110100111100001000000001000000000
000000000000000101000000000000101101000000000000000000

.logic_tile 8 6
000000000100000000000000000101001000001100111100100010
000000000000000000000000000000000000110011000000010000
011000001110100000000110000000001000001100111110000000
000000000001010000000000000000001100110011000000000001
000001000000001000000110010101001000001100111100000000
000000000000000001000010000000100000110011000010000000
000000000001000001100000000101001000001100111100000000
000000000100100000000000000000100000110011000001100000
000000000100000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000001000000001000000000010101101000001100111100000000
000000100000000001000010000000000000110011000000000110
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001101110011000000000001
010000000000010000000000000000001001001100111100000000
100010100100000000000000000000001001110011000000000111

.logic_tile 9 6
000000001010000000000000000000001010000100000100000001
000001000000000000000000000000010000000000000000000000
001000001100000001000000000111101010000110000000000000
000000000000010000100010100000000000000001000000000010
110001000000010101000110010011100000000010000000000000
110010000000101101100011010000100000000000000001000000
000000000001010001000000011000011011010110100000000000
000000000000100000000011010011001011010000000001000010
000000000000000000000000010001101010000110000000000000
000000000000000000000011100000000000000001000010000110
000001000101100011000010000000001100000110100000000000
000000001101010000100000000000011010000000000000000010
000000000000000000000011100000000001000000100101000000
000000000000000000000100000000001001000000000000000000
000000000000000001100000000000001010000100000101000000
000000000000000000000000000000010000000000000000000000

.ramt_tile 10 6
000010000000010000000011001111111000000001
000001000000100000000000000001000000000000
011000000000001101100000010011001010000000
000000000000100111100011100101010000010000
110000000000000000000111101111011000100000
110000000000000001000100000101000000000000
000000000001000111000000001011001010000000
000000001010000000000000001011110000010000
000000001000001000000111101111011000000001
000000000000001011000011100011100000000000
000010000000001001000111000111101010000000
000000000000000011010000001001110000010000
000000000000100111100011101011011000000010
000000100010010111000110011001100000000000
110000000000010011000010001111001010000000
110000000000100001100100000011010000000001

.logic_tile 11 6
000010100000000000000010100101101000000000000110000000
000001000000000000000010000101010000000010000000000010
011000100000000000000000000101100001000010100000000000
000000001010000000000000000000101111000001000000000000
010000000000001011100000000000011010000110000000000001
010000000000000001100000000011010000000010000000000000
000000000000000000000010011111000000000010000000000000
000000001010000001000110001011000000000011000000000000
000000000000001001000111001101011100000000010110000000
000000000000000111100100000011001010110000100000000010
000000100000001101100110000000000000001100110000000000
000000001010010001100000000011001010110011000000000000
000000000000000001100000000011000001000010100000000000
000000000000000001000000000000101011000001000000000010
000000000000000000000000010000000001000010100011000000
000000000000000000000011100111001111000010000000000000

.logic_tile 12 6
000000000000001001100011010001001010010000000000000000
000010100000000001000010000000011010100001010000000000
011000000000000001100011100001101111101110000100000000
000000000010100000000011100001111111011110100000000000
110000000000000101000000010111101000100010110100000000
010000000000000000100011101111111001010110110000000000
000000000000000011000110011000011101010100000000000000
000000001000000000000011001001001011010100100000000000
000000000000000111100000001011011100000001110000000010
000000001100000000000011011101011000000000100000000000
000010100001001000000011101111011011100010110100000000
000001000000100011000100001111101000101001110000000000
000000000010010000000110011101111000000000000000000000
000000000000000000000010000011110000001000000000000000
000001000000100001100000010000011110000100000000000000
000000100111000000000010001111001011010100100000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000101000111110001101000000000000000000000
000000000000000101000010010000110000001000000000000000
011000000000001000000010111011101000000100000000000000
000000000000001101000110010111010000001100000000000000
010000000000001111100010010111001010000100000100100000
110000000000001001000011110000010000001001000000000000
000000000000001000000000000000001010010110000000000000
000000000000001011000000001001001010000000000000000000
000000000000001101100000011101100000000000000000000000
000000000000001101000010111111001100000000100000100000
000000000000001000000000000001001110101011010000000000
000000000000000001000000000001011100001011100000000010
000000000000001000000110000001011011010110110000000000
000000000000000001000000001011101111010110100001000000
000000000000011000000110000001111000000000000000000000
000000000000001101000000000000010000001000000000000000

.logic_tile 2 7
000000000000000111100010111111011110110100010000100000
000000000000000101100111100101111010010100000000000000
011000000000001011100010111001001101000001010000000000
000000000000000111000011110011011010010010100000000000
010010100000001111000010111001000001000000100000000000
110001000000001111000011111101001110000000000000000000
000000000000000111000011101001001111100001000000000000
000000000000001101000110100111111001000100100000000000
000000000001000111000000010101101100001001000001000001
000000000000101001100010000101100000001000000000000000
000000000000001001100110000011011001110100010000000100
000000000000000011100010000101001101110110110010000000
000000000000000000000010111111001011101000010110000000
000000000000001111000111001001011111010000100000000001
000000000000000011100010111011111100110110100000000000
000000000000001001000111010001011001110110010000000100

.ramb_tile 3 7
000000100001010111000000010101111100000001
000000000000000000100011000111110000000000
011000000001011001000000001001011110000000
000000000110001011100000000111110000100000
110000101110000000000000000111111100000000
010001000000000000000000001111110000000000
000010000000000011000111110011111110000001
000001000000000000000011001111110000000000
000000000000000000000011011111011100000100
000000000000100000000010101101010000000000
000000000000000000000010110101111110000000
000000000000000001000011101011010000010000
000000000001100001000011101001111100000000
000000000000001011100010000001010000000000
110010000000001001000010100111111110000000
010000000000001011000010000001010000000010

.logic_tile 4 7
000000000000000000000110001001100000000000000000000000
000000000000001001000000001101001111000001000000000001
011001001010000001100010111000011000000010000000000001
000000001010000000100110010101010000000000000000000000
010000100000000000000010010001100001000010100000000000
110001001100000000000110010000101010000001000000000000
000001000000011101000010100001000000000000000100000000
000010101010000001100000000000000000000001000000000000
000000000000000000010010000001101010101001000000000000
000000000000000000000010001011011110000110000001000000
000000000100000000000000000101100001000000010000000100
000000000000000000000000001111101000000000000001000000
000110000000000101000010110001001010000000000000000000
000100000000000000000010100000110000000001000000000000
000000000000000001100000000111100000000000000000000000
000000000000000000000000001011000000000010000000000110

.logic_tile 5 7
000010000000000111100010100101001000000100000010000000
000000000000001101000100000000110000000000000000000000
011000000100000000000110111111001010001010100000000000
000000000000101111000010011101111010011110100000000010
110010000000001000000111010000000001000000100101000000
010000000000010001000110000000001110000000000000000000
000000000100010011100110100001000000000000000100100000
000000000000000000100110010000000000000001000000000000
000000000000101111100000001011011000110110110000000000
000000000001010001100010011101011100010001110000000000
000010000000000101100000000001111011000010000000000000
000000000000000000000000000001101100000000000000000000
000000000000000000000111110111011001000000000000000000
000000000000000001000011010000011011100001010000100000
000000000001101001000000000001101011001001010010000000
000010000000100001100000001111011110011111110000000000

.logic_tile 6 7
000000000000100001000010001011001111100010010000000000
000000000000000111000110010001011100010010100001000000
011000000000101000000111100001000001000000100000000001
000000000001010111000100000001101111000000110000000000
010000000000001111100111110011011011000001110010000000
110000000000001011000111110001111101000000010000100000
000000001100001101100111011011000001000000000110000000
000000000000000011100010100101101001000010000000000010
000000000000000001100111111101001111110101010000000000
000000000000000000000011100101101110111000000000000000
000000000100001001100000001001001011001101000000000000
000000000000001111100010000111001011000100000001000000
000000000100100101000000000101011100000001000010000000
000000001111010111100010000111000000000110000000100000
000000000000000001000000000000011011000000000000000010
000000000000000001100010111001011100000010000000000000

.logic_tile 7 7
000001000000001000000000000011000000000000001000000000
000000000100001111000000000000101100000000000000010000
000000000010000111000010000111000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000000001000000000000000000000101011000000000000000000
000000100000001000000111000111000001000000001000000000
000011101000001011000100000000101000000000000000000000
000000000000101000000011100111100000000000001000000000
000000000001000101000000000000001000000000000000000000
000000000000100101100110110111100001000000001000000000
000000000010000000000010100000101100000000000000000000
000000100001000101100110110001100001000000001000000000
000001000000000000000010100000101101000000000000000000
000001000000011011100010000111100001000000001000000000
000000100000100101100000000000001101000000000000000000

.logic_tile 8 7
000000100001000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000010010001
011000000001011000000000000101001000001100111100000001
000000000010100001000000000000000000110011000010000000
000000100000001001100000000000001000001100111100000000
000001000000000001000000000000001101110011000001000000
000000000000000000000000000000001000001100111110000000
000000001110000000000000000000001001110011000010000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000100100
000010100000000000000110000111101000001100111100000000
000001000100000000000000000000000000110011000010000000
000000000000000000000000000111101000001100111100000010
000000000000000000000000000000100000110011000000100000
010000100010110001100000010000001001001100111100000010
100000000001010000000010000000001101110011000000000001

.logic_tile 9 7
000000000000000101000000001000011010000000000010000010
000000000000001111100000001111000000000100000000100000
001000000000000000000000000101000000000010100000000000
000000000000000000000000000000001000000001000000000010
110000100001010111000010110000000000000010000010000000
010000000001100000000111001111000000000000000000000000
000000000010000000000000000001000000000000000110000000
000000000000000111000000000000000000000001000000000000
000010000000000000000000010011100000000010000000000000
000000000000100000000011000000100000000000000001000000
000100001110000000010011011011101110111111000000000010
000010001010000000000110010111111011010110000000000000
000010100010100000000011000000000000000000100100000000
000000000000010000000100000000001011000000000010000000
000000000100000000000111101000000000000010000010000000
000000000000000001000100000111000000000000000000000000

.ramb_tile 10 7
000000000001001000000000001111101100000000
000010000000101011000010011111000000000000
011010000000000000000111010001101110000000
000000000000000000000111110101100000000000
110000001100001000000010000111001100001000
110000000000001111000011100001100000000000
000000000000000011100011100001001110000000
000010000010000000100000001101100000100000
000000000001010101100000001111001100000000
000000000000100000000000001101000000000000
000010000001000111100111001101001110001000
000001000000000000100111101001100000000000
000000000000000101100110111011101100000001
000000000000000111000011010101100000000000
110001000000001011100110101011101110000001
110000000000000011100100000011100000000000

.logic_tile 11 7
000010000000000000000000000101111111010000100000000000
000001000000001101000011100000101011000000010001000000
000000000000010000000111010011000000000010000000000000
000000000100000000000110001111100000000011000000000000
000000000000000000000000010001101010000000000000000000
000000000000000000000011010000110000001000000000000000
000000001010000011100010110000011000000110000000000000
000000000000000001000111010011010000000010000000000000
000100000000001001100000010000011111010110100010000000
000000000000001111000011000001001010010000000010000010
000000001010000000000000001000000000000010000000000000
000000001010000000000000000101000000000000000001000000
000000000000100000000000000000000000000010100000000000
000000000001000000000010001011001100000010000000000000
000000100001001000000000001000001000000000000000000001
000001001010101101000000001001010000000100000000000000

.logic_tile 12 7
000000000000000000000010111111111100010111110000000100
000000000000000000000010001101001101100111110000000000
011000000000000001100000010111101011111111000100000000
000000001010001111000010001001001011010110000000000000
110000000110010001100110000001011010101011010100000000
110000000100100000000000001001111100000111010000000000
000000100000000001100110000101011101101011010100000000
000000000000000000000010101001101011000111010000000000
000000000000000000000000000001101110000000100000000000
000000000000001111000011100000001011101000010000000000
000000000000100011100000000001111011111111000100000000
000000000011001111100000001001001011010110000000000000
000000000000010011100111010001011011110011110100000000
000000000000100111000010000111111001100001010000000000
000000000001001011100000000000011000000100000000000000
000000000000000001000000001111011110010100100000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000000010000000001
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000001100111100011100000001111000100000100100000
000000000001011011000011110000011011000000000000000010
011000000000000000000000001101011010010010010000000000
000000000000000000000000000111101000010010100000000000
010000000000000101000011101111000000000000000100100000
010000000000000000000100001111100000000001000000000010
000000000000000001100111000111000000000000000000100000
000000000000000000100010000001000000000011000000000000
000000000000001000000010000000011010000010000000000000
000000000000000001000000000000010000000000000000100000
000000000000000000000000000111101100001001010100000000
000000000000000000000000001111001101010000000000100100
000000000000000101100000000001001000000110100000000000
000001000000000000000010000000011000000000010000000000
000000000000000001100010011101001011010010110000000000
000000000000000001000010001111101110001011100000000000

.logic_tile 2 8
000000100000000101100010111111000001000000010100000100
000000000000000000000011100111101011000010110000000000
011000000000000111000110011111100001000010100100000000
000000000000000111000010000001101010000010010010000000
000000000000101101000000001000011000000100000000000000
000000000000000001100000000101011010010100100000000001
000000000000001001100110100000001000000100000100000000
000000000000001011000000000000010000000000000000100000
000000000001000000000000000001001001000010000000000000
000000000010000000000000000111011001000011000000000000
000000000000000001100110100000000000000000000100000000
000000000000000000100100000101000000000010000000000000
000010000000000011100000001111011100001000000000000000
000000000000000111000010000001011110000000000000000000
000000000000000101000010001000000000000000000100000000
000000000100000000100000000011000000000010000000000000

.ramt_tile 3 8
000000100100001111000000000001111100100000
000001000110001111100000001011110000000000
011000000000000000000011010111011110100000
000000000000000011000011110011100000000000
010010101101000000000011111101011100000000
110001000000100000000111101011110000000000
000010100000001111110000001001011110000000
000001000000000111000000000101000000000000
000010100001010011100000011111111100000000
000000000000001011000011001001010000100000
000010100000001001000011110001111110000001
000000000000000111100111000111000000000000
000010100100000000000111101001011100000000
000000000000000011000000000101010000000001
110000000000000101100000001011011110000000
010000100000001111000000000011000000000000

.logic_tile 4 8
000000100000000000000111101001100000000001000010000000
000001000100000000000100001011100000000000000000000000
011010101100001001100111111000001100000000000000000000
000001000000000001100011001001010000000100000000000000
000010100000010000000110101001111010000000000110000000
000000001010000000000011111101010000000001000000000000
000000000000000111000110010000001011010000000000000000
000000000000000000000110010000011001000000000010000000
000000000000000011100000010011101100000000000000000000
000000001010010000000010010000100000001000000000000101
000000000000000000000110110111000000000010100000000000
000000000000000000000010010000001001000001000001000000
000000100000010101000000011111001011010001010100000000
000000000000100000000010000101111001010010100001000000
000000000000100000000000000001100000000010000000000000
000000000101010000000000001001000000000011000000000000

.logic_tile 5 8
000000000000000111000000000101101111000010100000000000
000000000000001101000000000000101100100001010000000000
011000100000001000000000000101100000000000000100000000
000101000010001011000000000000100000000001000000000000
110000100000100101100010100000000001000000100010000000
010000000000001001000100001101001010000010000000000000
000000001010000001000010110001000000000000000100000000
000010000000000011000111110000000000000001000001000000
000001000000000101000000001000011010000000000000000000
000000000000000000100010001011000000000100000000000000
000000000000010000000000000000000000000000000100000000
000000001010001111000010010101000000000010000001000000
000000000000100000000011000111101100010000000000000000
000000000001001011000000000101001111000000000000000000
000000000001001000000000000000011000000000000001000000
000000001001110001000000000001000000000100000000000001

.logic_tile 6 8
000000100000000000000111001101101100001001000000000000
000001000000001001000011110001110000001011000010000000
011001001110001111100110010001011000110001110000000000
000010001010001011000011110101011001110000010000000000
010000000100001000000011101101101011111111010000000000
010000000000001011000010010111001001111001010000000000
000010100000001000000000010001111111000000000000000000
000100000000000011000011010101101010000001000000000000
000000000100000000000110010101101111000000100010000010
000000000000000000010011100000111000101001010010000000
000010100000000000000000001000001110010000100000000000
000001000000000000000000001001011111010000000000000000
000101000010000000000111010001111010010100100110000010
000100000000000000000110000000011101000000010000000000
000000000010110001000000010101001101000010000000000000
000000000111010000000010001101111111000000000000000000

.logic_tile 7 8
000011000000000101100000000111000001000000001000000000
000000001000100000100000000000001010000000000000010000
000000000000000000000000000111000000000000001000000000
000000000001010000000010110000001000000000000000000000
000000000100000000000000000101100000000000001000000000
000000000000010000000010110000001101000000000000000000
000011100000001101010000000111000001000000001000000000
000011000000000111100000000000101111000000000000000000
000000000000000011100000010101000001000000001000000000
000000000100100000100010100000101100000000000000000000
000001000000001000000110110111100000000000001000000000
000010100000100101000010100000001100000000000000000000
000010100000001101100110100111100001000000001000000000
000000000000000101000000000000001101000000000000000000
000010100000010101100000010001100001000000001000000000
000001000010000001000010110000101101000000000000000000

.logic_tile 8 8
000000000010001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010001
011100000000000000000000010000001000001100111100000010
000001000100010000000010000000001100110011000000000001
000010100001000000000000010101001000001100111110000000
000001000000100000000010000000100000110011000000000001
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000101
000001000000110001100110000111101000001100111100000000
000000100111110000000000000000000000110011000000000101
000000000000000000000110000101101000001100111100000001
000000000000000000000000000000000000110011000000000000
000000000000100000000000000000001001001100111100000000
000010001000010000000000000000001001110011000000000010
010000001100101000000000000000001001001100110100000000
100000000001010001000000000000001101110011000010000000

.logic_tile 9 8
000000001010100001100000001111100000000001000000000000
000000001011010111100010010011100000000000000000000000
000101000000000111000000001111000000000001000010000000
000010100000000011000000001101000000000000000000100000
000000100000000000000000000111001011100010000000000000
000001000100000101000011110001111000000100010000000000
000001000000010000000011101000001100000010100000000000
000000100000000000000011000011011110010010100000100000
000000000000001001000000010001000000000001000000000000
000000000000000011000011100011000000000000000000000000
000000000000100001000000000001100000000010000010000000
000000000111010001000000000000000000000000000000000000
000011100000100111100000010001101101100010110000000000
000010000000000111100010011001001011101001110000000000
000000101100000000000000001000000000000010100000000000
000001000000001111000011110111001010000010000000000001

.ramt_tile 10 8
000001000111011000000000001011111010000000
000011000000001011000011100011010000000010
011000001101111000000011111001011000000000
000000000000011111000110010101010000000010
010000000000010111000011111101011010000000
110000001111010111100011000001010000000010
000000000000001111000000011001011000000000
000000001010000111100010011001110000001000
000000001000010111100011100111011010000000
000000001100000000010100000101110000010000
000000000000001011100000000111111000000000
000000001000001101100000001101110000010000
000000000000100000000011001011011010000001
000001001100010000000010000101110000000000
110000000001010111000010000111011000000000
110000000000000000100000000011110000000000

.logic_tile 11 8
000110000001110000000010100001001111000001000000000000
000000000000001101000110101011111110000000000000000000
011100001000000000000110100011011100000000000000000000
000000000000000000000011100000000000001000000000000000
010000000000000000000000000011000000000000000110000000
100000000000000101000011110000100000000001000000000000
000000000000010000000000011111011100101010000000000000
000000000000000000000010000111111010101001000000000000
000000000000001000000111101000000000000000000100100000
000000000000001101000011011001000000000010000000000000
000001000001101000000000010011000000000000000000000000
000000101010011001000011110000001110000000010000000000
000000000001011000000111100001100000000001000000000000
000000000000101001000110000011100000000000000000000000
010010001110001001100000001001001000000000000000000000
100000000100110111000000001101011011000000010000000000

.logic_tile 12 8
000000000000000000000000011000000000000010000010000000
000000001010000000000010000101000000000000000000000000
011010000000000000000010100111000000000010000001000000
000000000000100000000100000000100000000000000000000000
000000000000000000000000010111111110000001000100100000
000000000000000000000010001001010000001110000000000000
000001000001000101000111000101100000000010000000000000
000000100001010000100100000000100000000000000000000000
000000000000000000000000000111101010000010000000000000
000000001100000000000000000000110000000000000000100000
000010000000001000000000000000001111000100000100000000
000000000000100001000000000000001110000000000000100000
000011000000000101100011100001100000000010000000000000
000000000000000000100000000000100000000000000010000000
110000001111011000000000010000000000000010000000000010
010000000000001011000010110000001011000000000000100000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000010000000
110000000000001000000000000011001101111110000100000000
000000000000001011000000001111101001111100000000000100
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001101000000000010000000
000000000000000101100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110010111000000000000000100000001
000000000000000000000010000000000000000001000000100000
000000000000000001100111100000000001000000100100000000
000000000000000000000100000000001110000000000000000010
010000000000000001000000000011100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 2 9
000000000000000000000000000000011100000100000100000000
000000000000000000000010010000010000000000000000000000
011000000000000000000110011000000001001100110000100100
000000000000001101000010111101001110110011000011000001
010000000000001000000000011000001111000000000000000000
010001001000001101000010010101001110010000000000100001
000000000000000111100010011011111001000000000000000000
000000000000001011100111100101001001000000100010000000
000000000000000000000010001000001010000000000000000000
000000000000000000000000001001010000000100000000000000
000001100000001000000110000000000000000000000000000000
000001000000000001000110010101000000000010000000000000
000000000000101001000000000000001101000100000000000000
000000000001000001000010100000011101000000000010000001
010000000000000001000000001101101110010111100000000000
100000000000000111000010001111101111000111010000000000

.ramb_tile 3 9
000000000000000000000000000111011110000000
000000000000100000000010011011100000000000
011000000000000111100000011011111110000000
000000000000000000000011011111100000010000
010000000001000000000011101111011110000000
110000000000001001000100001001000000000000
000000000000000000000000011001011110000010
000000000000000000000011001011100000000000
000001001110000000000010000101111110000000
000010100000000111000010100111100000100000
000000000000000000000010011111111110000010
000000000000001001000111000001100000000000
000000000000000111100010010011011110000001
000000000000001001000011000011100000000000
110000000000001111000011100111011110000010
010000000000000101100110100101100000000000

.logic_tile 4 9
000000000001000011100010011011001000000010000000000000
000000001010000000100010101011110000000111000000000000
011110000000000000000000010111101000010111100000000000
000000000000000101000011010111011111000111010000000000
110000000000000000000000001000000001000000000000000000
110000000010100000000000001111001001000000100000000000
000000000000000001110111100000011000000000000000000000
000000000000000000000100000001010000000100000000000000
000000000001000101100111101000000001000010100000000000
000000000000000000000100000001001011000010000001000000
000000000000001000000000000101100000000010000000000000
000100000000000111000010000011100000000011000000000000
000000000000011000000111100000000001000000100110000000
000000001100001011000011000000001100000000000000000000
000000000000001001000110000000011011000110100000000000
000000000000010001000100000000001110000000000010000000

.logic_tile 5 9
000000100010000000000000000111100001000010110000000000
000011000000001111000010101111001000000001010000000000
011000000000000111000000000000011011010000000000000001
000000000000100011110011110000011100000000000000000100
000100000000000000000000000000001101000100000110000000
000100000000000101000000000000011111000000000000100000
000000000000000011100010100001011110000000000110100000
000000100000000000000011100000110000000001001000000000
000101000000000000000010001000000001000000100110000000
000100000100000000000000001111001110000000000000100000
000000001000000001000010100001011001100000010000000000
000000000001001101100100000101011000100010110000000000
000001000000000000000111100011111111000000000000000000
000000000000000000000100000000111000001001010010000000
010001000000000011100110100011111001010110100000000000
110000100110000001000111110000001011100000000000000000

.logic_tile 6 9
000010000100000111000110001011000001000001000000000100
000000000000000000100000000011101011000010100000000000
011001000000001000000010100111101010000101000100000000
000000100000000001000100001001110000000110000000000000
110000001100001101000111000000011101010100000100000000
110000000000010101000000001101011110000110000000000000
000001000000000111100011000101001010010000000100000000
000010000000000000000000000000011110100001010000000000
000010001110000000000010010000001010010000000100000000
000000000010000000000010001011001011010110000000000000
000000000000000000000110000101111100101000000000000000
000000001000001101000010010101011111101110000000000000
000000001010101001100011101001000000000001100100100001
000000000001011001000010010001001011000010100000000000
000000000000000011100111001101001110000100000100000000
000000000000000000000000001001100000001101000000000000

.logic_tile 7 9
000000100000000000000011111011101000111100010100000000
000001001010000000000111110011001110111100000001010000
011000000000101000000111100001111111000100000000000100
000000000011000001000100000000011001101000010000000000
000000100100000000000000010000000000000010000000000000
000011100000000000000011111111000000000000000000000000
000000000001001000000111000000000001000010000000000000
000000000000101101000000000000001101000000000000000010
000000000000100000000000001000001000010000100100000000
000000000001010000000010011101011001010000000000000000
000000000000001111100010000000000001000010000000000000
000000000000000101100000000000001110000000000000000000
000000001110100001000111100000000000000010000000000000
000000001011010000000000000000001101000000000000000000
000000001110000001100110000101111111001000000100000000
000000000000000001100000001101101010010110100000000000

.logic_tile 8 9
000000000000000000000110000111100001000001010110000000
000000001100000000000100000111001011000001100001000001
011010000000010000000011111000001100010100000110000000
000000000110000000000011001001001101010000100000100000
110010100000001011100000011101011101011110100000000000
100000000000001011000010001011011110011101100000000000
000000000000101000000011111111101010100010110000000000
000100100001010011000011111011001100100000010000000000
000000000000001001000110011000001111000000000000000000
000000000000001011000010111001011100010000000000000000
000000000000101000000111000000011011010110000110000000
000000000000010101000111111101011010000010000000100000
000000000001010011100000011001011100011111100000000000
000001000000000000000010100111111101101110000000000000
000000000000000111100000011000011011010100100101000100
000000000000000111000010001111011011000000100000000010

.logic_tile 9 9
000000000001010101000010100001001001000000000000000100
000000000100000101100110100001011000001000000000000000
001000000000000101000111100000000001000000100110000000
000000000000000101100110100000001100000000000000000000
010000000110000101000111100011111011100010010000000000
110000000000000000000000000111101101001001100000000000
000011100000001000000010101000000000000000000110000000
000000000110010111000011111101000000000010000000000000
000100000000000101000000001001101100000000010000000000
000001000000000000100000001001001001000000000000000000
000000001101010011100110011101100000000010000000000000
000000000000100000100110011111100000000011000000000010
000100000000000101100000000111100000000010100000000000
000000100000010000100000000000001010000001000000000000
000000000000100000000000010000000001000000100100000001
000000000001011111000010000000001001000000000000000000

.ramb_tile 10 9
000000000010000111100000000101111010000000
000000000000000000100000001111010000000000
011000000000001111000111010011011000000000
000000100010001111110110100001010000000000
010000000000010000000111010101011010000000
110000000001000111000111011011110000000000
000000000000001011100011110111111000001000
000000000000000011100110101111110000000000
000000101011010011100000011101011010000000
000000000110000001100011000001010000000000
000011100000000000000000001111111000000010
000010001100000000000010010001010000000000
000000000000000000000110101001111010000100
000000000000000000000111101011110000000000
010000100000000111100111100101111000000000
110000000110000000100100000011110000000001

.logic_tile 11 9
000100000001001011100000000011111101010111100000000000
000000000000100101000011101011011001000111010000000000
011100000000000101100011100001001110000000000000000000
000000000010000000100111100000110000001000000000000000
110010100000000101000010110000001011000100000000000000
100000000000001101000010010000011101000000000000100000
000000000000010000000010100001011001010111100000000000
000000000100000000000100000001011100001011100000000000
000000001000000001100000011011001010000000000000000000
000000000100000001000011001101001010000100000000000000
000110000000010011000010101101011110001001000110000000
000000000000000000000110001001100000001010000000000010
000000000001011000000011100001100000000010000000000000
000000000110101101000000000000000000000000000001000000
000000000000001001000000000000001101000110000010000000
000000001000000001000000000111001110010110000010000000

.logic_tile 12 9
000000000010000000000000000001100000000000001000000000
000000001110000111000011100000000000000000000000001000
011010101100000011100000000001000000000000001000000000
000000000000000000110000000000100000000000000000000000
010000000001010000000000010000001000001100110000000000
100000000000100000000010000000001000110011000000000000
000001000000100000000000000001001001000000000000100000
000010100001010000000000000000011000100000000000000000
000000000000000011100000010000011100000010000010000000
000000000000000000000011000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000110000000100000001111000000000010000000000000
000000000000000000000110010101001100111111000000100000
000000000110000000000011011111101000010111000000000000
010000001110000000000000000011000000000000000100000000
100000000000000000000000000000100000000001000000000000

.io_tile 13 9
000000000000000000
000100000000011000
000001010001000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000010111000000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000010100000001100000000000000000000

.logic_tile 2 10
000001000000001001100111101000000001000000000100000000
000000100000001111000100001101001010000010000001000000
011000000000000001100000000000011010000100000100000000
000000000000000000000000001001010000000000000011000000
110010100000001000000000000011100000000010100010000000
110000000000000111000010110111101101000001100000000000
000000000000000101000010000000000000000000000000000000
000000000000001001000000001011001110000000100010000000
000000001101010000000011100101101100000000000000000000
000000000000000000000110000000010000001000000000000000
000000000000000000000110000101111101001000010110000000
000000000000000000000110000001111000100000010010000000
000001000000000001000011100111101011010111100000000000
000000000000000101000000000001101111000111010010000000
000000000000000000000110100000000000000010000000000000
000000000000000000000010010000001011000000000000000000

.ramt_tile 3 10
000000000001000111100000000011011000000000
000000001000000000100010011011100000010000
011010100000001001100000000111011010000001
000001001100000111100011110001100000000000
010010100000100000000011101111011000000000
110001000101000000000100001001100000000000
000000000000000001100011011101111010000001
000000000000001001100011110101100000000000
000000000000000011100010010111111000000000
000001000010000000000010101001100000010000
000010000000000001000000001111011010000001
000001000000000011000000001101000000000000
000100000010000011100111011011011000100000
000100000000100000100111010111000000000000
010001000000000011100000011011111010000000
010010000000000000000011110011000000000000

.logic_tile 4 10
000001000000101011100011110111001101010111100000000000
000010000001010001100111010011001001001011100000000000
001010000000000000000111011001001101000110100000000000
000000000000001101000111111101111101001111110000000000
000000101010110001100010100000001011000010100111100001
000010000000110101100010101111001011010000100000000111
000001000000000000000111110000000000000000000000000000
000010100001010000000111110001001101000000100000000000
000000000000100011000010101101001001010000000000000000
000010100001010111000111100001111100000000000000000000
000010100000001000000111101101000000000010000000000001
000001001010000111000000001001000000000011000000000000
000010000000011111100110100000011110000010100110000001
000000000000001001000111001111001110010000100010000011
000000000000001000000000000001001011000001000000000000
000000000001001111000011111111011111000000000000000000

.logic_tile 5 10
000010000000000101100110110011100000000000100000000000
000000000000000000000010001001001011000000000001000000
001000000000101011100111111101100000000001000000000000
000000000001011011000110001001000000000000000000000000
000100000010000000000110010101011100111001010100000000
000100000000000000000011101111111101100000000000000000
000000000001000111100010011101111111000010000000000000
000000000001010111100110100001111011000000000000000000
000000000001000000000000011001001000000001000000000000
000000000000000000000010110001011110000000000000000000
000000000000000001100111001111001101111001010100000000
000000100000000000000100000101111110010000000000000000
000000000100100001100111000111000001000011100000000000
000000000011010000000110111011101110000010000000000000
000000000000000111100110001111011000001011000110000000
000000000000000001000011101111110000000010000000000110

.logic_tile 6 10
000000000000010111100010101001001110001110000000100000
000010100011100000100110011111110000000110000000000000
011000001000000000000011110101011110010000100110000000
000000000000000000000110110000101101101000000000000000
110000000000000000000110100001011111110010100000000001
100000001110000000000100001111001010110000000000000000
000000000000000111100010000101011101000110000100000001
000000000000000001100110110000111001000001010000000100
000000001000000000000110011000011101000010100000000000
000010000000001001000011101001001111010010100000100000
000000000000100101000110010011001100000000000000000000
000000000001010000100110000000010000001000000000000000
000000000010010000000010101011111110001111110000000000
000000000000000000000111111101101001001110100000000000
000000000000100001100010001000011111010000100000000000
000000000011010001100100000101011011000000100000000000

.logic_tile 7 10
000000000000011000000000000000000001000010000000100000
000000001100001111000000000000001110000000000000000000
011000000000000000000000000111101111100010010000000000
000000001001000000000000001111101010010010100000000000
110010000000000000000000010011011011010110110000000000
100000000001010001000010000001101111010101110000000000
000001000000000011100110101101111110100010110000000000
000010101110100111000011100101111010010000100000000000
000001100000001001100010000011011110000100000100000000
000010000110001001000010000000011101101000010000100001
000000000000000001100000001011001110001101000100000001
000000000000100000100000000011110000000100000010000100
000001100000000101000010101000001010000110100100000000
000010000100100000100011110101011101000000100001100000
000000000000100001000111001011011111100010010000000000
000000000000010000100011001101011010010010100000000000

.logic_tile 8 10
000000001011000011100011111000000000000010000000000000
000000000110100000100010001101000000000000000000000010
011100000000000000000000010000000000000000100000000000
000000000000000000000011100011001000000010000000000000
010010101000000000000000011000001110000100000000000000
010000000000000000000011000101010000000110000000000000
000000000000000011100111001000011011000000100110000000
000000000000000111000100000011001010010100100000000000
000000100001011001000000000001011110100010000000000000
000001100000000101000010001011101100000100010010000000
000010100001000111100110100001100000000010000000000100
000000000000100000000100000000100000000000000000000000
000010101100000001000011000000000000000010000000000000
000000000000000000000010000011000000000000000010000000
000000001110100000000000001111001110100010000001000000
000000000001011001000000001011101011001000100000000000

.logic_tile 9 10
000000100000000001100010100000001100000100000100000000
000001000000010111100100000000000000000000000000000000
011000100000000011100111001001111111010111100000000000
000000100110011111100111111011101011000111010000000000
010000000100101001000000000101000000000001000000000000
100000000001011111000011110101100000000000000000000000
000001000000100000000000000111001100010111100000000000
000000100001010001000011100111001000000111010000000000
000000000000000001100000001000001000000010100000000010
000000000000001111100000001011011000010010100001000100
000001000000010111000010001001111101100010010000000000
000010000100010001000110001001001000000110010000000000
000001000000001101000000000000011100000100000100000010
000010100001000111000000000000000000000000000001000000
010001000000000001000000000000000001000000000000000000
100010101100000000000000000101001010000000100000100000

.ramt_tile 10 10
000000100110000111000000001001111000000010
000100000000000000100000001001010000000000
011000001110010011100011110011011010000000
000001000000101111110011110101010000100000
110000000110001111100000001111011000000000
110000000000000111010000000011010000000001
000000000001000000000011101111011010001000
000100000000100111000000001011010000000000
000000000100001000000111110111011000000010
000000000001011011000011011011110000000000
000000100001001000000111000011111010000000
000001000001111111000010010001110000010000
000011001010000111100111100011011000000000
000011000000000111000110010101110000000001
010000100000000000000110101111111010000000
010001000000000000000100000101110000000000

.logic_tile 11 10
000000000000001101000010100011011010010111100000000000
000000000000000011100110111101101111001011100000000000
000001000000000011000011110101111010000110100000000000
000000100110011101000110000101011111001111110001000000
000000000000000011100111110001011010110011000000000000
000000000000010111000011000001111101000000000000000000
000001000110001111000011100111111010010111100000000000
000000100000101011100110001101111110001011100000000000
000001000010001111100011000001011100010110100010000000
000000000000001011000010100000011010100000000000000101
000000000000111111100011001001101001100000000000000000
000000001011011001100100000011111000000000000000000000
000000000001000000000010010011011111100010100000000000
000000000000010011000110010011011000101000100000000000
000000100000000000000010101101111101000110100000000000
000001000100001101000110100111001001001111110000000000

.logic_tile 12 10
000010100000000011100010110000001100001100110000000000
000011100000000000000110100000001101110011000000000000
000010100000010101100010100011011001110011110000000000
000000000000000111000111101001001111000000000000000000
000000000001001000000010101001011001100010000000000000
000000000000000001000011100101011001001000100000000000
000000000000101101000010101101001100101011110000000000
000000001011001011000010110101111010000111010001000000
000000000000001011100000010001100000000010000010000000
000000001110001111100011100000100000000000000000000000
000010100000010000000000000101101110100000000000000000
000000000010000000000000001111101011000100000000000000
000010100000010001100000010000011010000010000000000000
000000000000000000000010000000010000000000000010000000
000001000000100001100000000001011111000000000000000100
000010101001000000000010110000101000100000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000010100011000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000101000100000000001010000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 11
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000010000000000000000000000
001000000110000000000011100000000001000010000000000000
000000000000000000000000000000001110000000000000000000
010001000000000000000000010000001010001100110110000000
000000100000100000000010000000010000110011000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000010110000010000000000000000000000
000000000000001000000000010000000000000010000000000000
000000000000001011000011010000001100000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000011000000001001000000000000000010000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
110000000000001000000000000011100000000010000000000000
100000000000001011000011100000000000000000000000000000

.ramb_tile 3 11
010000000000000001000000010101011110000000
001000000000000111100010011001110000000000
011000000000000111100111111001111100000010
000000000000000011100011001101110000000000
110000000000000111100111111111011110000000
111000001000000001100111000111010000010000
000000000000000011000000011001111100000000
001000000000000000000010011001010000000000
000000101110000000000011100001111110000000
001001000010000000000100001101010000100000
000010000000000000000000010101011100010000
001001000000001001000010101011010000000000
000100000000000000000110100001011110000000
001100000000000001000000000001010000100000
010000000000000011100000010011111100000100
111000000000000000100010100101010000000000

.logic_tile 4 11
000000101100001000000111001011001000000110100000000001
000000000000100111000000001011111000001111110000000000
011000000000001011100000010101000000000000000100000000
000000000000000011000011000000000000000001000000000010
110000000000000111100011100000011110000100000110000000
010000000000000000100111110000000000000000000000000000
000000000000000101000000001000011010000110000000000000
000000000000000001000010001111000000000010000000000000
000000000001000000000111011011100000000001000000000000
000000000000100000000010110011100000000000000000000000
000010100000000000000010110101011000000000000000000000
000001000100000111000110110000110000001000000000000000
000010100000000000000000000101101010000110000000000000
000010000000000000000000000000010000000001000000000000
000000000000000000000110011111111001110001110100000001
000000000000000001000010001101101000110000110010100010

.logic_tile 5 11
000000000000101001100000001000011000000000000000000000
000000000011011111000010011011010000000100000000000000
011000000000000101100011110000011001010000000000000000
000000000000000000100010110000011110000000000000000000
010000000000100111000111010000011010000000000000000000
110000000000000000000111001111001000000110100010000010
000001000000001111100111101001011110000100000000000000
000010100000000111100100000001000000001100000000000010
000001000000000000000011100000001110000100000100000000
000010100000000000000000000000010000000000000001000000
000010100000000000000110001001001010000000000000000000
000000001010000000000010011011101000001000000000000000
000010001110100000000010111111001101000110100000000000
000001000001000111000111010101011011001111110000000000
000100000000000101000000000000011100000000000000000000
000000000100001001100000001101010000000100000000000000

.logic_tile 6 11
000000001000000000000000001000000001000000000000000000
000000000000000000000000000111001011000000100000000000
011000000000101000000111010000001101010100000000000000
000000000001001011000111111111011010000100000000000000
110010100000000111000111001111100001000000110000000000
110001000010000000100100001001101000000010110000000000
000000001001001101000010011111101101000000000000000000
000000000000101111000010101001101110000000100000000000
000000000011111000000000000000000001000000000000000000
000000000001011111000011010101001100000000100001000000
000001000000100001100000000111011100000000000000000000
000010100000010111000011100000000000001000000000000000
000010100000010111100110110011111011000000000000000000
000001000000000001000111111101011010000100000000000000
000000000000000111000010010011111000001001000100000000
000000000000000011000010110111100000000101000000000100

.logic_tile 7 11
000010000000100001000011110101111111101101010000000000
000000000001010000100110101101001110001000000000000000
011000000000101011100000000011111110100001010000000000
000000000000010011000011100111001001100010010000000000
010000000000000101100011100000011001010100100100000000
010000100001010000000110110101001001000100000000000010
000000001010000001100000000101111000010000000110100000
000001000000000001000000000000011011100001010000000000
000101000000000000000000001000011100010100000010000000
000110000000000000000000000001001111000100000000000000
000001100000000101000000011011111000001001000100000000
000011100000100001100010000111110000000101000000000100
000010101100001000000011111000001111010000100100000000
000001000000001001000110001001001111010100000000100000
000000000000001001000110000001100000000000100100000100
000000000000001001000000000001101111000001110000000000

.logic_tile 8 11
000000100000100001100111000111100001000000010100000100
000001000000000000000000001111101001000001110000000010
011000000000100001100111101000001111000000100100000000
000010000001010000000010111001011100010100100001000001
110000000000000000000111100101011100001000000100000001
100000000000001101000100001111010000001101000010100000
000010100000101000000111010111101111000000100100000010
000000100000010101010111100000111000101000010010000000
000000001100000001000110000011000001000000010110000000
000000000000000000000100001111001101000001110010100000
000000001110000001000110010111000000000000010100000010
000000000101010000100110000001101101000010110000000000
000001000000100111100011100111111011101011010000000000
000010100011000000100000001101001011000001000000000000
000000001000000000000110011101101110100010110000000000
000000000000000001000011001101101001010000100000000000

.logic_tile 9 11
000000001010000000000010110000000001000000100100000000
000010000000000111000111110000001110000000000001000000
011100000000001101000010110000011101010000000000000000
000000000000000111100111100000001011000000000000000000
010000000011110001100111000011100000000010100000000000
010000000000010000000010100000101000000001000000000000
000001100000001001000110001101101011000000000000000000
000010100000000001000010000101101001000000100000000000
000110100000000000000110111011011110010111100000000000
000001100000000000000010000001111111001011100000000000
000100000000100000000111000111101010000000000000000010
000001000001010111000100001101111001000000010000000000
000000000001000000000111100001100000000010100000000000
000010000000100000000000000000001101000001000001000000
000001000000000111000011100101111000000000000000000000
000000100000000000100010000000010000001000000000000000

.ramb_tile 10 11
010000000001111011100111100011011100000000
001000001000101111100111110001000000000000
011000000001001011100000000011011110000000
000001000010000111100000001001000000000000
010000000000000001000111110111111100000000
011000000000000000100011101101100000000001
000000101110101111100011100011011110000000
001001000001000011000000001101100000000000
000000000000000011100000001101111100000000
001010100000001001100010011101000000000000
000000000000010101000000001101011110000000
001000000000100000100000000001000000000000
000000100111100000000000001111011100000000
001001000000110111000000000001000000000000
010000000000000101000111010111111110000000
111000000000000000100011000001100000000000

.logic_tile 11 11
000000000000000000000010110011011010010111100000000000
000000000000000000000011110101111110000111010000000000
011000000000000001100111001111111100010000000000000000
000000001010000000000000000001101001000000000000000000
010000000000000111100010010111111111100010000000000000
100000000000000001000011101101101110001000100000000000
000000100000000001000000000101100000000000000100000000
000001000000000000100011100000000000000001000000000100
000000000000000000000011100000001010000100000100000001
000000000000000000000000000000010000000000000001000000
000000000000010000000011101000001000000000000000000000
000000001010000001000000001001010000000100000000000000
000001001000000011000111100000000000000000000100000000
000010100000000000000100001111000000000010000010000000
010010000000111101100110010000000001000000000000000000
100000000001010101000011110101001101000000100000000000

.logic_tile 12 11
000010000001010000000111100101000000000000000100000000
000010000000111111000011100000100000000001000001000000
011001000110000000000000010000011000000010000001000000
000010100000000000000010100000010000000000000000000000
010001000000000000000011100000000000000000000100100000
100000000000000000000111111101000000000010000000000000
000100000000000000000000000000001000000100000100100000
000010100000000000000000000000010000000000000000000000
000000000010000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000001000000000000011100000000000000100000000
000000000000001111000000000000000000000001000000000000
000010000100100000000000000111100000000000000100000000
000001001110000000000000000000100000000001000000000000
010000001110000000000000000000000000000000100100000000
100000000000000000000011110000001001000000000000000000

.io_tile 13 11
000001011000000010
000100000000000000
000000000000000000
000000000001100001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100001000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000010000100010010
000001010100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000100000111000000000001100001000000001000000000
001000000000000000100000000000001110000000000000010000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000000000
000000001110001001000000000001000000000000001000000000
001000000000001011000000000000000000000000000000000000
000010100000000101100010000011000000000000001000000000
001001000000000001000000000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
001000000010000000000000000000001100000000000000000000
000000000000001111100111000111100001000000001000000000
001000000000001011000100000000001101000000000000000000

.logic_tile 2 12
010000000000000000000000001000001010000010100000000000
001000000000010000000010010101011110010000100000000001
001000000000000000000010100101100000000010000000000000
000010100000000000000100000000100000000000000000000000
010000000000010000000000000000011000000010000000000000
011000000000000000000011110000010000000000000000000000
000000000000000111100010000011100000000010000000000000
001000000000000000000110100000000000000000000000000000
000000000000000111000000000111000000000010000000000000
001000000000000000000000000000100000000000000000000000
000000000000001000000000000000000000000010000000000000
001000001110000011000000000011000000000000000000000000
000000100000000001000000010000011010000100000100000001
001000000000000000000011000000010000000000000000000000
110000000000001000000000000000000001000010000000000000
101000000000001011000000000000001110000000000000000000

.ramt_tile 3 12
000100000001000000000000011111001110000000
000100000110101111000011110011100000010000
011010000000001111000000000101101110000000
000001000000000111100000000011110000100000
010000000001100011100011110101001110000000
110010000000000000100011100011100000001000
000100000000001111100111011011101110000000
000100000000001111000011101101110000010000
000001000000101011100111101011001110000001
000000100111000011000000000001100000000000
000010100000000000000000001101001110000000
000001000000000001000010010101010000000000
000010100000011000000011110001101110000010
000010001000000111000111100001000000000000
010000000000000000000000001001001110000000
110000000000000001000000000111110000000000

.logic_tile 4 12
010001000000011101000010111101101100010111100000000000
001010100010101011100111011011001000001011100001000000
011000100000100101100110000000011010000100000110000101
000000000000011101000010110000010000000000000010000001
010001000001011111000111000000000000000000000000000000
011000100010000011000100001111001110000000100000000000
000010100001011101000010100001101010000000000000000000
001001000000100111000000000101101111001000000000000000
000001000000000001000000010000001000000010000000000000
001000001010000000100011000000010000000000000001000000
000000001010000101100000001001111010000000000000000000
001000000000000000100010111001001000000000010000000000
000000000000000011100111110011111010000110100000000000
001001000000000000100010001011001011001111110000000000
000100000000000000000000001000001110000000000000000000
001000000000000000000000000001000000000100000000000000

.logic_tile 5 12
010001000100100111000010000000001000000000000000000001
001000100001000111100110010101010000000100000000000000
001000100000001001100010011011100000000010000000000000
000010000000001011000110101111101000000011100000000000
000000000000100011100111000000011001000010100110000100
001000000001010101000100001101011111010000100011100011
000001000000000000000010100111001010010010100110000000
001000000000000000000100000000011100100000000001000011
000000000000100111100011100011000000000011010111100101
001000000001000000000111111101101000000001000000000110
000011000000000000000000000001001100000000000000000000
001001000000010000000011000000110000001000000000000000
000011100000000001100000001000001110000010000101000111
001010000000000000000011010001011011010010100011000010
000000001100000000000010011101111000000000000000000000
001000000001000000000010110001111010001000000000000000

.logic_tile 6 12
010001000001010000000010101001101010111101010100100000
001010000000100101000100001011011011111100011000000000
001001000000001111100110101101011100110100110110000000
000010000000000001000000000001111011111001111000000000
000001000110000000000111010001100001000010000100100000
001010100000000000000111010000001101000000001000000000
000010001100000111100000000111101110000000000000000000
001000000000100000100000000000000000001000000000000000
000000001100000000000010100111000000000001000000000000
001000000000000000000100000111000000000000000000000000
000000101110000000000000000001011000000000000000000000
001001000000000001000010001011001001000000100000000000
000000000000000011100111100001100001000001000000000000
001010000000001111100100001111101111000001010000100000
010000000000001001000010001011100000000001000000000000
111000000000000111100000000111000000000000000000000000

.logic_tile 7 12
010000000000000101000110011111100000000000000010100000
001000000000000000100011000001101010000000100010000000
011000000110000000000110111001100000000001000000000000
000001000000001101010010101111001000000000000001100100
110001000000000101000110100011101101000110000000000000
101010001010100000100010000000111101101001000000100000
000000000000000111000010001111111011010111100000000000
001000000000001001000010010011101010000111010000000000
000000000000000000000011001101001111110010100000000000
001000001100000000000000001001111011110000000000000000
000000000000001011100010011001011100001000000100000010
001000001000000001000110001101100000001101000001000000
000000000000100000000111100001101000000000000000000000
001000000000010000000111111111111011000100000000000000
000000001100000000000011100001100001000010000010000001
001000000000000000000010110001001111000000000000000000

.logic_tile 8 12
010000000000011000000000010011011111000000100100000000
001000000001101011000010100000011000101000010001000000
011000000000001101000110000001011011110000000000000000
000000000000000001100000000101101101111001000000000000
110000000101101111000000010001111101110110000000000000
101000000100011011000011110001001111110000000000000000
000000100000010011100000001000001111010000000100000000
001001000000100000100000001001001111010110000001000000
000001001001010001100000010111101110001000000100000000
001010000000100000000010101111100000001110000000000001
000000100000101101100111101011011110001101000100000000
001001001001001101100000001111100000001000000010000010
000000000000101001100110011101001011100010110000000000
001010100110001001100010001111101100010000100000000000
000000000000000001000111110000001011000100000100000010
001001000000000000000011001111001111010100100000000000

.logic_tile 9 12
010001000001000111000111101000000000000010000000000000
001110001111101001000011110011000000000000000000000010
011000000000000000000000000001011100000110100000000000
000000000010000000000000000011011101001111110000000000
010001100000001000000010000001011101101101010000000000
101001001110000101000000001001001011001000000000000000
000000000000000000000111111001011110000110100000000000
001000000110100001000011010101001111001111110000000000
000010100110001011100111001111101000000110100000000000
001000000000000111000000000111111100001111110000000000
000000000001001001000000000000011111000110100000000000
001000000100000011000010000000011011000000000000000000
000000000000000000000010100101000000000000000100000010
001000000010000000000010100000000000000001000000000000
010000100000101111000010100111001011010111100000000000
101000000001001011000110011011111110001011100000000000

.ramt_tile 10 12
000010000000000000000000011111101110100000
000001000000000000000011110011110000000000
011000100000000000000000000111101100001000
000000000010001111000011100111110000000000
110000000010010111000011011101001110000001
110000000000100111000011100101010000000000
000000000000000111100000000001101100000000
000000001000000000000000001101110000010000
000011100001000111100011110011101110000000
000001000000000000000110011001010000100000
000000000001000001000000000011101100000001
000000001000001011000010000011110000000000
000001000110001000000111110011001110000100
000000101110000011000010011101110000000000
010010100000000000000110111101001100000000
010001000110001111000011010111010000000000

.logic_tile 11 12
010000001110000000000111101101011111010111100000000000
001000000000000101000110111111111100000111010000000010
001000101010001000000110101111011100000110100000100000
000001000110001111000010111001001001001111110000000000
110010000000000000000011110011011011000001000000100000
111001000000000000000011010001101001000000000000000000
000000000001001000000000001011111111010111100000000000
001000000000010001000000000011001110000111010000000000
000010001110000000000110000011100000000001000000000000
001000000000001101000000001101100000000000000000000000
000000001100100001100010011011011100010111100000000010
001000000001001001100110010111001110000111010000000000
000000000000001001000011111111101111000110100000000000
001010100000011001100111001011011000001111110000000100
000000001100001101000010110000001000000100000100000010
001000000000101101100111000000010000000000000010000000

.logic_tile 12 12
010001000000000000000000000111000001000010000010000000
001000000000011111000000000000001110000000000000000000
011001000000011101000000010101100001000000000000000000
000000100010001111000011110000001100000000010000000000
000010000000001000000110010001100000000010000000100000
001000000000000011000011110000000000000000000000000000
000001000000001011100110011011111010000000000000000000
001000100000100111000011001011111100000100000000000000
000000000000001001100011100101100000000011010000000000
001000001100000111000000000001001011000011000001000000
000000000000000011100010111111111110011100010100000000
001001000110000000100110001101101110101100010000100000
000010000000001111000000001101000000000001000000000000
001000000000001101000000001001000000000000000000000000
010000000001000001100011000111001100010111100000000000
011000001000100000000100001101001101000111010000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000001000000000
001000000000001001000000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000001000000000
001000000000000111000000000000100000000000000000000000
000000000000001000000000000111000000000000001000000000
001000000000001011000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
001000001010000000000011010000001111000000000000000000
000000000000001000000010010000000000000000001000000000
001000000000000011000011010000001100000000000000000000
000000000000000000000000010111000000000000001000000000
001000000000000000000011000000100000000000000000000000

.logic_tile 2 13
010000000001000000000000010000000001000000001000000000
001000001000000000000010000000001001000000000000001000
001000000000000000000000010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
010000000000000000000110000000001000001100111100100000
001000000000000000000000000000001001110011000000100000
000000000000000000000000000101001000001100111110000000
001000000000000000000010100000100000110011000000100000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001100110011000000100001
000000000000001000000000000111101000001100111100000000
001000000000000001000000000000000000110011000010100000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000100000110011000010100000
110000000000000001100110010111101000001100111100000000
101000000000000000000010000000100000110011000000000001

.ramb_tile 3 13
010001000000000000000000000001111000000000
001000000000000000000000000101100000000000
011000000000000111100110101111001100000000
000000000000000000100100000101000000100000
010000000000101001000111101011111000000000
111000000010001111000100000101100000100000
000000000000001011100000000011001100000000
001000000000001011100000000111100000000001
000000100000001001000010011111111000000000
001000000000000101000011101011000000000000
000000000000000000000010000111101100000000
001000000000000001000110010101100000100000
000000000001010011100011100011011000000000
001000000000001001100000001111100000000000
110000000000001111000011100011101100000000
111000000000001101100100000011000000000100

.logic_tile 4 13
010000000000001001000111110001101000000110000000000000
001000000000000001000111110000010000000001000001000000
001000001110000011100000001111111110010111100000000000
000000000000000101100010010111101000001011100000000000
010110000011010000000000011101001110000110100000100000
001100000000000000000011000011111101001111110000000000
000000000000000001100000010001100000000000000110000001
001000001010000000000011000000000000000001000001000000
000001000000000000000000011111111010010111100000000000
001010100000000000000010110011111101001011100000000000
000000000000000000000000000000011000000110000000000000
001000000000000001000000001001010000000010000000000000
000000000000000000000010100001011110000110100000000000
001001000010100000000111101001001111001111110000000000
110000000000000101000011100001011010000110000010000000
101000000000000001100011100000000000000001000000000000

.logic_tile 5 13
010001000000000111000110101011101101010111100000000100
001000101100000000000100000011001010000111010000000000
001000000000001000000000001111111001010111100000000000
000000000000001011000000001011101111000111010000000000
010001001100010111100111100000001000000100000100000000
001010100110010000100100000000011101000000000001000000
000000000000001111000010001101011011010111100000000000
001000000001011011000000000101011101001011100000000000
000000001100100011100000001111001100000110100000000000
001000000001000001000010010101101100001111110000000010
000000001010000001000010000011101010000000000000000000
001000000000001111000010000000110000001000000000000000
000000000000010111100000010001000001000000000100000000
001000000000100000000011100000101110000001000001000001
000000001010000111000010000111011010010111100000000000
001000000000000000100010010001001100001011100000000000

.logic_tile 6 13
010000000000001101100000011011111000010111100000000000
001000000000001111000011100111001111001011100000000000
001000000000001111000010100001000001000011100100000000
000000000001000011100100000011001011000010000000000000
000000000000001111100011110101100000000000000000000000
001000000000000001100010100000001100000000010000000000
000000000000000000000000011001011111010111100000000000
001000000000010111000010100011101101000111010000000000
000101000001010111000000010011001010000111000100000000
001110100000100111100010000101010000000001000000000000
000000000000000001000111100000001110000010000100000000
001000000000000000000000000111001100010010100000000010
000001000000001011100010000001101100001010000100000000
001010101100001011000000001101100000000110000010000000
000000000000000111100000000001101100000000000000000010
001000000000000000100000000001011010000000100000000000

.logic_tile 7 13
010000000010000101100111001001111010100000000000100100
001000100000000000000100001011111111000000000000000000
001000001010001111000010110101011111000110000100000000
000000000000000101000110100000011100101000000000000000
000000000000000001000000001000011110000000000000100000
001000000000001111000000001001001110000010000000100100
000000000000000000000010101101100001000000010000000000
001000000000001101000010010101101000000000000000000000
000000000000000000000000000101001110000010000100000000
001000000000100000000000000000011010100001010000000000
000001000110001111000000010001111100100000000000000000
001010000001000011000010001001001000000000000000000000
000000000000100001100110011001001001000000000000000000
001000001001010000000011000001011100001000000000000000
000001000000001001100010001111011111100000000010000000
001010000000000001000000001001101011000000000000100000

.logic_tile 8 13
010000000000000101000010111101100000000000100010000000
001000000000000000100011000011001010000000000001000100
011000000100001000000000000101011101000000100000000001
000000000100000011000000000000001010000000000000000100
010010100000000101100000000000011110000100000100000100
101000000000000000000000000000010000000000000000000010
000000000000101000000010100000000000000000100100000000
001000000101010101000000000000001001000000000000100000
000000100000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000100010
000000000000001000000000000001000000000000100000000000
001000000000000111000000001111101000000000110000100000
000001000000010000000000011000000000000000000100000000
001010100000000000000011000001000000000010000000100000
010001000000100000000000011011101010000000000000000100
101000100001000000000010110101000000001000000010000010

.logic_tile 9 13
010000000001010101000011101000011010000000000000000000
001000100010000111100011101111000000000100000000000000
000000100000100000000111110101000000000010100010000000
000000000001010101000111010000101001000001000000000000
000000001010001101000111001011111110000110100000000000
001000000000000001000000001001111001001111110000000000
000000000000000000000011110011100000000010100000000000
001000000000000111000110000000001001000001000000000000
000011001000000000000110000011000000000010100001000000
001001000110000000000000000000101110000001000000000000
000000000000001000000010000001011010101010000000000000
001000000110001101000010001111011000010110000010000000
000100000000000001100000001001100000000001000000000000
001100100001010000000011101011100000000000000000000000
000001000000100000000010000001101011000000000000000000
001010100111000000000110000101001011001000000000000000

.ramb_tile 10 13
010100100000000111100011111001011100000000
001100000001010000110110110101110000000000
011010000000101111000000010011001010000000
000001000101001111010011110001000000001000
010001000001000101110110100101111100000000
111010101000000111000111110111110000000000
000000000000100111100111011001001010000000
001000000001000000000011000011100000000000
000000000000010000000000001001111100000000
001000000000100001000000001001010000010000
000000000000000011100011110011101010000000
001001000000000000100111111101100000000000
000000001101000011100000001101011100000000
001000000000000000000000000111010000000000
010000001100001111000000001101101010000000
011001000000000111000000000111100000000000

.logic_tile 11 13
010000100001001111000010101001011010000000000000000000
001000000000000111000100000111001011001000000001000000
011000000000001011100010111001001110001110000011000000
000000000000000011000110100011000000000110000000000000
110010100000000001000110000111011101000100000100000000
101001000000000001100000000000111111101000010001000010
000000001111011111000111100101100001000000000000000000
001000000000100001000110110000001011000000010000000000
000000000000000000000000001101001000010111100000000000
001000001000010000000000001001011010000111010000000000
000001000000100001000010101000000001000000000000000000
001000101101000000100000001001001000000000100000000000
000000000001010101100000011000011010000000000000000000
001000000000100000100011101101010000000100000000000000
000000001110000001100010001001101010010111100000000000
001000100000001101000000000111001001001011100000000000

.logic_tile 12 13
010000000001010111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000001000000000111000000001010000100000110000100
000100000000000000000000000000010000000000000000000000
110000000000000101000010100000001010000100000110000100
111000000000000000100110110000010000000000000000100000
000000000000000000000010100111100000000000000110000100
001000000000000101000100000000100000000001000000100100
000010100000000000000000010000000001000000100110000000
001001000000000111000011110000001011000000000000100000
000000000000000000000000000011001101101000100000000000
001000000000000000000000000001011010010100100000000000
000010000000000000000111100001100000000000000111000000
001000000000000000000100000000100000000001000000100000
000000001100000000000011100000001010000100000110000000
001000000000000000000000000000000000000000000000100000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
011000000000000000000000001000000000000010000000100000
000000000000000000000000000011000000000000000000000000
110000000000000000000000000011100000000010000000000000
010000000000000000000000000000100000000000000000000010
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011110000010000000000000
000000000000000101000011100000000000000000000000100000
000000000000001101100110100000000000000000100101000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000010111000000000010000000000000
000000000000000101000011000000000000000000000000100000
000000000000000000000000000000011100000010000000000000
000000000000000101000000000000000000000000000000100000

.logic_tile 2 14
000000100000000000000000000000001000001100111100000001
000000000000000000000000000000001100110011000000010000
001000000000000001100000010111001000001100111100100000
000000000000000000000010000000000000110011000001000000
010000000000000000000110000000001000001100111100100000
000000000000000000000000000000001101110011000000000001
000000000000010000000000000101001000001100111100000000
000000000000100000000000000000100000110011000010000010
000010000000001000000000010111101000001100111100000000
000000000010000001000010000000000000110011000010000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000010100000
110000000000001000000110000111101000001100111100000000
100000000000000001000000000000100000110011000010000000

.ramt_tile 3 14
000000000000000011100011101011011000000000
000000000000000000000000001101100000100000
011000000000001001100111110111011010100000
000000000000001111100111000001100000000000
110001000000000000000010001111111000000000
010000100000011001000100001001100000001000
000000000000000001100010000011111010000000
000000001010000000100000000101100000000000
000000000000001000000010000011111000000000
000000000000000011000011111101000000010000
000010000000001001000111001111011010000000
000000000000001101000010001001000000000000
000100000000100011100111000011111000000000
000100000001000000000100000011100000100000
010010100000000000000000000011111010000000
010000000000000000000011111001000000100000

.logic_tile 4 14
000000000001000101100000001001011100010111100000000000
000000000010100000100011100101011001000111010010000000
011000000000000000000111110011001111000110100000000100
000000000000000111000111000011001011001111110000000000
010000000000000011000011101000000001000010100000000000
110000000000000000000010111111001011000010000010000100
000000000000000111100011100000000000000000000100000000
000000001100000000100111101101000000000010000000000010
000100000000001001000000000000000000000000000100000001
000100000000001001000000000101000000000010000000000000
000000000000001011100010100111001111000110100000000000
000000000000001001100100000011101001001111110000100000
000000001001100001000011101001011101010111100000000000
000001000001010000000100000101001001000111010000000000
000000000000000000000010000011111000010111100000000000
000000000000000000000000000001001100001011100000000100

.logic_tile 5 14
000001000000001000000000001111111011010111100000000000
000000101000000001000011001011001000001011100000000000
011000000000000000000000010000011000000000000000000000
000000000001001111000011110101010000000100000000000000
110000000000101000000000001101101100000000000000000100
000000001111011111000010100101101000000000010000000000
000000000000001101000010010001000001000011100000000000
000000000000001011000110101111101111000010000000000010
000011101100000001100000000000001010000010000000000000
000011100000100000000000000000010000000000000001000000
000000000000000000000000001000000000000000000100000010
000010100000000000000010001111000000000010000001000000
000000100000001000000000000000000001000000100100000000
000010100001011011000011010000001011000000000000000000
010000000000001000000000010000011010000110000000000010
100000000000000111000010001111011110000010100000000000

.logic_tile 6 14
000000100000000000000110001101000000000011100000000000
000000000000100000000000001011101011000010000000000000
011000000000000101000000000000000001000000100100000000
000000000001010000100010110000001110000000000000000000
110100000100100101000010111001000000000011100000000000
110101000001000000100111111011101010000010000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000010000001000001100000000101000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011000000001001000000000000000001
000000000001100000000010001011000001000011100000000000
000001000000010000000000001011001001000010000000000000
000000000010001000000000001011111010000010000000000000
000010100000000001000000000001100000001011000000000000

.logic_tile 7 14
000000001101101111100010111111000001000010110100000000
000001000000010101100110100011001000000000100000000000
001000000000001011000000010001111101010010100100000000
000000000000001011000010100000101000100000000000000000
000001000000001000000110001001001010001110000100000000
000010100000000111000000000011000000000100000000000000
000000000000000000000000010011101111000110000100000000
000000000000000000000011110000001110101000000000000000
000010100000101001100111111111101100000000000000000000
000001000000010001000010001011101011000010000000000000
000000000000100001100000010001011100010010100100000000
000000000000011001000010100000001101100000000000000000
000000001110000111100000001000011010000110000100000000
000000000001011101000000000011011001010100000000000000
000000000110000000000000011011001100000010000000000000
000000000000001101000010000011011001000000000000000000

.logic_tile 8 14
000010100001000000000111101101000000000001000000000000
000000100000001111000011001101100000000000000000000000
011000000000001111100000011001001010000000000000000000
000000000000001011000011110111011110001000000000000000
110000100001001111000110010101011101010100000110000000
110001000010101011100011000000011100001001000000100000
000000000000001000000111101111111001010111100000000000
000000000001011101000011100001011011001011100000000000
000000001100000000000111110001000000000001000000000000
000000000000000000000110001001100000000000000000000000
000001000100101111000011000101001100010100100100000000
000010100001000101100000000000011010001000000000000110
000000000000001011100111001011011100000010000000000000
000000001100000001100000000001101110000000000000000000
000000000000001001000010001000011110000000100110000000
000000100000000001000000000101011010000110100000000000

.logic_tile 9 14
000000000000101000000010101101001000000000000000000000
000000000001000011000100000111111011000000010000000000
011010000110100000000000010001101101010100000000000000
000000000000000111000011110000001011001000000000000100
010001100000011001000110000111000000000000000100100000
100010000001101011000010100000100000000001000000000000
000000001010001111000010101011001110010111100000000000
000000000000001011100010000101101110001011100000000000
000001000000001001000000001011000001000001000000000000
000000100000000001000010001101001000000010100000000000
000010000000001011100000000101011000000000000000000000
000000000001000001100000000000010000001000000000000000
000000100000000101100000011011101011101110000010000000
000000000000001111000011100011001010101000000000000000
010000001100000001100000000001000000000000000100000010
100000000000000000000000000000000000000001000000000000

.ramt_tile 10 14
000000000000000000000011101101101100000000
000010000000000000000000000101110000000000
011010001110101000000000011111001110000000
000001000000011011000011100111010000000000
010100001100001000000111101011101100000000
110100000000000111000100000001010000000000
000000000000000001000000011011001110000000
000000100000000000000011011011010000000100
000000000000101000000110001111001100000000
000000000100010111000111110011110000000000
000000001110001011100111000011001110000000
000000000000000011100011110101110000000000
000000000000000011100110001111001100000000
000000000000101001100110011001010000000000
110000000000001011100000000011101110001000
110010100010000111000000001001110000000000

.logic_tile 11 14
000000000000000011100000000000000000000000100100100101
000000000000001101100000000000001101000000000011100100
011000000000000011100000000101000000000000000100100101
000000100110000000100000000000100000000001000011000100
000000001000000011100111111111011010000001000000000000
000000000000000000000010101101010000001001000001000000
000000000000100000000111000000000000000000000111100001
000000000000010000000010111111000000000010000000000000
000000000000001001100000000101011000010111100000000000
000000000000000001000011110011101000001011100000000000
000000101100000011100000000111001010010111100000000000
000000000000000000000000000011101000001011100000000000
000000000000001000000110010000000001000000100110000010
000000000001010101000011110000001110000000000011000110
000000000000000001000000001000000000000000000100000010
000000000000000000000000000011000000000010000011000111

.logic_tile 12 14
000000000000001000000000011101111001000000000000000000
000000000000000011000010100011001001001000000000000000
011000000000001101100110110101001110001101000100000000
000000000000011101000010000101010000001000000000100000
110000000001011111100000000101001010000000100100000000
100000000000101011100010110000101101101000010000100000
000000000001001101000000010101100000000001010100000000
000000000000100101000010101111001010000010010000100000
000000000000000001100000010111111010000000000000000000
000000000000000000000011010000010000001000000000000000
000010000000001011100000001001001001101011010000000000
000010000000010001000000001111011100000001000000000000
000000000000000000000110011001100000000001000000000000
000000000000000000000010000001100000000000000000000000
000000000000000001100000010000011110010000000100000000
000000001010001111000011000011001010010110000000100000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000011100000000000000010000000100000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000011000000000000
000000000000000000000000000001100000000001000000000001
000000000000000000000000000011100000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000101000010100111000000000000000000100000
000000000000000000000000000111000000000010000000000000
000000000000000101000000000000100000000000000000100000
000000000000000101100010100011000000000010000000000000
000000000000000000000000000000100000000000000000100000
000000000000000101000000000011000000000010000000000000
000000000000000000000000000000100000000000000000100000

.logic_tile 2 15
000000000000001000000000000000001000001100111100000000
000000000000010001000000000000001000110011000000010010
001000000000001000000011100111001000001100111110000000
000000000000000001000100000000000000110011000000000000
010000000000000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110010000001001001100111100000000
000000000000000111000010000000001000110011000010000000
000000000000000000000110000011001000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000001100000000001101000001100111000000001
000000000000100000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000010000000

.ramb_tile 3 15
000100001100001000000011001001011000000001
000100000000001111000100000001100000000000
011000000000000111100000000101001100000001
000000000000001001000000000011100000000000
110000000100001001000011100111111000000000
010001000000011101000110000001000000000001
000000000000001011100000000101001100000000
000000000000000111100000000111000000100000
000000000010000111000000001101011000000000
000000000000000001000010001011000000000001
000000000000000000000000000111001100000010
000000000000000001000010001111000000000000
000010001110000001000000001101011000010000
000000000000010001000011110101100000000000
110010100000000111000000001011101100000000
110001000000000001100000000101000000000000

.logic_tile 4 15
000000100001000000000000000000001100000100000100000000
000000001000000000000010100000000000000000000000000000
011010100000001000000110000000000001000000100100000000
000001000000000001000000000000001001000000000000000000
110100000000000001000110010111000000000000000100000000
010101000000000000000011100000000000000001000010000000
000000000000000000000010000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100000000000000001000010100010000000
000000000000001011000011011111001011000010000000100000
000000000000000000000010000001101000000110000000000000
000000000000000000000000000000010000000001000000100000
000000000000001001000010000011101010000110100000000010
000000000000100001000000000101111100001111110000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 15
000001000000001101100011100111001100010110000000000000
000010100010000101000100000000001011000001000000000010
011000000000000000000110100001000000000011100000000000
000000000000011101000000000011001111000010000010000000
110000000000000101000110100000000000000000000100000000
000000100010000000100000000101000000000010000000000000
000000000000000000000000001000011000000110100000000000
000000000001000000000000001001001100000000100010000000
000000001000000011000000000001001100000110100000000000
000000000000000000110000000000001010001000000000000001
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000001000000
000100000000000000000000010111000000000000000100000000
000110000000001101000010000000100000000001000000000000
010000000000000001000000000000000000000010000000000000
100000000000000000000000001001000000000000000001000000

.logic_tile 6 15
000001000000000111100011001101100001000010000000000000
000000100001000000100000001001101100000011010000000000
011000001010000000000000010000011100000100000100000000
000100000000000101000010100000010000000000000000000000
110100000000000001100110001001001000000110100000000100
000101000000000000000000000101011101001111110000000000
000000000000100111100000010000011000000100000100000000
000000000000000000100011010000010000000000000000000000
000001000000010000000000011000011011010110000000000000
000000000000100000000011101111011000000010000000000000
000000000000000000000000010101000000000000000100000000
000000000000001111000010000000000000000001000000000000
000001000100000000000000000000000001000000100100000000
000010001100100000000000000000001111000000000000000000
010000000000000000000110000101000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 7 15
000000000000000000000111111001000000000010110110100101
000010101100000000000111101101101001000000100000000111
001000000000001101100111101011000000000010000000100000
000000000000001111100100000001001011000011100000000000
000000000000000000000010101000011111000010000100100000
000000000000000000000110110001011011010010100000000000
000000000000000000000110111101101100001011000100000000
000000100000000111000110001011110000000010000000000000
000000001000100111100011100011001101010110000100000000
000000100000011101000111110000011011100000000000000000
000000000000001001100011100101011011010010100100000000
000000000000000001000100000000111010100000000000000000
000001001000000101100000001001100001000010110100000000
000010100011000000000000001101101111000000100000000000
000000000000000000000010001111011101000010000000000000
000000000000000000000011110011001011000000000000000000

.logic_tile 8 15
000000001111100000000000000101100001000010010100000000
000000000001010000000010111001101100000001010000000000
001000001010001111100010111000011101010010100100000000
000000000000000001100110111001001000010000000000000000
000000001110000000000000011111101111000010000000000000
000000000000000000000011111111101110000000000000000000
000001000000001111100110110011011010000000000000100000
000010100000001111000011110000110000001000000000000000
000000000000000000000000010000011011010010100000000000
000000000000000000000010001111001001000010000000000000
000000101100000000000010100011111100001010000100000000
000011000000000001000110111101100000000110000000000000
000000000001001000000010001000011101000010100100000000
000000000000000001000011110011011010010000100000000000
000001001000100001100110010001111100010010100100000000
000010100000010000000010000000001111100000000000000000

.logic_tile 9 15
000000000000101111000111000001000000000000000110000010
000000000010000111000000000000000000000001000000000100
001010100000001000000111101001001111010111100000100000
000000000000001101000100001001011111000111010000000000
110001000000000111100011100000000001000000100101000000
010010000000000000100100000000001100000000000000000010
000000000110101111100111000101111100000000000000000000
000000000001010001000100000000010000001000000000000000
000001000000000000000000010001000000000010100000000000
000000100110100000000011010000101010000001000000000000
000000000000000000000000000101001010000110000000000000
000000000001000001000010000000010000000001000000000000
000000100000010000000110101000011010000110000010000000
000000001000000000000000000111000000000010000000000000
000000000000100001100000001101111001000110100000000000
000000000000010101000011111001101110001111110001000000

.ramb_tile 10 15
000000001010001111000111111101011010100000
000000000000000101100111101111000000000000
011000000000001011100111100001011000001000
000000000000000101110000001001100000000000
110001000000000011100011110111111010001000
010010000000000011000110100101100000000000
000001000000001111000111001001011000000000
000010101010000101000100000001000000000000
000001100000000000000000000101011010100000
000010100000000000000010001101100000000000
000000000000000000000011101111011000001000
000000000000000000000000001011100000000000
000001000000000000000010101001111010000000
000000100110000000000100000101100000100000
110000000000000011100011000101111000000000
110000000010000000100010110001100000010000

.logic_tile 11 15
000001000000000011100111000000000000000000000101000100
000010000000000101000000000111000000000010000001000110
011000000001001011100111010001111010010100000000000000
000000000000101111100010000000101000001000000001100000
000000000000001101000010100001011010000110100000000000
000000000000000001000000000101101011001111110000000000
000000000000001101000010111001001101000110100000000000
000010100000001011100011001101001100001111110000000000
000000000000001000000000000101001111010111100000000000
000000000000000001000000000001001100000111010000000000
000000000000000001100000010001011001010111100000000000
000000000000000001100010100101001111000111010000000000
000001000000001111100000001000001011000000000010000010
000000101110001001100000001011001011000010000001000110
000000000001000000000000011101001011010111100000000000
000000000000100000000010011001101000001011100000000000

.logic_tile 12 15
000000000000001000000110000111011100000110100000000000
000000000000000001000000001111011110001111110000000000
001001000000001001100111011000000000000000000110000000
000000000000001111000110101111000000000010000001000000
110000000000000000000110111101011011110000000000000000
010000000000000111000011011101011010110110000000000000
000000000000000111100110000111111000000000000000000000
000000000000000000000011100000100000001000000000000000
000000000001011001100011110001011000000000000000000000
000000000000101001100011001101101000000000100000000000
000000100000000000000011111000011100000000000000000000
000000000000000000000010011001010000000100000000000000
000000000000000001100110001101001100000010000000000000
000000000000000111100100001011101100000000000000000000
000000000100001000000110000000011001000110000000000000
000000000000000001000111111011011110010110000000000100

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000111000110000000011100000100000110000000
000000000000000000100011010000010000000000000000000000
011000000000001001100000000000001100000100000100100000
000000000000000001000000000000000000000000000010000000
010000000000000000000000000001100000000000000100000000
010000000000000000000000000000000000000001000010000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000010000000
000000000000001000000011100000001000000100000100000000
000000000000000001000100000000010000000000000010000000
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000001000000000000000101000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000

.logic_tile 2 16
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000001010000
001000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000000010
010000000001001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000001
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000001
000000001100000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000001100000000101101000001100110100000100
000000000000000000000000000000100000110011000000000000
110000000000001001100000000000000001000010000000000000
100000000000000001000000000000001011000000000000000100

.ramt_tile 3 16
000100000000001011000000010001111010000000
000100000010001101000011110111100000010000
011000000000001000000110110101011100000001
000000000000001111000111000011100000000000
110000000000000111000111101101111010000010
110000000000100001100011111011100000000000
000001000000000111100000000101011100000000
000010000000001001100011110101000000000001
000000000000000011100000000001011010000000
000000000010000000100000001001000000010000
000000000000000001000000010101111100000000
000000000000000001100011000111000000000001
000001000000000001000111101101011010000000
000010100000101011000000001001100000000001
010000000000000000000000001001011100000000
010000000000000000000000000011000000000100

.logic_tile 4 16
000100000001000000000000000011000000000000000100000000
000100000010000000000000000000100000000001000000000000
011000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000100000
110000001010000000000000000011001100000110000000000001
000000100011000000000011110000011110000001010000000000
000000000000001001100000000111100000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000000001000110001011011100000010000000000000
000000000000000000000000000101000000001011000000000001
000000000000000111100111100000000000000000100100000000
000100000000000000100100000000001011000000000000000000
000000000000000111100000000011101101000110100000000000
000001001000000000100000000000101111001000000000000010
010000000000000000000110000101100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 5 16
000001000001001000000000010000011111000110100000000000
000000100000001111000010000001011101000100000000100000
011000000110000000000000000000000001000000100100000000
000000000000000000000011110000001110000000000000000000
110000000000001000000000001000000000000000000100000000
000000001100000101000000001111000000000010000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000100000000001000000000010
000000000001010000000000000000001010000100000100000000
000000100001110000000000000000000000000000000000000000
000000000000000000000000011001000001000010000000000000
000000000000000000000010001111101011000011100000000001
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001001000000000000000000
010000000000001101100110100001111111000110100000000000
100000000000010001000011000000101111000000010000000001

.logic_tile 6 16
000001000000000000000000000000011000000100000100000000
000010101000000000000000000000000000000000000000000000
011000000000000101000000000000000001000000100100000000
000010100000000000000000000000001111000000000010000000
110100000000001000000110000000000001000000100100000000
000100000010000001000000000000001010000000000000000010
000000000000000111100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000101000000000001100000000011000000000000000100000000
000100100000000000000000000000000000000001000000000000
000000000000101000000000000011100000000000000110000000
000000000000010001000000000000000000000001000000000000
000000000001010000000000010000000000000000100100000000
000000000000100000000010000000001011000000000000000000
010000000000000000000000010000000000000000000100000000
100010000000000000000010000101000000000010000000000000

.logic_tile 7 16
000000000000000000000011100000011100000100000100000000
000000000000000000000000000000000000000000000000000000
011000001000001000000110100011000000000000000100000000
000010100001000101000000000000000000000001000001000000
110000000000100000000110100000001000000100000110000000
110000000001001011000000000000010000000000000000000000
000000000000100111100111010101111000000110000000000000
000000000000011111000010100000001010000001010000000000
000001000000001000000000000001111011010010100000000000
000010100000000001000000000000101010000001000000100000
000000000000000001100000000101100000000000000100000000
000010100001010000000000000000100000000001000000000000
000010000000000000000010001000011010000110000000000000
000001001000000000000100000101011100000010100000000000
000000000000100000000000000101101011000110000000000000
000000000000010000000000000000011100000001010000000000

.logic_tile 8 16
000000000000001101100000010000011110000100000101000000
000000000000001111000011110000010000000000000011000100
001000000000000011100000000000011010000010000010000001
000000000000000000000000000000000000000000000000100010
010000000000000111000000000000011001010010100000000000
010000000000000000000000000001001101000010000000000000
000000000000000001000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100101
000001001101000101100000000000000000000000000100100010
000000100000000001100000000101000000000010000011000100
000000000000000000000000000000000000000000100100100100
000000000001010000000011110000001100000000000010000110
000000000000000000000000001000000000000000000110000110
000000001110000000000011110111000000000010000010000100
000000001010000011000000010000011100000110100000000000
000010100001000000000010110001011111000100000000000000

.logic_tile 9 16
000000000001010000000111100101000000000000000100100000
000000000000100000000111100000100000000001000001000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000001000100
010001000000000000000011110111100000000000000101000000
110010100000000000000011110000000000000001000001000000
000000000000000000000000000000000001000000100110000100
000000000000000000000000000000001100000000000000100001
000011100000001000000000000000000000000000100110000010
000001000000000011000000000000001001000000000001000000
000000000000000011100000000011000000000000000110000000
000000000000000001100000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000010000001100111
000000100000000001000000000000000000000000000011100000

.ramt_tile 10 16
000001000001011101100011110111011100000000
000010000000100101000010100101000000000100
011000000000001101100000011001011110000010
000000000000000101000011101101000000000000
010100000001011001000111100001011100000000
110100000000100011100100000111000000010000
000000000000000011100000000011111110000010
000000000000000000000010010101000000000000
000000000000000000000000001111011100000000
000100000000000000000000001001100000000000
000000000000001001100011100001111110000000
000000000000000111100000001001000000010000
000000000000011111000111110001111100000100
000000000000100111000111101111000000000000
010000000000000001100000001001011110000010
110000000000000000100000001011100000000000

.logic_tile 11 16
000000000000000000000110100111111010000000000000000000
000000000000000000000100000000100000001000000000000000
011000000000000101000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
110000000000000000000011001000000000000000000000000000
110000000000000000000010101001001011000000100000000000
000000001010001111100010101000000000000000000000000000
000000000000000011000000000101001001000000100000000000
000000000000001000000110000000000001000000100100000000
000000000000000001000000000000001010000000000010000000
000000000000000000000111010001111010000000000000000000
000000000000000000000110001011011111001000000000000000
000000000000100000000010011000011100000000000000000000
000000000001000000000110001001010000000100000000000000
000000000000000000000000001011101100000000000000000000
000000000000000000000011100001101011000000100000100000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000001100111000000011010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101011000000000
000000001000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
80230e1300ef80230e1300ef80230e1300ef80230e1303b713370eb305b70f37
002300238e03859300ef00238e0300ef00ef00ef00ef00ef00ef00ef00ef00ef
00ef002300238e03859300ef002300238e03859300ef002300238e03859300ef
859300ef002300238e03859300ef002300238e03859300ef002300238e038593
8e03859300ef002300238e03859300ef002300238e03859300ef002300238e03
000000000000f06f0eb380e70eb31ee38e93006f00ef00230e1300ef00230023
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
01c300d0128001c30240134001c30240140001c3024000f00000000000c000a0
01c301cf000500450f0001cf00050fc010001040108010c011001140118011c0
0a0001c301cf000500450b4001c301cf000500450c8001c301cf000500450dc0
0045064001c301cf00050045078001c301cf0005004508c001c301cf00050045
00050045028001c301cf0005004503c001c301cf00050045050001c301cf0005
000000000000ffdf000000000000ffd3001e0140008001cf07a0014001c301cf
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 5 i_clk$SB_IO_IN_$glb_clk
.sym 6 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 7 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 8 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 42 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 44 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 45 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 49 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 50 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 51 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 52 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 53 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 54 tx_to_pc.clock_count[4]
.sym 75 dat[3]
.sym 122 clock_gen.pll.rst_reg[0]
.sym 126 tx_to_pc.clock_count[0]
.sym 133 i_clk$SB_IO_IN
.sym 178 servant.cpu.cpu.mem_bytecnt[0]
.sym 179 servant.cpu.cpu.mem_bytecnt[1]
.sym 180 servant.cpu.cpu.state.o_cnt_r[3]
.sym 181 servant.cpu.cpu.cnt_en
.sym 182 servant.cpu.cpu.cnt_done
.sym 183 servant.cpu.cpu.state.o_cnt_r[2]
.sym 184 servant.cpu.cpu.state.o_cnt[2]
.sym 186 dat[12]
.sym 187 servant.mdu_rs1[0]
.sym 206 wb_mem_rdt[3]
.sym 210 servant.mdu_rs1[0]
.sym 218 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 227 servant.mdu_rs1[0]
.sym 243 tx_to_pc.clock_count[0]
.sym 291 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 292 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 293 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 294 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 295 tx_to_pc.clock_count[1]
.sym 296 $abc$8827$new_n1704_
.sym 297 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 298 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 299 dat[13]
.sym 302 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 318 servant.cpu.waddr[7]
.sym 324 servant.cpu.cpu.new_irq
.sym 357 servant.cpu.cpu.state.misalign_trap_sync
.sym 370 servant.cpu.cpu.mem_bytecnt[1]
.sym 405 tx_to_pc.clock_count[6]
.sym 406 servant.cpu.cpu.alu_cmp
.sym 407 tx_to_pc.clock_count[3]
.sym 408 $abc$8827$new_n1575_
.sym 409 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 410 tx_to_pc.clock_count[2]
.sym 411 $abc$8827$new_n1983_
.sym 412 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 414 dat[14]
.sym 418 $PACKER_VCC_NET
.sym 483 tx_to_pc.clock_count[0]
.sym 487 i_clk$SB_IO_IN
.sym 519 $abc$8827$new_n1509_
.sym 520 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 521 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 522 servant.cpu.cpu.csr.mcause3_0[3]
.sym 523 $abc$8827$new_n1982_
.sym 524 $abc$8827$new_n1541_
.sym 525 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 526 servant.cpu.cpu.csr.mcause3_0[2]
.sym 530 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 545 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 551 servant.mdu_rs1[0]
.sym 554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 557 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 580 servant.mdu_op[1]
.sym 633 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 634 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 635 servant.cpu.cpu.csr.mcause31
.sym 636 $abc$8827$new_n1527_
.sym 637 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 638 servant.cpu.wdata0
.sym 639 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 640 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 648 adr[7]
.sym 665 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 667 adr[2]
.sym 677 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 687 servant.cpu.cpu.branch_op
.sym 688 servant.mdu_op[0]
.sym 692 servant.mdu_op[2]
.sym 693 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 710 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 746 tx_to_pc.data_index[0]
.sym 747 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 748 tx_to_pc.data_index[2]
.sym 749 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 750 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 751 tx_to_pc.data_index[1]
.sym 752 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 753 servant.cpu.cpu.csr_in
.sym 771 servant.cpu.cpu.decode.op21
.sym 774 dat[21]
.sym 778 servant.cpu.cpu.csr.mstatus_mpie
.sym 779 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 801 dat[19]
.sym 805 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 812 servant.cpu.cpu.csr.mstatus_mie
.sym 823 servant.cpu.cpu.new_irq
.sym 830 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 836 i_clk$SB_IO_IN
.sym 852 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 860 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 861 servant.wb_ibus_adr[1]
.sym 862 servant.wb_ibus_adr[31]
.sym 863 servant.wb_ibus_adr[2]
.sym 865 servant.wb_ibus_adr[0]
.sym 866 servant.wb_ibus_adr[4]
.sym 867 servant.wb_ibus_adr[3]
.sym 872 i_clk$SB_IO_IN
.sym 875 servant.mdu_op[2]
.sym 885 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 889 dat[29]
.sym 890 dat[24]
.sym 893 $PACKER_VCC_NET
.sym 895 dat[18]
.sym 905 servant.cpu.rf_ram.regzero
.sym 944 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 959 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 990 $abc$8827$new_n1478_
.sym 991 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 994 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 999 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 1004 servant.cpu.cpu.immdec.imm30_25[0]
.sym 1008 servant.cpu.rf_ram_if.wcnt[0]
.sym 1009 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 1030 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 1114 adr[2]
.sym 1118 dat[27]
.sym 1122 tx_to_ble.data_index[0]
.sym 1123 dat[28]
.sym 1132 tx_to_ble.data_index[1]
.sym 1133 adr[4]
.sym 1143 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 1163 wb_mem_dat[3]
.sym 1166 tx_to_ble.data_index[2]
.sym 1167 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 1230 $PACKER_VCC_NET
.sym 1231 dat[19]
.sym 1252 to_pc$SB_IO_OUT
.sym 1282 to_pc$SB_IO_OUT
.sym 1289 to_pc$SB_IO_OUT
.sym 1304 to_pc$SB_IO_OUT
.sym 1345 adr[8]
.sym 1360 adr[5]
.sym 1365 $PACKER_VCC_NET
.sym 1393 adr[5]
.sym 1430 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 1431 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 1432 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 1433 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 1434 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 1435 servant.mdu_rs1[6]
.sym 1436 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 1437 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 1438 dat[16]
.sym 1463 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 1544 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 1545 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 1546 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 1547 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 1548 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 1549 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 1550 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 1551 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 1553 servant.mdu_rs1[6]
.sym 1578 my_adr[10]
.sym 1658 servant.mdu_rs1[8]
.sym 1659 servant.mdu_rs1[7]
.sym 1660 servant.mdu_rs1[22]
.sym 1661 servant.mdu_rs1[25]
.sym 1662 servant.mdu_rs1[24]
.sym 1663 servant.mdu_rs1[23]
.sym 1664 servant.mdu_rs1[26]
.sym 1665 servant.mdu_rs1[9]
.sym 1670 dat[16]
.sym 1772 dat[24]
.sym 1781 servant.cpu.cpu.bufreg_en
.sym 1784 dat[28]
.sym 1789 servant.mdu_rs1[26]
.sym 1791 $PACKER_VCC_NET
.sym 1802 servant.mdu_rs1[10]
.sym 1819 servant.mdu_rs1[9]
.sym 1839 servant.mdu_rs1[8]
.sym 1842 my_adr[25]
.sym 1848 $PACKER_GND_NET
.sym 1871 $PACKER_GND_NET
.sym 1886 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 1891 servant.cpu.cpu.cnt_en
.sym 1893 servant.cpu.cpu.cnt_done
.sym 1894 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 1895 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 1896 $abc$8827$new_n1704_
.sym 1945 tx_to_pc.data_index[1]
.sym 1946 tx_to_pc.data_index[2]
.sym 1952 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 1955 tx_to_pc.data_index[0]
.sym 1961 $PACKER_GND_NET
.sym 1980 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 1990 tx_to_pc.data_index[0]
.sym 1991 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 1992 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 1993 $PACKER_VCC_NET
.sym 1994 clock_gen.pll.locked
.sym 1997 tx_to_pc.data_index[1]
.sym 1998 tx_to_pc.data_index[2]
.sym 2004 clock_gen.pll.locked
.sym 2020 tx_to_pc.data_index[1]
.sym 2022 tx_to_pc.data_index[0]
.sym 2023 tx_to_pc.data_index[2]
.sym 2032 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2033 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 2034 tx_to_pc.data_index[0]
.sym 2035 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 2039 $PACKER_VCC_NET
.sym 2041 tx_to_pc.data_index[0]
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 2064 servant.cpu.cpu.state.stage_two_req
.sym 2065 servant.cpu.rf_ram_if.rreq_r
.sym 2066 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2067 servant.cpu.rf_ram_if.rgnt
.sym 2068 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 2069 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2070 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 2075 tx_to_pc.clock_count[6]
.sym 2077 tx_to_pc.clock_count[2]
.sym 2080 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2082 add
.sym 2085 $PACKER_GND_NET
.sym 2101 tx_to_pc.clock_count[5]
.sym 2104 servant.cpu.rf_wreq
.sym 2107 servant.cpu.cpu.mem_bytecnt[0]
.sym 2117 tx_to_pc.data_index[2]
.sym 2118 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 2122 $PACKER_VCC_NET
.sym 2125 tx_to_pc.state[0]
.sym 2126 tx_to_pc.clock_count[1]
.sym 2127 servant.cpu.cpu.decode.op22
.sym 2128 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2135 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 2136 tx_to_pc.clock_count[6]
.sym 2137 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 2139 add
.sym 2142 servant.wb_ibus_adr[0]
.sym 2143 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2146 tx_to_pc.clock_count[2]
.sym 2159 tx_to_pc.clock_count[4]
.sym 2161 tx_to_pc.clock_count[0]
.sym 2164 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 2167 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2168 tx_to_pc.clock_count[5]
.sym 2169 tx_to_pc.clock_count[1]
.sym 2172 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2176 tx_to_pc.clock_count[3]
.sym 2181 tx_to_pc.clock_count[6]
.sym 2183 tx_to_pc.clock_count[2]
.sym 2184 $nextpnr_ICESTORM_LC_1$O
.sym 2187 tx_to_pc.clock_count[0]
.sym 2190 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 2193 tx_to_pc.clock_count[1]
.sym 2196 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 2199 tx_to_pc.clock_count[2]
.sym 2200 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 2205 tx_to_pc.clock_count[3]
.sym 2206 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 2208 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 2210 tx_to_pc.clock_count[4]
.sym 2212 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 2214 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 2216 tx_to_pc.clock_count[5]
.sym 2218 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 2223 tx_to_pc.clock_count[6]
.sym 2224 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 2227 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 2230 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2232 i_clk$SB_IO_IN_$glb_clk
.sym 2233 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2234 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2235 servant.cpu.cpu.state.init_done
.sym 2236 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 2237 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 2238 servant.cpu.cpu.jump
.sym 2239 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 2240 servant.cpu.cpu.state.misalign_trap_sync
.sym 2241 $abc$8827$new_n1827_
.sym 2246 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2248 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 2249 tx_to_pc.state[0]
.sym 2250 tx_to_pc.data_index[1]
.sym 2253 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 2255 servant.cpu.cpu.cnt_done
.sym 2257 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 2258 servant.cpu.cpu.cnt_en
.sym 2262 tx_to_pc.clock_count[3]
.sym 2263 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 2264 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 2265 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2267 clock_gen.pll.rst_reg[1]
.sym 2268 servant.cpu.cpu.mem_bytecnt[0]
.sym 2269 servant.cpu.cpu.decode.opcode[2]
.sym 2270 $abc$8827$new_n1983_
.sym 2271 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2273 tx_to_pc.data_index[1]
.sym 2274 servant.mdu_op[2]
.sym 2276 servant.cpu.cpu.cnt_done
.sym 2288 servant.cpu.cpu.mem_bytecnt[0]
.sym 2289 servant.cpu.cpu.mem_bytecnt[1]
.sym 2290 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2293 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2297 servant.cpu.cpu.mem_bytecnt[1]
.sym 2298 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2301 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2302 servant.cpu.cpu.state.o_cnt[2]
.sym 2319 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 2321 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2322 servant.cpu.cpu.state.o_cnt[2]
.sym 2325 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 2328 servant.cpu.cpu.mem_bytecnt[0]
.sym 2329 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 2333 servant.cpu.cpu.mem_bytecnt[1]
.sym 2335 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 2340 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2344 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2345 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2346 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2347 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2350 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2351 servant.cpu.cpu.mem_bytecnt[1]
.sym 2352 servant.cpu.cpu.mem_bytecnt[0]
.sym 2353 servant.cpu.cpu.state.o_cnt[2]
.sym 2358 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2363 servant.cpu.cpu.state.o_cnt[2]
.sym 2364 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2367 i_clk$SB_IO_IN_$glb_clk
.sym 2368 wb_rst_$glb_sr
.sym 2369 servant.cpu.waddr[5]
.sym 2370 servant.cpu.cpu.csr.mcause3_0[1]
.sym 2371 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 2372 $abc$8827$new_n1275_
.sym 2373 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 2374 $abc$8827$new_n1848_
.sym 2375 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2376 servant.cpu.wdata[1]
.sym 2377 wb_mem_dat[2]
.sym 2382 servant.cpu.cpu.state.misalign_trap_sync
.sym 2383 servant.cpu.cpu.cnt_done
.sym 2387 servant.cpu.cpu.branch_op
.sym 2388 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2389 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 2390 $abc$8827$new_n1828_
.sym 2391 servant.cpu.cpu.cnt_en
.sym 2392 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 2393 servant.mdu_rs1[0]
.sym 2394 servant.cpu.cpu.mem_bytecnt[1]
.sym 2396 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2398 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2399 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2400 servant.mdu_rs1[1]
.sym 2401 tx_to_pc.state[1]
.sym 2402 tx_to_pc.clock_count[5]
.sym 2403 $abc$8827$new_n1135_
.sym 2410 servant.cpu.cpu.csr.mcause31
.sym 2413 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2414 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2415 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2423 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2424 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2425 servant.wb_ibus_adr[0]
.sym 2426 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2428 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2429 servant.cpu.cpu.state.o_cnt[2]
.sym 2430 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2431 servant.cpu.cpu.mem_bytecnt[0]
.sym 2432 servant.cpu.cpu.mem_bytecnt[1]
.sym 2433 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 2434 servant.cpu.cpu.jump
.sym 2435 tx_to_pc.clock_count[0]
.sym 2436 tx_to_pc.state[0]
.sym 2438 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2439 tx_to_pc.state[1]
.sym 2441 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2442 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2448 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2450 tx_to_pc.clock_count[1]
.sym 2451 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2452 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2453 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2456 tx_to_pc.state[0]
.sym 2458 tx_to_pc.state[1]
.sym 2461 servant.wb_ibus_adr[0]
.sym 2462 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2463 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2464 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2467 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2468 servant.wb_ibus_adr[0]
.sym 2469 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2470 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2474 tx_to_pc.clock_count[0]
.sym 2475 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2476 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2480 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2482 tx_to_pc.clock_count[1]
.sym 2485 servant.cpu.cpu.jump
.sym 2486 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2487 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2488 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2491 servant.cpu.cpu.mem_bytecnt[0]
.sym 2492 servant.cpu.cpu.mem_bytecnt[1]
.sym 2494 servant.cpu.cpu.state.o_cnt[2]
.sym 2497 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2498 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2499 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2501 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 2502 i_clk$SB_IO_IN_$glb_clk
.sym 2503 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2504 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 2505 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2506 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2507 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 2508 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2509 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2510 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 2511 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 2516 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 2517 servant.cpu.cpu.ebreak
.sym 2518 servant.mdu_op[0]
.sym 2519 servant.cpu.cpu.decode.opcode[0]
.sym 2520 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2521 tx_to_pc.data_index[1]
.sym 2522 tx_to_pc.data_index[2]
.sym 2523 tx_to_pc.data_index[0]
.sym 2524 servant.cpu.raddr[5]
.sym 2525 servant.cpu.raddr[9]
.sym 2527 servant.cpu.rdata0
.sym 2529 $abc$8827$new_n1502_
.sym 2530 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 2531 servant.cpu.cpu.csr.mcause3_0[2]
.sym 2532 servant.cpu.rf_ram.rdata[0]
.sym 2534 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 2535 servant.cpu.cpu.mem_bytecnt[0]
.sym 2537 servant.cpu.cpu.alu.cmp_r
.sym 2538 servant.cpu.wdata0
.sym 2540 servant.cpu.cpu.ebreak
.sym 2541 tx_to_pc.data_index[0]
.sym 2543 servant.cpu.rdata0
.sym 2545 tx_to_pc.data_index[2]
.sym 2546 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 2547 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 2548 servant.cpu.rdata0
.sym 2549 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 2550 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 2551 tx_to_pc.data_index[1]
.sym 2558 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2559 servant.cpu.cpu.cnt_done
.sym 2560 $abc$8827$new_n1575_
.sym 2561 $abc$8827$new_n1983_
.sym 2563 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 2565 servant.mdu_op[2]
.sym 2566 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 2567 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 2568 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 2569 $abc$8827$new_n1982_
.sym 2570 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2571 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2572 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 2573 servant.cpu.cpu.alu.cmp_r
.sym 2579 servant.mdu_op[1]
.sym 2581 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2582 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2584 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2585 servant.cpu.cpu.csr.mcause31
.sym 2587 servant.mdu_op[1]
.sym 2588 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 2590 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 2591 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2596 $abc$8827$new_n1575_
.sym 2597 $abc$8827$new_n1983_
.sym 2598 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 2603 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2604 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 2608 servant.mdu_op[2]
.sym 2609 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2610 servant.mdu_op[1]
.sym 2611 servant.cpu.cpu.alu.cmp_r
.sym 2614 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2615 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2616 servant.cpu.cpu.cnt_done
.sym 2617 servant.cpu.cpu.csr.mcause31
.sym 2620 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2621 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 2626 servant.mdu_op[1]
.sym 2627 servant.mdu_op[2]
.sym 2628 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 2629 $abc$8827$new_n1982_
.sym 2633 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 2634 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2635 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2637 i_clk$SB_IO_IN_$glb_clk
.sym 2638 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 2639 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 2640 servant.cpu.cpu.csr.timer_irq_r
.sym 2641 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2642 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 2643 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 2644 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 2645 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 2646 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 2651 adr[6]
.sym 2653 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2655 servant.cpu.cpu.alu_cmp
.sym 2656 servant.wb_ibus_adr[0]
.sym 2657 servant.cpu.cpu.bufreg_en
.sym 2659 servant.cpu.rreg0[0]
.sym 2662 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 2663 tx_to_pc.data_index[0]
.sym 2664 servant.cpu.cpu.decode.op22
.sym 2666 servant.cpu.cpu.new_irq
.sym 2667 tx_to_pc.data_index[2]
.sym 2668 servant.cpu.cpu.ebreak
.sym 2669 servant.cpu.cpu.alu.add_cy_r
.sym 2670 tx_to_pc.state[0]
.sym 2671 $PACKER_VCC_NET
.sym 2672 servant.cpu.cpu.decode.op26
.sym 2673 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2674 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 2680 servant.cpu.cpu.bufreg_en
.sym 2682 servant.cpu.rreg0[0]
.sym 2684 add
.sym 2686 servant.wb_ibus_adr[0]
.sym 2692 $abc$8827$new_n1135_
.sym 2694 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2695 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2696 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 2697 $abc$8827$new_n2041_
.sym 2698 servant.mdu_op[0]
.sym 2699 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2700 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2702 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2703 servant.cpu.cpu.new_irq
.sym 2704 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2705 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2706 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2707 servant.cpu.cpu.alu.add_cy_r
.sym 2708 servant.cpu.cpu.branch_op
.sym 2709 servant.cpu.cpu.ebreak
.sym 2710 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2711 servant.cpu.cpu.csr.mcause3_0[3]
.sym 2712 servant.mdu_op[2]
.sym 2713 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2714 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 2715 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 2717 servant.cpu.rdata0
.sym 2718 servant.cpu.rdata0
.sym 2719 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 2723 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2725 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2726 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2727 servant.cpu.cpu.branch_op
.sym 2728 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2731 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2732 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2733 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2734 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2738 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2739 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 2740 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 2743 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2744 $abc$8827$new_n1135_
.sym 2745 servant.cpu.cpu.ebreak
.sym 2746 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2749 servant.mdu_op[0]
.sym 2750 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2751 servant.mdu_op[2]
.sym 2752 servant.cpu.rdata0
.sym 2755 $abc$8827$new_n2041_
.sym 2756 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 2757 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2758 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2761 servant.cpu.cpu.alu.add_cy_r
.sym 2762 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2763 servant.cpu.rdata0
.sym 2764 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 2767 servant.cpu.cpu.csr.mcause3_0[3]
.sym 2768 servant.cpu.cpu.branch_op
.sym 2769 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2770 servant.cpu.cpu.new_irq
.sym 2771 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 2772 i_clk$SB_IO_IN_$glb_clk
.sym 2774 $abc$8827$new_n1502_
.sym 2775 $abc$8827$new_n1976_
.sym 2776 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 2777 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 2778 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 2779 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2780 servant.cpu.cpu.csr.mstatus_mie
.sym 2781 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2782 $abc$8827$new_n1135_
.sym 2786 servant.mdu_op[2]
.sym 2787 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 2789 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2791 servant.cpu.cpu.new_irq
.sym 2793 $abc$8827$new_n2041_
.sym 2794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 2795 servant.mdu_rs1[0]
.sym 2798 servant.cpu.cpu.cnt_en
.sym 2800 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 2801 servant.cpu.rf_ram_if.wcnt[0]
.sym 2802 servant.cpu.cpu.decode.opcode[2]
.sym 2803 servant.cpu.rf_ram_if.rdata1
.sym 2804 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 2805 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2806 servant.mdu_op[1]
.sym 2807 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 2808 servant.cpu.rf_ram_if.rtrig1
.sym 2809 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 2813 tx_to_pc.data_index[1]
.sym 2827 $abc$8827$new_n1509_
.sym 2828 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 2829 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2830 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2831 servant.cpu.cpu.decode.op21
.sym 2833 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 2834 servant.cpu.cpu.csr_in
.sym 2835 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 2836 servant.cpu.cpu.branch_op
.sym 2837 servant.cpu.cpu.new_irq
.sym 2838 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 2839 servant.cpu.cpu.ebreak
.sym 2843 servant.cpu.cpu.cnt_en
.sym 2844 $abc$8827$new_n1976_
.sym 2845 servant.cpu.cpu.cnt_done
.sym 2847 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2851 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2854 $abc$8827$new_n1527_
.sym 2855 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 2858 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 2861 servant.cpu.cpu.csr_in
.sym 2863 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2866 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 2867 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2869 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2873 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2875 servant.cpu.cpu.new_irq
.sym 2878 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2880 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 2881 servant.cpu.cpu.branch_op
.sym 2884 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 2885 servant.cpu.cpu.ebreak
.sym 2886 servant.cpu.cpu.cnt_en
.sym 2890 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 2891 $abc$8827$new_n1509_
.sym 2892 $abc$8827$new_n1976_
.sym 2893 $abc$8827$new_n1527_
.sym 2896 servant.cpu.cpu.cnt_done
.sym 2897 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2898 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 2899 servant.cpu.cpu.ebreak
.sym 2903 servant.cpu.cpu.decode.op21
.sym 2905 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 2906 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 2907 i_clk$SB_IO_IN_$glb_clk
.sym 2909 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 2910 servant.cpu.cpu.alu.add_cy_r
.sym 2911 servant.cpu.wdata[0]
.sym 2912 servant.cpu.rf_ram_if.rtrig1
.sym 2913 $abc$8827$new_n1975_
.sym 2914 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 2915 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 2916 servant.cpu.rf_ram_if.wdata0_r
.sym 2922 $abc$8827$new_n1514_
.sym 2924 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2925 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 2927 servant.cpu.cpu.branch_op
.sym 2928 $abc$8827$new_n1513_
.sym 2930 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 2932 servant.cpu.cpu.branch_op
.sym 2933 servant.mdu_op[2]
.sym 2934 servant.wb_ibus_adr[4]
.sym 2935 servant.cpu.cpu.rd_addr[1]
.sym 2939 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2941 servant.cpu.cpu.csr.timer_irq
.sym 2942 servant.wb_ibus_adr[5]
.sym 2955 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2962 servant.mdu_op[2]
.sym 2963 servant.cpu.rdata0
.sym 2964 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 2965 servant.cpu.rreg0[0]
.sym 2971 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 2973 servant.mdu_op[0]
.sym 2975 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2976 tx_to_pc.state[0]
.sym 2977 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 2978 tx_to_pc.data_index[0]
.sym 2981 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 2987 servant.cpu.cpu.alu.add_cy_r
.sym 2988 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 2990 servant.mdu_op[1]
.sym 2991 tx_to_pc.data_index[1]
.sym 2992 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 2993 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 2997 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 2998 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 3001 servant.mdu_op[1]
.sym 3002 servant.mdu_op[0]
.sym 3003 servant.cpu.rdata0
.sym 3004 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3007 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 3008 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 3013 servant.cpu.rdata0
.sym 3014 servant.cpu.cpu.alu.add_cy_r
.sym 3022 tx_to_pc.state[0]
.sym 3025 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 3026 tx_to_pc.data_index[1]
.sym 3027 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 3028 tx_to_pc.data_index[0]
.sym 3032 servant.cpu.rdata0
.sym 3033 servant.mdu_op[2]
.sym 3034 servant.cpu.rreg0[0]
.sym 3037 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 3038 servant.mdu_op[0]
.sym 3039 servant.mdu_op[1]
.sym 3040 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 3041 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 3042 i_clk$SB_IO_IN_$glb_clk
.sym 3044 servant.cpu.cpu.csr.mie_mtie
.sym 3045 servant.cpu.rf_ram_if.wcnt[0]
.sym 3046 servant.cpu.cpu.csr.timer_irq
.sym 3047 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 3048 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 3049 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 3050 servant.cpu.rdata[1]
.sym 3051 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5189[2]_new_inv_
.sym 3058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 3059 dat[25]
.sym 3060 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 3061 servant.mdu_op[0]
.sym 3062 dat[28]
.sym 3065 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 3066 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 3067 servant.cpu.rdata0
.sym 3070 servant.wb_ibus_adr[0]
.sym 3072 servant.cpu.cpu.alu.cmp_r
.sym 3080 servant.wb_ibus_adr[31]
.sym 3091 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 3100 servant.wb_ibus_adr[2]
.sym 3103 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 3105 add
.sym 3114 $abc$8827$new_n1704_
.sym 3116 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 3119 servant.wb_ibus_adr[4]
.sym 3120 servant.wb_ibus_adr[3]
.sym 3122 servant.wb_ibus_adr[1]
.sym 3124 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3126 servant.wb_ibus_adr[5]
.sym 3131 add
.sym 3136 servant.wb_ibus_adr[2]
.sym 3142 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3143 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 3144 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 3145 $abc$8827$new_n1704_
.sym 3150 servant.wb_ibus_adr[3]
.sym 3161 servant.wb_ibus_adr[1]
.sym 3168 servant.wb_ibus_adr[5]
.sym 3173 servant.wb_ibus_adr[4]
.sym 3176 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 3177 i_clk$SB_IO_IN_$glb_clk
.sym 3178 wb_rst_$glb_sr
.sym 3179 tx_to_ble.data_index[2]
.sym 3180 tx_to_ble.data_index[0]
.sym 3181 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 3182 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 3183 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 3184 tx_to_ble.data_index[1]
.sym 3185 $abc$8827$new_n1490_
.sym 3186 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 3192 servant.cpu.rdata[1]
.sym 3195 servant.wb_ibus_adr[1]
.sym 3196 servant.cpu.rf_ram_if.rcnt[0]
.sym 3198 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 3199 servant.wb_ibus_adr[2]
.sym 3200 dat[21]
.sym 3201 servant.timer_irq
.sym 3202 adr[6]
.sym 3207 dat[27]
.sym 3211 $PACKER_VCC_NET
.sym 3214 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 3220 servant.cpu.cpu.bufreg_en
.sym 3249 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 3250 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 3252 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 3255 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 3256 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 3259 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 3262 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 3263 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 3264 $nextpnr_ICESTORM_LC_2$O
.sym 3267 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 3270 $auto$alumacc.cc:474:replace_alu$1317.C[2]
.sym 3272 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 3276 $auto$alumacc.cc:474:replace_alu$1317.C[3]
.sym 3278 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 3282 $auto$alumacc.cc:474:replace_alu$1317.C[4]
.sym 3285 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 3288 $auto$alumacc.cc:474:replace_alu$1317.C[5]
.sym 3290 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 3294 $auto$alumacc.cc:474:replace_alu$1317.C[6]
.sym 3296 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 3300 $auto$alumacc.cc:474:replace_alu$1317.C[7]
.sym 3303 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 3306 $auto$alumacc.cc:474:replace_alu$1317.C[8]
.sym 3309 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 3314 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 3315 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 3316 my_adr[0]
.sym 3317 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 3318 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 3319 to_pc$SB_IO_OUT
.sym 3320 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 3321 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 3326 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 3327 $abc$8827$new_n1490_
.sym 3330 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 3333 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 3334 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 3337 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 3338 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 3341 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 3343 my_adr[3]
.sym 3345 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 3347 my_adr[5]
.sym 3349 my_adr[6]
.sym 3353 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 3357 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3359 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3362 $auto$alumacc.cc:474:replace_alu$1317.C[8]
.sym 3375 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3384 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 3386 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 3387 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3390 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 3393 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 3394 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3398 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 3399 $auto$alumacc.cc:474:replace_alu$1317.C[9]
.sym 3401 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 3405 $auto$alumacc.cc:474:replace_alu$1317.C[10]
.sym 3407 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3411 $auto$alumacc.cc:474:replace_alu$1317.C[11]
.sym 3414 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3417 $auto$alumacc.cc:474:replace_alu$1317.C[12]
.sym 3420 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 3423 $auto$alumacc.cc:474:replace_alu$1317.C[13]
.sym 3425 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 3429 $auto$alumacc.cc:474:replace_alu$1317.C[14]
.sym 3432 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3435 $auto$alumacc.cc:474:replace_alu$1317.C[15]
.sym 3437 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 3441 $auto$alumacc.cc:474:replace_alu$1317.C[16]
.sym 3443 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 3449 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 3450 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 3451 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 3452 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 3453 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3454 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3455 my_adr[2]
.sym 3456 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 3466 adr[7]
.sym 3471 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3472 my_adr[0]
.sym 3473 my_adr[7]
.sym 3474 servant.wb_ibus_adr[5]
.sym 3476 my_adr[10]
.sym 3477 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3478 my_adr[11]
.sym 3479 servant.cpu.cpu.rd_addr[1]
.sym 3480 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3481 my_adr[3]
.sym 3483 my_adr[4]
.sym 3485 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3486 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3487 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3488 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3492 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 3494 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3496 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 3497 $auto$alumacc.cc:474:replace_alu$1317.C[16]
.sym 3503 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3507 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3518 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3519 $PACKER_VCC_NET
.sym 3522 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 3523 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3525 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 3530 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3531 $PACKER_VCC_NET
.sym 3533 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3534 $auto$alumacc.cc:474:replace_alu$1317.C[17]
.sym 3536 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3537 $PACKER_VCC_NET
.sym 3540 $auto$alumacc.cc:474:replace_alu$1317.C[18]
.sym 3543 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3546 $auto$alumacc.cc:474:replace_alu$1317.C[19]
.sym 3549 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3552 $auto$alumacc.cc:474:replace_alu$1317.C[20]
.sym 3555 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3558 $auto$alumacc.cc:474:replace_alu$1317.C[21]
.sym 3560 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3564 $auto$alumacc.cc:474:replace_alu$1317.C[22]
.sym 3566 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3570 $auto$alumacc.cc:474:replace_alu$1317.C[23]
.sym 3572 $PACKER_VCC_NET
.sym 3573 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 3576 $auto$alumacc.cc:474:replace_alu$1317.C[24]
.sym 3578 $PACKER_VCC_NET
.sym 3579 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 3586 my_adr[3]
.sym 3587 my_adr[4]
.sym 3588 my_adr[5]
.sym 3589 my_adr[6]
.sym 3590 my_adr[7]
.sym 3591 my_adr[8]
.sym 3596 add
.sym 3597 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3598 dat[24]
.sym 3599 dat[28]
.sym 3601 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 3603 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 3604 adr[4]
.sym 3605 servant.wb_ibus_adr[31]
.sym 3606 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 3608 my_adr[15]
.sym 3613 my_adr[19]
.sym 3618 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 3620 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3622 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 3623 servant.mdu_rs1[7]
.sym 3627 add
.sym 3632 $auto$alumacc.cc:474:replace_alu$1317.C[24]
.sym 3637 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 3649 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 3653 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3659 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 3661 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3663 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 3664 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3667 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 3669 $auto$alumacc.cc:474:replace_alu$1317.C[25]
.sym 3672 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 3675 $auto$alumacc.cc:474:replace_alu$1317.C[26]
.sym 3678 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3681 $auto$alumacc.cc:474:replace_alu$1317.C[27]
.sym 3683 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 3687 $auto$alumacc.cc:474:replace_alu$1317.C[28]
.sym 3689 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 3693 $auto$alumacc.cc:474:replace_alu$1317.C[29]
.sym 3695 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 3699 $auto$alumacc.cc:474:replace_alu$1317.C[30]
.sym 3702 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 3705 $auto$alumacc.cc:474:replace_alu$1317.C[31]
.sym 3708 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3711 $nextpnr_ICESTORM_LC_3$I3
.sym 3713 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3719 my_adr[9]
.sym 3720 my_adr[10]
.sym 3721 my_adr[11]
.sym 3722 my_adr[12]
.sym 3723 my_adr[13]
.sym 3724 my_adr[14]
.sym 3725 my_adr[15]
.sym 3726 my_adr[16]
.sym 3732 my_adr[7]
.sym 3733 dat[19]
.sym 3734 my_adr[4]
.sym 3736 my_adr[1]
.sym 3738 $PACKER_VCC_NET
.sym 3740 dat[21]
.sym 3747 dat[27]
.sym 3749 adr[6]
.sym 3751 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 3761 servant.cpu.cpu.bufreg_en
.sym 3767 $nextpnr_ICESTORM_LC_3$I3
.sym 3788 my_adr[9]
.sym 3790 servant.cpu.cpu.bufreg_en
.sym 3792 my_adr[13]
.sym 3793 my_adr[14]
.sym 3795 my_adr[16]
.sym 3796 my_adr[17]
.sym 3798 servant.mdu_rs1[7]
.sym 3800 my_adr[21]
.sym 3808 $nextpnr_ICESTORM_LC_3$I3
.sym 3811 my_adr[14]
.sym 3818 my_adr[16]
.sym 3824 my_adr[9]
.sym 3832 my_adr[21]
.sym 3837 servant.mdu_rs1[7]
.sym 3842 my_adr[17]
.sym 3850 my_adr[13]
.sym 3851 servant.cpu.cpu.bufreg_en
.sym 3852 i_clk$SB_IO_IN_$glb_clk
.sym 3854 my_adr[17]
.sym 3855 my_adr[18]
.sym 3856 my_adr[19]
.sym 3857 my_adr[20]
.sym 3858 my_adr[21]
.sym 3859 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 3860 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 3861 my_adr[24]
.sym 3863 my_adr[14]
.sym 3866 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 3867 my_adr[15]
.sym 3868 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 3870 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 3871 my_adr[16]
.sym 3874 dat[26]
.sym 3907 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 3910 add
.sym 3923 my_adr[25]
.sym 3925 my_adr[27]
.sym 3926 my_adr[20]
.sym 3927 my_adr[29]
.sym 3932 my_adr[18]
.sym 3934 my_adr[28]
.sym 3936 my_adr[30]
.sym 3942 my_adr[25]
.sym 3947 my_adr[18]
.sym 3952 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 3953 add
.sym 3959 my_adr[29]
.sym 3964 my_adr[30]
.sym 3971 my_adr[28]
.sym 3977 my_adr[20]
.sym 3983 my_adr[27]
.sym 3989 my_adr[25]
.sym 3990 my_adr[26]
.sym 3991 my_adr[27]
.sym 3992 my_adr[28]
.sym 3993 my_adr[29]
.sym 3994 my_adr[30]
.sym 3995 my_adr[31]
.sym 3996 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3997 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 4005 adr[7]
.sym 4006 my_adr[24]
.sym 4008 $PACKER_VCC_NET
.sym 4010 my_adr[18]
.sym 4014 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 4017 my_adr[22]
.sym 4020 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 4043 servant.mdu_rs1[27]
.sym 4044 servant.cpu.cpu.bufreg_en
.sym 4045 servant.mdu_rs1[25]
.sym 4046 servant.mdu_rs1[24]
.sym 4047 servant.mdu_rs1[23]
.sym 4056 servant.mdu_rs1[26]
.sym 4058 servant.mdu_rs1[8]
.sym 4061 servant.mdu_rs1[10]
.sym 4065 servant.mdu_rs1[9]
.sym 4078 servant.mdu_rs1[9]
.sym 4084 servant.mdu_rs1[8]
.sym 4088 servant.mdu_rs1[23]
.sym 4093 servant.mdu_rs1[26]
.sym 4102 servant.mdu_rs1[25]
.sym 4108 servant.mdu_rs1[24]
.sym 4112 servant.mdu_rs1[27]
.sym 4117 servant.mdu_rs1[10]
.sym 4121 servant.cpu.cpu.bufreg_en
.sym 4122 i_clk$SB_IO_IN_$glb_clk
.sym 4144 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 4145 servant.mdu_rs1[27]
.sym 4146 servant.mdu_rs1[23]
.sym 4147 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 4148 servant.mdu_rs1[7]
.sym 4150 servant.mdu_rs1[22]
.sym 4152 servant.mdu_rs1[25]
.sym 4154 servant.mdu_rs1[24]
.sym 4164 my_adr[31]
.sym 4211 $PACKER_VCC_NET
.sym 4229 $PACKER_VCC_NET
.sym 4252 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4255 servant.cpu.rf_ram_if.wcnt[0]
.sym 4258 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 4272 tx_to_pc.state[0]
.sym 4284 tx_to_pc.clock_count[5]
.sym 4286 tx_to_pc.clock_count[2]
.sym 4289 tx_to_pc.clock_count[3]
.sym 4292 tx_to_pc.clock_count[6]
.sym 4295 $PACKER_VCC_NET
.sym 4299 tx_to_pc.clock_count[1]
.sym 4302 tx_to_pc.clock_count[4]
.sym 4304 tx_to_pc.clock_count[0]
.sym 4311 $nextpnr_ICESTORM_LC_11$O
.sym 4314 tx_to_pc.clock_count[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1289.C[2]
.sym 4319 tx_to_pc.clock_count[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$1289.C[3]
.sym 4325 tx_to_pc.clock_count[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$1289.C[4]
.sym 4331 $PACKER_VCC_NET
.sym 4332 tx_to_pc.clock_count[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$1289.C[5]
.sym 4337 tx_to_pc.clock_count[4]
.sym 4338 $PACKER_VCC_NET
.sym 4341 $auto$alumacc.cc:474:replace_alu$1289.C[6]
.sym 4344 tx_to_pc.clock_count[5]
.sym 4347 $nextpnr_ICESTORM_LC_12$I3
.sym 4350 tx_to_pc.clock_count[6]
.sym 4353 $nextpnr_ICESTORM_LC_12$COUT
.sym 4355 $PACKER_VCC_NET
.sym 4357 $nextpnr_ICESTORM_LC_12$I3
.sym 4377 wb_mem_dat[1]
.sym 4379 tx_to_pc.clock_count[3]
.sym 4381 clock_gen.pll.rst_reg[1]
.sym 4383 dat[0]
.sym 4385 dat[2]
.sym 4388 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 4396 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 4409 servant.cpu.waddr[8]
.sym 4414 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 4416 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 4424 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 4437 $nextpnr_ICESTORM_LC_12$COUT
.sym 4443 servant.cpu.rf_rreq
.sym 4444 servant.cpu.rf_ram_if.rreq_r
.sym 4446 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 4448 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4449 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 4451 tx_to_pc.state[1]
.sym 4454 servant.cpu.rf_ram_if.rgnt
.sym 4455 servant.cpu.rf_wreq
.sym 4456 tx_to_pc.state[0]
.sym 4459 tx_to_pc.data_index[2]
.sym 4461 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4462 servant.cpu.cpu.cnt_en
.sym 4463 servant.cpu.cpu.cnt_done
.sym 4465 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 4469 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 4470 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 4475 tx_to_pc.state[1]
.sym 4476 tx_to_pc.state[0]
.sym 4477 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 4478 $nextpnr_ICESTORM_LC_12$COUT
.sym 4481 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 4483 servant.cpu.cpu.cnt_done
.sym 4488 servant.cpu.rf_rreq
.sym 4496 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4499 servant.cpu.rf_ram_if.rreq_r
.sym 4505 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 4506 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 4507 tx_to_pc.data_index[2]
.sym 4508 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 4511 servant.cpu.rf_wreq
.sym 4512 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 4513 servant.cpu.cpu.cnt_en
.sym 4514 servant.cpu.rf_ram_if.rgnt
.sym 4517 servant.cpu.cpu.cnt_done
.sym 4519 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4522 i_clk$SB_IO_IN_$glb_clk
.sym 4523 wb_rst_$glb_sr
.sym 4527 servant.cpu.rf_ram.rdata[0]
.sym 4536 servant.mdu_rs1[1]
.sym 4537 servant.cpu.rf_rreq
.sym 4540 servant.cpu.cpu.state.stage_two_req
.sym 4542 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 4547 tx_to_pc.state[1]
.sym 4548 servant.wb_dbus_we
.sym 4550 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4552 servant.cpu.cpu.state.misalign_trap_sync
.sym 4557 servant.cpu.raddr[3]
.sym 4558 servant.cpu.rf_ram.rdata[1]
.sym 4566 servant.cpu.cpu.mem_bytecnt[0]
.sym 4567 $abc$8827$new_n1828_
.sym 4568 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4570 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 4571 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4572 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 4574 servant.cpu.cpu.branch_op
.sym 4575 servant.cpu.cpu.mem_bytecnt[1]
.sym 4576 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 4577 servant.cpu.cpu.cnt_en
.sym 4582 servant.cpu.cpu.new_irq
.sym 4585 servant.mdu_rs1[0]
.sym 4589 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 4590 servant.cpu.cpu.state.init_done
.sym 4591 servant.cpu.cpu.decode.opcode[2]
.sym 4592 servant.mdu_rs1[1]
.sym 4595 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4598 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4601 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4604 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 4611 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4612 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4613 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4616 servant.cpu.cpu.mem_bytecnt[0]
.sym 4617 servant.mdu_rs1[1]
.sym 4618 servant.cpu.cpu.mem_bytecnt[1]
.sym 4619 servant.mdu_rs1[0]
.sym 4625 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 4628 servant.cpu.cpu.decode.opcode[2]
.sym 4629 servant.cpu.cpu.state.init_done
.sym 4630 servant.cpu.cpu.cnt_en
.sym 4631 servant.cpu.cpu.branch_op
.sym 4634 $abc$8827$new_n1828_
.sym 4635 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 4636 servant.mdu_rs1[1]
.sym 4640 servant.cpu.cpu.new_irq
.sym 4641 servant.cpu.cpu.state.init_done
.sym 4642 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 4643 servant.cpu.cpu.branch_op
.sym 4644 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 4645 i_clk$SB_IO_IN_$glb_clk
.sym 4646 wb_rst_$glb_sr
.sym 4650 servant.cpu.rf_ram.rdata[1]
.sym 4659 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 4661 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 4662 servant.cpu.rf_ram.rdata[0]
.sym 4663 servant.cpu.cpu.state.init_done
.sym 4664 servant.cpu.waddr[4]
.sym 4668 servant.cpu.rf_wreq
.sym 4669 $PACKER_VCC_NET
.sym 4671 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4673 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 4674 adr[4]
.sym 4675 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 4676 adr[3]
.sym 4677 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4679 servant.cpu.raddr[7]
.sym 4680 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 4682 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 4688 servant.cpu.cpu.decode.op22
.sym 4689 servant.cpu.cpu.ebreak
.sym 4691 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4693 $abc$8827$new_n1848_
.sym 4694 servant.cpu.cpu.state.misalign_trap_sync
.sym 4695 servant.mdu_op[0]
.sym 4696 servant.cpu.cpu.branch_op
.sym 4697 servant.cpu.cpu.csr.mcause3_0[1]
.sym 4701 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 4702 servant.cpu.cpu.decode.opcode[0]
.sym 4703 $abc$8827$new_n1827_
.sym 4705 servant.cpu.cpu.mem_bytecnt[0]
.sym 4706 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 4707 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4708 servant.wb_dbus_we
.sym 4709 $abc$8827$new_n1502_
.sym 4710 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4711 servant.cpu.cpu.csr.mcause3_0[2]
.sym 4712 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4713 servant.cpu.cpu.alu_cmp
.sym 4714 servant.cpu.cpu.mem_bytecnt[1]
.sym 4717 servant.cpu.rf_ram_if.wcnt[0]
.sym 4718 servant.cpu.wdata0
.sym 4719 servant.cpu.cpu.state.o_cnt[2]
.sym 4722 $abc$8827$new_n1502_
.sym 4723 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4727 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4729 $abc$8827$new_n1848_
.sym 4733 $abc$8827$new_n1827_
.sym 4734 servant.cpu.cpu.decode.opcode[0]
.sym 4735 servant.cpu.cpu.alu_cmp
.sym 4736 servant.mdu_op[0]
.sym 4739 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4740 servant.cpu.cpu.decode.op22
.sym 4741 servant.cpu.cpu.ebreak
.sym 4742 servant.cpu.cpu.state.o_cnt[2]
.sym 4745 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 4746 servant.cpu.cpu.mem_bytecnt[0]
.sym 4747 servant.cpu.cpu.state.o_cnt[2]
.sym 4748 servant.cpu.cpu.mem_bytecnt[1]
.sym 4751 servant.cpu.cpu.csr.mcause3_0[2]
.sym 4752 servant.wb_dbus_we
.sym 4753 servant.cpu.cpu.branch_op
.sym 4754 servant.cpu.cpu.state.misalign_trap_sync
.sym 4757 servant.cpu.cpu.state.misalign_trap_sync
.sym 4758 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4759 servant.cpu.cpu.csr.mcause3_0[1]
.sym 4763 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4764 servant.cpu.rf_ram_if.wcnt[0]
.sym 4765 servant.cpu.wdata0
.sym 4767 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 4768 i_clk$SB_IO_IN_$glb_clk
.sym 4770 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 4771 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 4772 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 4773 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 4774 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 4775 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 4776 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 4777 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 4779 servant.cpu.cpu.ebreak
.sym 4782 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 4783 tx_to_pc.data_index[0]
.sym 4784 servant.cpu.cpu.ebreak
.sym 4786 servant.cpu.cpu.new_irq
.sym 4787 servant.cpu.raddr[8]
.sym 4788 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 4789 tx_to_pc.data_index[2]
.sym 4791 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 4792 servant.cpu.cpu.branch_op
.sym 4793 $PACKER_VCC_NET
.sym 4794 servant.cpu.cpu.bufreg_en
.sym 4795 servant.cpu.raddr[6]
.sym 4796 servant.cpu.wdata[0]
.sym 4797 dat[17]
.sym 4798 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 4800 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 4801 dat[16]
.sym 4802 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 4803 adr[9]
.sym 4804 servant.cpu.raddr[4]
.sym 4805 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 4811 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 4812 servant.cpu.cpu.bufreg_en
.sym 4814 $abc$8827$new_n1275_
.sym 4815 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 4817 $abc$8827$new_n1135_
.sym 4818 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4819 clock_gen.pll.rst_reg[1]
.sym 4820 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4821 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4823 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 4824 servant.cpu.cpu.mem_bytecnt[1]
.sym 4825 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 4826 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4827 servant.mdu_rs1[0]
.sym 4828 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4829 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 4831 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4832 servant.cpu.cpu.decode.op22
.sym 4833 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4837 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4840 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 4841 servant.cpu.cpu.mem_bytecnt[0]
.sym 4842 servant.cpu.cpu.new_irq
.sym 4845 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 4847 clock_gen.pll.rst_reg[1]
.sym 4850 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4851 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 4852 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4853 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4856 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4858 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4863 servant.cpu.cpu.new_irq
.sym 4864 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4865 $abc$8827$new_n1135_
.sym 4868 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 4870 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4874 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 4875 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 4876 servant.cpu.cpu.bufreg_en
.sym 4877 servant.mdu_rs1[0]
.sym 4880 servant.cpu.cpu.mem_bytecnt[1]
.sym 4881 servant.cpu.cpu.mem_bytecnt[0]
.sym 4882 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 4883 $abc$8827$new_n1275_
.sym 4886 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4887 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4888 servant.cpu.cpu.decode.op22
.sym 4889 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 4891 i_clk$SB_IO_IN_$glb_clk
.sym 4893 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 4894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 4895 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 4896 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 4897 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 4898 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 4899 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 4900 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 4901 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 4905 adr[7]
.sym 4906 servant.cpu.cpu.cnt_en
.sym 4908 servant.cpu.cpu.mem_bytecnt[0]
.sym 4910 servant.mdu_op[1]
.sym 4912 servant.cpu.cpu.decode.opcode[2]
.sym 4913 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4914 servant.wb_ibus_ack
.sym 4915 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 4916 $PACKER_VCC_NET
.sym 4917 adr[8]
.sym 4918 dat[29]
.sym 4919 servant.cpu.rf_ram.regzero
.sym 4921 dat[25]
.sym 4922 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 4924 dat[26]
.sym 4925 dat[30]
.sym 4926 servant.cpu.cpu.csr.timer_irq
.sym 4927 servant.cpu.cpu.csr.timer_irq_r
.sym 4928 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 4936 servant.cpu.cpu.csr.timer_irq
.sym 4937 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 4938 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 4939 servant.cpu.cpu.branch_op
.sym 4940 servant.cpu.cpu.csr.mstatus_mie
.sym 4941 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4944 servant.mdu_rs1[0]
.sym 4945 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 4946 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 4947 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 4948 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4949 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 4950 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 4953 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 4954 servant.cpu.cpu.bufreg_en
.sym 4956 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 4957 servant.cpu.cpu.rs2_addr[1]
.sym 4958 servant.cpu.cpu.decode.op26
.sym 4960 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 4962 servant.cpu.cpu.ebreak
.sym 4965 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 4969 servant.cpu.cpu.bufreg_en
.sym 4970 servant.mdu_rs1[0]
.sym 4976 servant.cpu.cpu.csr.timer_irq
.sym 4979 servant.cpu.cpu.csr.mstatus_mie
.sym 4980 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 4981 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 4982 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 4986 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 4987 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 4988 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 4991 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 4992 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4993 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 4994 servant.cpu.cpu.rs2_addr[1]
.sym 4997 servant.cpu.cpu.ebreak
.sym 4998 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 4999 servant.cpu.cpu.decode.op26
.sym 5000 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 5005 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 5006 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 5009 servant.cpu.cpu.branch_op
.sym 5011 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 5013 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 5014 i_clk$SB_IO_IN_$glb_clk
.sym 5016 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 5017 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 5018 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 5019 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 5020 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 5021 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 5022 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 5023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 5028 $abc$8827$ram.we[3]_new_
.sym 5029 servant.mdu_op[2]
.sym 5032 servant.cpu.cpu.csr.timer_irq
.sym 5033 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 5034 tx_to_pc.state[1]
.sym 5035 servant.cpu.cpu.branch_op
.sym 5036 $abc$8827$new_n1135_
.sym 5037 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 5038 tx_to_pc.clock_count[5]
.sym 5039 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 5040 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 5043 servant.cpu.cpu.rs2_addr[1]
.sym 5044 servant.cpu.raddr[3]
.sym 5046 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5047 dat[20]
.sym 5049 servant.wb_dbus_we
.sym 5050 servant.cpu.rf_ram.rdata[1]
.sym 5051 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5057 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 5058 servant.cpu.cpu.branch_op
.sym 5059 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5060 servant.cpu.rf_ram_if.rtrig1
.sym 5061 $abc$8827$new_n1514_
.sym 5062 servant.cpu.rf_ram.rdata[0]
.sym 5063 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5064 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5065 $abc$8827$new_n1513_
.sym 5066 servant.cpu.cpu.ebreak
.sym 5067 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 5068 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 5069 $abc$8827$new_n1975_
.sym 5070 servant.cpu.cpu.decode.op26
.sym 5071 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 5072 servant.cpu.cpu.decode.opcode[0]
.sym 5073 servant.wb_dbus_we
.sym 5074 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 5075 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5077 servant.cpu.rf_ram_if.rdata1
.sym 5078 $abc$8827$new_n1541_
.sym 5079 servant.cpu.rf_ram.regzero
.sym 5080 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5081 servant.cpu.cpu.csr.mstatus_mpie
.sym 5083 servant.cpu.rf_ram_if.wcnt[0]
.sym 5084 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 5085 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 5086 servant.cpu.cpu.decode.opcode[2]
.sym 5087 servant.cpu.cpu.rd_addr[1]
.sym 5088 servant.cpu.cpu.csr_in
.sym 5090 servant.cpu.cpu.decode.op26
.sym 5091 servant.cpu.rf_ram_if.wcnt[0]
.sym 5092 servant.cpu.cpu.ebreak
.sym 5093 servant.cpu.cpu.rd_addr[1]
.sym 5096 $abc$8827$new_n1541_
.sym 5097 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 5098 $abc$8827$new_n1975_
.sym 5099 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5102 servant.cpu.cpu.decode.opcode[0]
.sym 5103 servant.cpu.cpu.branch_op
.sym 5104 servant.cpu.cpu.decode.opcode[2]
.sym 5108 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 5109 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5110 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5111 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 5114 servant.cpu.cpu.ebreak
.sym 5115 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 5117 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 5120 $abc$8827$new_n1513_
.sym 5121 servant.wb_dbus_we
.sym 5122 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5123 $abc$8827$new_n1514_
.sym 5126 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5127 servant.cpu.cpu.csr.mstatus_mpie
.sym 5128 servant.cpu.cpu.csr_in
.sym 5129 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 5132 servant.cpu.rf_ram.rdata[0]
.sym 5133 servant.cpu.rf_ram_if.rdata1
.sym 5134 servant.cpu.rf_ram_if.rtrig1
.sym 5135 servant.cpu.rf_ram.regzero
.sym 5136 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 5137 i_clk$SB_IO_IN_$glb_clk
.sym 5139 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 5140 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 5141 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 5142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 5143 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 5144 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 5145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 5146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 5147 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5153 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5155 adr[6]
.sym 5157 servant.cpu.cpu.rs2_addr[0]
.sym 5160 servant.cpu.cpu.decode.opcode[0]
.sym 5163 adr[3]
.sym 5165 adr[4]
.sym 5166 adr[2]
.sym 5167 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 5168 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5169 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 5170 adr[4]
.sym 5171 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 5172 servant.cpu.cpu.csr.mstatus_mie
.sym 5173 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5174 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5181 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 5182 servant.cpu.rf_ram_if.rcnt[0]
.sym 5183 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 5184 servant.mdu_op[1]
.sym 5185 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5186 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 5187 servant.cpu.rf_ram_if.wdata0_r
.sym 5188 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5189 servant.cpu.rf_ram_if.wcnt[0]
.sym 5192 servant.cpu.cpu.cnt_en
.sym 5193 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5195 servant.cpu.cpu.csr_in
.sym 5201 servant.cpu.wdata0
.sym 5203 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 5204 servant.cpu.cpu.alu.cmp_r
.sym 5205 servant.mdu_op[2]
.sym 5206 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5209 servant.wb_ibus_adr[0]
.sym 5211 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5213 servant.wb_ibus_adr[0]
.sym 5214 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5215 servant.cpu.cpu.csr_in
.sym 5219 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5220 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5221 servant.cpu.cpu.cnt_en
.sym 5225 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5227 servant.cpu.rf_ram_if.wcnt[0]
.sym 5228 servant.cpu.rf_ram_if.wdata0_r
.sym 5234 servant.cpu.rf_ram_if.rcnt[0]
.sym 5237 servant.mdu_op[2]
.sym 5238 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 5239 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 5240 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 5243 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5249 servant.mdu_op[1]
.sym 5250 servant.cpu.cpu.alu.cmp_r
.sym 5251 servant.mdu_op[2]
.sym 5252 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 5255 servant.cpu.wdata0
.sym 5260 i_clk$SB_IO_IN_$glb_clk
.sym 5262 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 5263 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 5264 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 5265 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 5266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 5267 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 5268 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5269 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 5271 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 5274 adr[8]
.sym 5275 adr[5]
.sym 5276 servant.cpu.rf_ram_if.rcnt[0]
.sym 5277 adr[6]
.sym 5278 servant.cpu.cpu.alu.add_cy_r
.sym 5279 servant.cpu.cpu.decode.op26
.sym 5281 dat[27]
.sym 5283 servant.cpu.cpu.decode.op22
.sym 5286 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 5287 servant.cpu.wdata[0]
.sym 5288 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 5289 dat[16]
.sym 5291 servant.mdu_rs1[3]
.sym 5292 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 5293 dat[17]
.sym 5294 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 5296 servant.cpu.rf_ram_if.wcnt[0]
.sym 5305 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 5307 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 5309 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 5310 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5189[2]_new_inv_
.sym 5311 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 5313 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 5315 $abc$8827$new_n1478_
.sym 5316 servant.timer_irq
.sym 5317 servant.cpu.rf_ram_if.rcnt[0]
.sym 5318 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 5322 servant.cpu.rf_ram.rdata[1]
.sym 5323 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 5325 servant.cpu.rf_ram.regzero
.sym 5326 servant.cpu.cpu.csr_in
.sym 5327 servant.cpu.cpu.csr.mie_mtie
.sym 5328 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5329 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 5331 $PACKER_VCC_NET
.sym 5332 servant.cpu.cpu.csr.mstatus_mie
.sym 5333 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5339 servant.cpu.cpu.csr_in
.sym 5342 servant.cpu.rf_ram_if.rcnt[0]
.sym 5344 $PACKER_VCC_NET
.sym 5348 servant.timer_irq
.sym 5350 servant.cpu.cpu.csr.mstatus_mie
.sym 5351 servant.cpu.cpu.csr.mie_mtie
.sym 5354 $abc$8827$new_n1478_
.sym 5355 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 5356 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5189[2]_new_inv_
.sym 5357 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 5360 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 5363 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 5366 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 5374 servant.cpu.rf_ram.regzero
.sym 5375 servant.cpu.rf_ram.rdata[1]
.sym 5378 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5379 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 5380 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 5381 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5382 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 5383 i_clk$SB_IO_IN_$glb_clk
.sym 5384 wb_rst_$glb_sr
.sym 5385 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 5386 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 5387 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 5388 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 5389 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5390 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 5391 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 5392 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 5393 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 5397 adr[7]
.sym 5400 servant.cpu.rf_ram_if.rtrig1
.sym 5401 servant.cpu.rf_ram_if.wcnt[0]
.sym 5402 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 5403 servant.cpu.rf_ram_if.rdata1
.sym 5405 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 5406 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 5409 dat[30]
.sym 5410 servant.cpu.cpu.csr.timer_irq
.sym 5411 servant.cpu.rf_ram.regzero
.sym 5412 dat[25]
.sym 5413 adr[8]
.sym 5414 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 5415 dat[25]
.sym 5416 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 5417 dat[29]
.sym 5418 servant.cpu.rdata[1]
.sym 5419 dat[25]
.sym 5420 dat[26]
.sym 5426 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5427 tx_to_ble.data_index[0]
.sym 5429 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 5431 tx_to_ble.data_index[1]
.sym 5434 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 5436 my_adr[0]
.sym 5438 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 5439 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 5441 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 5444 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5445 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 5448 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 5449 servant.wb_ibus_adr[3]
.sym 5450 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 5451 servant.mdu_rs1[3]
.sym 5453 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 5456 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 5457 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 5459 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 5461 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 5465 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 5468 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 5471 servant.mdu_rs1[3]
.sym 5472 servant.wb_ibus_adr[3]
.sym 5473 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5477 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 5479 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 5484 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 5486 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 5489 tx_to_ble.data_index[0]
.sym 5490 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 5491 tx_to_ble.data_index[1]
.sym 5492 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 5495 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5496 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 5497 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 5498 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 5503 my_adr[0]
.sym 5505 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 5506 i_clk$SB_IO_IN_$glb_clk
.sym 5508 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 5509 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 5510 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 5511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 5512 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 5513 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 5514 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 5515 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 5520 servant.wb_ibus_adr[4]
.sym 5521 $PACKER_VCC_NET
.sym 5522 tx_to_ble.data_index[1]
.sym 5523 adr[7]
.sym 5524 tx_to_ble.data_index[0]
.sym 5526 adr[3]
.sym 5527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 5528 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 5529 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5530 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 5531 my_adr[3]
.sym 5537 my_adr[1]
.sym 5539 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 5542 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 5556 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 5559 my_adr[0]
.sym 5563 my_adr[2]
.sym 5565 my_adr[5]
.sym 5567 my_adr[6]
.sym 5569 my_adr[3]
.sym 5577 my_adr[7]
.sym 5579 my_adr[4]
.sym 5585 my_adr[4]
.sym 5590 my_adr[7]
.sym 5597 my_adr[0]
.sym 5603 my_adr[6]
.sym 5608 my_adr[5]
.sym 5612 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 5619 my_adr[2]
.sym 5625 my_adr[3]
.sym 5628 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5629 wb_clk_$glb_clk
.sym 5630 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 5632 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 5633 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 5634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 5635 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 5636 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 5637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 5638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 5640 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 5644 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 5645 to_pc$SB_IO_OUT
.sym 5647 adr[5]
.sym 5648 servant.wb_ibus_adr[0]
.sym 5649 dat[21]
.sym 5650 servant.cpu.cpu.alu.cmp_r
.sym 5651 adr[6]
.sym 5653 dat[20]
.sym 5654 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 5655 adr[3]
.sym 5656 adr[4]
.sym 5657 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 5659 my_adr[2]
.sym 5660 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5661 my_adr[12]
.sym 5662 adr[4]
.sym 5663 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5665 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 5674 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5679 my_adr[8]
.sym 5682 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5685 add
.sym 5686 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 5687 my_adr[12]
.sym 5689 my_adr[19]
.sym 5692 my_adr[11]
.sym 5697 my_adr[1]
.sym 5698 my_adr[10]
.sym 5700 my_adr[15]
.sym 5705 add
.sym 5707 my_adr[1]
.sym 5708 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5712 my_adr[12]
.sym 5720 my_adr[8]
.sym 5724 my_adr[11]
.sym 5730 my_adr[10]
.sym 5735 my_adr[19]
.sym 5744 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 5749 my_adr[15]
.sym 5751 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5752 wb_clk_$glb_clk
.sym 5753 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5754 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 5755 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 5756 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 5757 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 5758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 5759 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 5760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 5761 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 5766 $PACKER_VCC_NET
.sym 5767 adr[6]
.sym 5769 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 5770 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5771 adr[5]
.sym 5772 $PACKER_VCC_NET
.sym 5773 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 5775 dat[31]
.sym 5776 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 5777 adr[7]
.sym 5778 my_adr[17]
.sym 5780 dat[17]
.sym 5783 my_adr[9]
.sym 5785 adr[9]
.sym 5786 dat[17]
.sym 5797 my_adr[3]
.sym 5801 my_adr[1]
.sym 5806 my_adr[4]
.sym 5809 my_adr[2]
.sym 5815 my_adr[5]
.sym 5824 my_adr[6]
.sym 5825 my_adr[7]
.sym 5826 my_adr[8]
.sym 5827 $nextpnr_ICESTORM_LC_8$O
.sym 5830 my_adr[1]
.sym 5833 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 5836 my_adr[2]
.sym 5839 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 5842 my_adr[3]
.sym 5843 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 5845 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 5847 my_adr[4]
.sym 5849 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 5851 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 5854 my_adr[5]
.sym 5855 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 5857 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 5859 my_adr[6]
.sym 5861 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 5863 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 5865 my_adr[7]
.sym 5867 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 5869 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5871 my_adr[8]
.sym 5873 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 5874 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5875 wb_clk_$glb_clk
.sym 5876 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5877 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 5878 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 5879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5880 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 5881 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 5882 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 5883 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 5884 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 5890 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 5891 my_adr[6]
.sym 5893 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 5896 adr[7]
.sym 5897 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 5899 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 5900 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 5901 dat[29]
.sym 5902 adr[8]
.sym 5903 my_adr[26]
.sym 5905 dat[30]
.sym 5906 my_adr[5]
.sym 5907 dat[30]
.sym 5908 adr[8]
.sym 5911 dat[25]
.sym 5912 my_adr[8]
.sym 5913 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5923 my_adr[14]
.sym 5924 my_adr[15]
.sym 5929 my_adr[12]
.sym 5934 my_adr[9]
.sym 5936 my_adr[11]
.sym 5943 my_adr[10]
.sym 5946 my_adr[13]
.sym 5949 my_adr[16]
.sym 5950 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 5953 my_adr[9]
.sym 5954 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5956 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 5958 my_adr[10]
.sym 5960 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 5962 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 5965 my_adr[11]
.sym 5966 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 5968 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 5970 my_adr[12]
.sym 5972 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 5974 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 5976 my_adr[13]
.sym 5978 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 5980 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 5983 my_adr[14]
.sym 5984 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 5986 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 5989 my_adr[15]
.sym 5990 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 5992 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 5994 my_adr[16]
.sym 5996 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 5997 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5998 wb_clk_$glb_clk
.sym 5999 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 6000 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 6001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 6002 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 6003 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 6004 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 6005 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 6006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 6007 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 6013 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 6014 adr[7]
.sym 6016 servant.cpu.cpu.rd_addr[1]
.sym 6017 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 6019 my_adr[22]
.sym 6020 my_adr[12]
.sym 6021 servant.wb_ibus_adr[5]
.sym 6022 my_adr[13]
.sym 6023 $PACKER_VCC_NET
.sym 6025 my_adr[11]
.sym 6026 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 6028 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 6036 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 6041 my_adr[17]
.sym 6045 my_adr[21]
.sym 6048 my_adr[23]
.sym 6057 my_adr[22]
.sym 6059 my_adr[19]
.sym 6060 my_adr[20]
.sym 6064 my_adr[24]
.sym 6066 my_adr[18]
.sym 6073 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 6076 my_adr[17]
.sym 6077 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 6079 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 6081 my_adr[18]
.sym 6083 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 6085 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 6088 my_adr[19]
.sym 6089 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 6091 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 6094 my_adr[20]
.sym 6095 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 6097 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 6100 my_adr[21]
.sym 6101 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 6103 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 6105 my_adr[22]
.sym 6107 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 6109 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 6111 my_adr[23]
.sym 6113 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 6115 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 6118 my_adr[24]
.sym 6119 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 6120 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 6121 wb_clk_$glb_clk
.sym 6122 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 6123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 6124 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 6125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 6126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 6127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 6128 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 6129 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 6130 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 6135 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 6136 adr[9]
.sym 6137 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 6138 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 6139 my_adr[31]
.sym 6142 adr[4]
.sym 6143 my_adr[20]
.sym 6144 my_adr[23]
.sym 6145 my_adr[21]
.sym 6148 my_adr[19]
.sym 6152 adr[3]
.sym 6154 adr[4]
.sym 6155 adr[3]
.sym 6159 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 6172 my_adr[25]
.sym 6174 my_adr[27]
.sym 6178 my_adr[31]
.sym 6183 my_adr[28]
.sym 6189 my_adr[26]
.sym 6192 my_adr[29]
.sym 6193 my_adr[30]
.sym 6196 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 6198 my_adr[25]
.sym 6200 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 6202 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 6204 my_adr[26]
.sym 6206 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 6208 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 6210 my_adr[27]
.sym 6212 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 6214 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 6217 my_adr[28]
.sym 6218 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 6220 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 6222 my_adr[29]
.sym 6224 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 6226 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 6228 my_adr[30]
.sym 6230 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 6234 my_adr[31]
.sym 6236 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 6241 my_adr[31]
.sym 6243 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 6244 wb_clk_$glb_clk
.sym 6245 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 6254 dat[27]
.sym 6261 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 6263 adr[6]
.sym 6264 dat[29]
.sym 6265 $PACKER_VCC_NET
.sym 6267 my_adr[27]
.sym 6269 my_adr[28]
.sym 6271 my_adr[29]
.sym 6273 my_adr[30]
.sym 6274 dat[17]
.sym 6318 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 6346 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 6347 dat[1]
.sym 6348 recieve
.sym 6349 dat[3]
.sym 6350 add
.sym 6351 clock_gen.pll.rst_reg[1]
.sym 6352 dat[0]
.sym 6353 dat[2]
.sym 6364 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 6368 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 6370 adr[7]
.sym 6422 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 6423 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6424 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 6425 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 6426 servant.mdu_rs1[1]
.sym 6427 servant.mdu_rs1[0]
.sym 6428 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 6429 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 6467 dat[3]
.sym 6469 from_ble[3]
.sym 6470 from_ble[0]
.sym 6473 dat[1]
.sym 6474 from_ble[1]
.sym 6477 from_ble[2]
.sym 6479 clock_gen.pll.rst_reg[0]
.sym 6491 wb_mem_dat[3]
.sym 6506 recieve
.sym 6511 servant.cpu.cpu.rd_addr[2]
.sym 6512 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 6513 servant.cpu.cpu.bufreg_en
.sym 6516 servant.cpu.waddr[0]
.sym 6518 servant.cpu.rf_ram.rdata[0]
.sym 6560 servant.cpu.waddr[6]
.sym 6561 servant.cpu.cpu.bufreg_en
.sym 6562 sel[2]
.sym 6563 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 6564 cyc
.sym 6565 $abc$8827$new_n1828_
.sym 6566 we
.sym 6567 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 6600 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 6603 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 6604 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6611 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6612 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 6613 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 6614 servant.cpu.rf_ram_if.wcnt[0]
.sym 6616 tx_to_pc.clock_count[0]
.sym 6618 servant.cpu.raddr[1]
.sym 6619 servant.cpu.raddr[0]
.sym 6620 servant.mdu_rs1[0]
.sym 6622 dat[22]
.sym 6630 servant.cpu.wdata[0]
.sym 6632 servant.cpu.wen
.sym 6636 servant.cpu.waddr[4]
.sym 6640 servant.cpu.waddr[7]
.sym 6641 servant.cpu.waddr[8]
.sym 6643 $PACKER_VCC_NET
.sym 6646 servant.cpu.waddr[6]
.sym 6654 servant.cpu.waddr[5]
.sym 6656 servant.cpu.waddr[1]
.sym 6657 servant.cpu.waddr[2]
.sym 6658 servant.cpu.waddr[3]
.sym 6659 servant.cpu.waddr[0]
.sym 6660 servant.cpu.waddr[9]
.sym 6664 servant.cpu.waddr[1]
.sym 6665 servant.cpu.waddr[2]
.sym 6666 servant.cpu.waddr[3]
.sym 6667 servant.cpu.cpu.new_irq
.sym 6668 servant.cpu.waddr[9]
.sym 6669 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 6678 servant.cpu.waddr[0]
.sym 6679 servant.cpu.waddr[1]
.sym 6681 servant.cpu.waddr[2]
.sym 6682 servant.cpu.waddr[3]
.sym 6683 servant.cpu.waddr[4]
.sym 6684 servant.cpu.waddr[5]
.sym 6685 servant.cpu.waddr[6]
.sym 6686 servant.cpu.waddr[7]
.sym 6687 servant.cpu.waddr[8]
.sym 6688 servant.cpu.waddr[9]
.sym 6689 i_clk$SB_IO_IN_$glb_clk
.sym 6690 servant.cpu.wen
.sym 6694 servant.cpu.wdata[0]
.sym 6699 $PACKER_VCC_NET
.sym 6703 dat[20]
.sym 6704 dat[16]
.sym 6705 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 6706 servant.cpu.waddr[8]
.sym 6708 servant.cpu.wen
.sym 6710 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 6713 servant.cpu.cpu.bufreg_en
.sym 6714 servant.cpu.wdata[0]
.sym 6716 sel[2]
.sym 6717 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 6718 $abc$8827$ram.we[2]_new_
.sym 6719 dat[28]
.sym 6720 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 6721 adr[2]
.sym 6722 dat[27]
.sym 6723 dat[23]
.sym 6725 wb_mem_dat[3]
.sym 6726 dat[24]
.sym 6727 tx_to_pc.clock_count[0]
.sym 6734 $PACKER_VCC_NET
.sym 6736 $PACKER_VCC_NET
.sym 6737 servant.cpu.raddr[3]
.sym 6738 servant.cpu.raddr[8]
.sym 6743 servant.cpu.raddr[2]
.sym 6747 servant.cpu.wdata[1]
.sym 6749 servant.cpu.raddr[7]
.sym 6754 servant.cpu.raddr[4]
.sym 6755 servant.cpu.raddr[9]
.sym 6756 servant.cpu.raddr[1]
.sym 6757 servant.cpu.raddr[0]
.sym 6761 servant.cpu.raddr[6]
.sym 6762 servant.cpu.raddr[5]
.sym 6764 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 6765 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 6766 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 6767 servant.cpu.cpu.mem_if.dat_valid
.sym 6768 servant.cpu.cpu.csr.mstatus_mpie
.sym 6769 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6770 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6771 $abc$8827$new_n2040_
.sym 6780 servant.cpu.raddr[0]
.sym 6781 servant.cpu.raddr[1]
.sym 6783 servant.cpu.raddr[2]
.sym 6784 servant.cpu.raddr[3]
.sym 6785 servant.cpu.raddr[4]
.sym 6786 servant.cpu.raddr[5]
.sym 6787 servant.cpu.raddr[6]
.sym 6788 servant.cpu.raddr[7]
.sym 6789 servant.cpu.raddr[8]
.sym 6790 servant.cpu.raddr[9]
.sym 6791 i_clk$SB_IO_IN_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6795 servant.cpu.wdata[1]
.sym 6805 dat[31]
.sym 6807 servant.cpu.cpu.csr.timer_irq
.sym 6809 servant.cpu.raddr[2]
.sym 6812 servant.cpu.cpu.csr.timer_irq_r
.sym 6818 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 6819 servant.cpu.cpu.csr.mstatus_mpie
.sym 6820 adr[9]
.sym 6821 servant.cpu.cpu.mem_bytecnt[1]
.sym 6822 $abc$8827$new_n1560_
.sym 6823 servant.cpu.cpu.csr.mstatus_mie
.sym 6824 servant.cpu.cpu.new_irq
.sym 6826 dat[19]
.sym 6829 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 6835 adr[3]
.sym 6836 dat[19]
.sym 6837 adr[9]
.sym 6838 $PACKER_VCC_NET
.sym 6839 adr[7]
.sym 6845 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6849 adr[4]
.sym 6850 adr[6]
.sym 6851 dat[22]
.sym 6852 dat[17]
.sym 6854 adr[8]
.sym 6855 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6856 dat[21]
.sym 6858 dat[18]
.sym 6859 adr[2]
.sym 6860 adr[5]
.sym 6861 dat[23]
.sym 6862 dat[20]
.sym 6863 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6864 dat[16]
.sym 6866 tx_to_pc.clock_count[5]
.sym 6867 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 6868 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6869 $abc$8827$new_n2039_
.sym 6870 $abc$8827$new_n2041_
.sym 6871 tx_to_pc.clock_count[0]
.sym 6872 tx_to_pc.state[1]
.sym 6873 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 6874 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6875 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6876 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6877 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6878 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6879 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6880 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6881 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 i_clk$SB_IO_IN_$glb_clk
.sym 6894 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6895 dat[16]
.sym 6896 dat[17]
.sym 6897 dat[18]
.sym 6898 dat[19]
.sym 6899 dat[20]
.sym 6900 dat[21]
.sym 6901 dat[22]
.sym 6902 dat[23]
.sym 6903 $PACKER_VCC_NET
.sym 6908 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 6910 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6911 servant.cpu.cpu.state.misalign_trap_sync
.sym 6914 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 6916 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 6917 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 6918 servant.wb_dbus_we
.sym 6920 $PACKER_VCC_NET
.sym 6921 adr[6]
.sym 6922 dat[21]
.sym 6923 tx_to_pc.clock_count[0]
.sym 6924 dat[18]
.sym 6925 $PACKER_VCC_NET
.sym 6926 adr[5]
.sym 6927 servant.cpu.rf_ram.rdata[0]
.sym 6928 servant.cpu.cpu.rd_addr[2]
.sym 6929 dat[23]
.sym 6930 dat[18]
.sym 6931 servant.cpu.cpu.bufreg_en
.sym 6936 adr[6]
.sym 6938 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6940 $PACKER_VCC_NET
.sym 6941 adr[9]
.sym 6943 adr[5]
.sym 6946 dat[28]
.sym 6947 adr[4]
.sym 6948 adr[7]
.sym 6950 adr[3]
.sym 6951 dat[27]
.sym 6952 dat[29]
.sym 6953 dat[30]
.sym 6954 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6955 dat[24]
.sym 6956 dat[31]
.sym 6961 adr[8]
.sym 6962 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6965 dat[25]
.sym 6966 dat[26]
.sym 6967 adr[2]
.sym 6968 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 6969 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 6970 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6971 servant.cpu.cpu.mem_if.signbit
.sym 6972 $abc$8827$new_n1513_
.sym 6973 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 6974 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 6975 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 6976 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6977 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6978 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6979 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6980 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6981 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6982 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6983 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 i_clk$SB_IO_IN_$glb_clk
.sym 6996 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[26]
.sym 6999 dat[27]
.sym 7000 dat[28]
.sym 7001 dat[29]
.sym 7002 dat[30]
.sym 7003 dat[31]
.sym 7004 dat[24]
.sym 7005 dat[25]
.sym 7011 tx_to_pc.state[1]
.sym 7012 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7013 adr[4]
.sym 7015 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 7016 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7017 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 7018 adr[3]
.sym 7020 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 7021 servant.cpu.raddr[7]
.sym 7022 dat[22]
.sym 7023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 7025 servant.cpu.raddr[1]
.sym 7026 dat[22]
.sym 7027 servant.cpu.raddr[0]
.sym 7028 tx_to_pc.clock_count[0]
.sym 7029 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 7030 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 7031 servant.cpu.rf_ram_if.rdata0[1]
.sym 7032 dat[22]
.sym 7033 servant.cpu.rf_ram_if.wcnt[0]
.sym 7039 adr[9]
.sym 7040 dat[17]
.sym 7042 adr[8]
.sym 7043 dat[22]
.sym 7051 dat[21]
.sym 7052 dat[16]
.sym 7053 adr[6]
.sym 7056 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7057 adr[7]
.sym 7058 $PACKER_VCC_NET
.sym 7060 dat[19]
.sym 7061 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7062 dat[20]
.sym 7063 adr[2]
.sym 7064 adr[5]
.sym 7065 adr[4]
.sym 7066 adr[3]
.sym 7067 dat[23]
.sym 7068 dat[18]
.sym 7069 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7070 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 7071 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 7072 servant.cpu.rf_ram.regzero
.sym 7073 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 7074 $abc$8827$ram.we[2]_new_
.sym 7075 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7076 servant.cpu.rdata0
.sym 7077 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7078 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7079 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7080 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7081 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7082 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7083 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7084 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7085 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 i_clk$SB_IO_IN_$glb_clk
.sym 7098 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7113 adr[9]
.sym 7115 servant.cpu.rf_ram_if.wcnt[0]
.sym 7116 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 7117 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 7118 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 7120 servant.cpu.raddr[4]
.sym 7121 servant.cpu.raddr[6]
.sym 7122 adr[9]
.sym 7123 servant.mdu_rs1[31]
.sym 7124 sel[2]
.sym 7125 $abc$8827$ram.we[2]_new_
.sym 7126 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 7127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 7128 wb_mem_dat[3]
.sym 7129 adr[2]
.sym 7130 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 7131 dat[23]
.sym 7132 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 7133 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 7134 dat[24]
.sym 7135 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 7140 dat[27]
.sym 7141 dat[30]
.sym 7144 dat[29]
.sym 7146 adr[6]
.sym 7147 dat[24]
.sym 7150 dat[26]
.sym 7151 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 7152 adr[5]
.sym 7153 adr[8]
.sym 7156 dat[31]
.sym 7157 adr[3]
.sym 7158 adr[2]
.sym 7160 $PACKER_VCC_NET
.sym 7161 adr[9]
.sym 7162 adr[4]
.sym 7163 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7164 adr[7]
.sym 7167 dat[25]
.sym 7168 dat[28]
.sym 7169 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7172 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 7173 $abc$8827$new_n1689_
.sym 7174 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 7175 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 7176 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7177 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7178 servant.cpu.rf_ram_if.rdata1
.sym 7179 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7180 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7181 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7182 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7183 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7184 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7185 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7186 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7187 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 i_clk$SB_IO_IN_$glb_clk
.sym 7200 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7210 servant.timer.mtimecmp[18]
.sym 7215 dat[30]
.sym 7216 dat[26]
.sym 7218 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 7219 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 7220 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 7221 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 7222 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 7224 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 7225 servant.cpu.rf_ram.regzero
.sym 7226 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 7227 adr[9]
.sym 7228 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 7229 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 7230 $abc$8827$new_n1560_
.sym 7231 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 7232 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 7233 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 7234 dat[19]
.sym 7235 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 7244 dat[19]
.sym 7247 adr[7]
.sym 7248 adr[4]
.sym 7250 adr[9]
.sym 7253 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7256 dat[20]
.sym 7258 adr[8]
.sym 7260 adr[2]
.sym 7261 dat[22]
.sym 7262 $PACKER_VCC_NET
.sym 7264 dat[17]
.sym 7265 adr[5]
.sym 7266 dat[18]
.sym 7267 adr[6]
.sym 7268 dat[16]
.sym 7269 dat[23]
.sym 7270 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7271 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7272 adr[3]
.sym 7273 dat[21]
.sym 7274 $abc$8827$new_n1675_
.sym 7275 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 7276 adr[2]
.sym 7277 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 7278 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 7279 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7280 adr[3]
.sym 7281 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 7282 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7283 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7284 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7285 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7286 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7287 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7288 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7289 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 i_clk$SB_IO_IN_$glb_clk
.sym 7302 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7316 servant.cpu.raddr[3]
.sym 7318 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7320 servant.cpu.cpu.rs2_addr[1]
.sym 7321 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 7325 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 7326 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 7328 $PACKER_VCC_NET
.sym 7329 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 7330 servant.mdu_rs1[31]
.sym 7331 adr[5]
.sym 7332 dat[18]
.sym 7333 adr[5]
.sym 7334 dat[21]
.sym 7335 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 7336 adr[6]
.sym 7337 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 7338 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 7339 servant.cpu.cpu.bufreg_en
.sym 7345 adr[3]
.sym 7346 adr[6]
.sym 7348 $PACKER_VCC_NET
.sym 7349 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7350 adr[4]
.sym 7355 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7356 adr[5]
.sym 7357 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7358 adr[7]
.sym 7359 dat[27]
.sym 7361 dat[30]
.sym 7362 adr[2]
.sym 7363 dat[24]
.sym 7364 dat[31]
.sym 7365 adr[9]
.sym 7369 dat[29]
.sym 7370 dat[26]
.sym 7371 dat[25]
.sym 7373 adr[8]
.sym 7374 dat[28]
.sym 7376 $abc$8827$new_n1466_
.sym 7377 servant.mdu_rs1[2]
.sym 7378 servant.mdu_rs1[4]
.sym 7379 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7380 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 7381 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[61]_new_
.sym 7382 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7383 servant.mdu_rs1[31]
.sym 7384 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7385 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7386 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7387 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7388 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7389 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7390 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7391 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 i_clk$SB_IO_IN_$glb_clk
.sym 7404 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7415 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 7419 adr[3]
.sym 7420 my_adr[2]
.sym 7421 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7422 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 7423 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7425 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 7426 adr[4]
.sym 7428 $abc$8827$new_n1288_
.sym 7429 adr[2]
.sym 7430 adr[2]
.sym 7431 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 7432 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 7433 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 7434 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 7435 $abc$8827$new_n1636_
.sym 7436 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 7437 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 7438 adr[9]
.sym 7440 dat[22]
.sym 7441 dat[22]
.sym 7446 adr[8]
.sym 7447 dat[22]
.sym 7448 adr[2]
.sym 7450 dat[19]
.sym 7451 dat[20]
.sym 7452 dat[17]
.sym 7453 adr[5]
.sym 7454 adr[9]
.sym 7455 dat[21]
.sym 7456 dat[16]
.sym 7457 adr[6]
.sym 7459 $PACKER_VCC_NET
.sym 7460 adr[3]
.sym 7465 adr[7]
.sym 7466 dat[23]
.sym 7468 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7470 dat[18]
.sym 7473 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7475 adr[4]
.sym 7476 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7478 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 7479 servant.mdu_rs1[30]
.sym 7480 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 7481 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 7482 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 7483 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 7484 $abc$8827$new_n1628_
.sym 7485 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 7486 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7487 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7488 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7489 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7490 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7491 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7492 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7493 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 i_clk$SB_IO_IN_$glb_clk
.sym 7506 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7517 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 7524 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 7525 servant.mdu_rs1[31]
.sym 7526 servant.mdu_rs1[3]
.sym 7527 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 7528 adr[9]
.sym 7529 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 7530 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 7531 servant.mdu_rs1[4]
.sym 7532 dat[23]
.sym 7533 $abc$8827$ram.we[2]_new_
.sym 7535 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 7536 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 7538 adr[2]
.sym 7539 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 7540 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 7542 dat[24]
.sym 7543 $abc$8827$new_n1489_
.sym 7548 adr[8]
.sym 7550 dat[31]
.sym 7552 adr[6]
.sym 7553 dat[30]
.sym 7557 dat[29]
.sym 7558 dat[26]
.sym 7559 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 7560 adr[7]
.sym 7561 $PACKER_VCC_NET
.sym 7562 adr[5]
.sym 7563 dat[25]
.sym 7564 adr[4]
.sym 7565 adr[3]
.sym 7567 dat[28]
.sym 7568 adr[2]
.sym 7570 dat[27]
.sym 7572 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7574 dat[24]
.sym 7575 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7576 adr[9]
.sym 7580 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7581 $abc$8827$new_n1649_
.sym 7582 $abc$8827$new_n1636_
.sym 7583 my_adr[1]
.sym 7584 $abc$8827$new_n1650_
.sym 7585 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7586 $abc$8827$new_n1635_
.sym 7587 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7588 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7589 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7590 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7591 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7592 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7593 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7594 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7595 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 i_clk$SB_IO_IN_$glb_clk
.sym 7608 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7618 adr[7]
.sym 7621 adr[7]
.sym 7622 adr[8]
.sym 7623 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7624 dat[26]
.sym 7626 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 7627 my_adr[8]
.sym 7629 dat[30]
.sym 7630 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 7631 servant.mdu_rs1[30]
.sym 7632 servant.cpu.rdata[1]
.sym 7633 my_adr[5]
.sym 7634 dat[19]
.sym 7635 dat[28]
.sym 7636 dat[27]
.sym 7637 dat[22]
.sym 7638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 7639 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 7640 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 7641 servant.cpu.cpu.bufreg_en
.sym 7642 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 7643 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7644 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 7645 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7655 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7657 dat[16]
.sym 7658 adr[7]
.sym 7659 adr[2]
.sym 7661 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7662 adr[3]
.sym 7663 adr[4]
.sym 7666 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7667 adr[9]
.sym 7668 dat[19]
.sym 7669 dat[22]
.sym 7670 dat[23]
.sym 7672 adr[6]
.sym 7673 dat[18]
.sym 7674 adr[5]
.sym 7675 dat[17]
.sym 7677 adr[8]
.sym 7678 dat[20]
.sym 7679 $PACKER_VCC_NET
.sym 7681 dat[21]
.sym 7682 $abc$8827$new_n1614_
.sym 7683 $abc$8827$new_n1674_
.sym 7684 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7685 servant.mdu_rs1[16]
.sym 7686 servant.mdu_rs1[5]
.sym 7687 $abc$8827$new_n1489_
.sym 7688 $abc$8827$new_n1484_
.sym 7689 $abc$8827$new_n1460_
.sym 7690 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7691 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7692 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7693 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7694 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7695 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7696 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7697 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 i_clk$SB_IO_IN_$glb_clk
.sym 7710 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7724 my_adr[11]
.sym 7725 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 7726 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 7727 my_adr[1]
.sym 7728 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 7730 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 7731 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 7732 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7733 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 7734 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 7735 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 7736 dat[23]
.sym 7737 adr[5]
.sym 7738 adr[6]
.sym 7739 dat[18]
.sym 7740 adr[5]
.sym 7741 dat[21]
.sym 7742 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 7743 $abc$8827$new_n1460_
.sym 7744 dat[18]
.sym 7746 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 7747 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 7753 adr[3]
.sym 7755 adr[9]
.sym 7756 $PACKER_VCC_NET
.sym 7757 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7758 adr[4]
.sym 7759 adr[7]
.sym 7760 adr[5]
.sym 7763 adr[6]
.sym 7765 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7767 adr[2]
.sym 7768 adr[8]
.sym 7770 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7771 dat[24]
.sym 7772 dat[31]
.sym 7773 dat[28]
.sym 7774 dat[27]
.sym 7775 dat[30]
.sym 7777 dat[29]
.sym 7779 dat[25]
.sym 7782 dat[26]
.sym 7784 servant.mdu_rs1[18]
.sym 7785 servant.mdu_rs1[19]
.sym 7786 servant.mdu_rs1[17]
.sym 7787 servant.mdu_rs1[21]
.sym 7788 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7789 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7790 $abc$8827$new_n1478_
.sym 7791 servant.mdu_rs1[20]
.sym 7792 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7793 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7794 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7795 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7796 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7797 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7798 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7799 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 i_clk$SB_IO_IN_$glb_clk
.sym 7812 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7823 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 7826 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 7828 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 7829 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 7831 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 7833 my_adr[19]
.sym 7836 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7838 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7839 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 7840 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 7843 adr[2]
.sym 7844 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 7846 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 7847 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 7848 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 7854 adr[4]
.sym 7857 dat[16]
.sym 7858 adr[2]
.sym 7859 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7862 dat[20]
.sym 7863 dat[19]
.sym 7864 dat[22]
.sym 7865 dat[17]
.sym 7866 adr[9]
.sym 7867 adr[8]
.sym 7870 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7871 adr[3]
.sym 7872 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7874 dat[23]
.sym 7876 adr[6]
.sym 7878 adr[5]
.sym 7879 dat[21]
.sym 7880 adr[7]
.sym 7882 dat[18]
.sym 7883 $PACKER_VCC_NET
.sym 7886 servant.wb_ibus_adr[21]
.sym 7887 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 7888 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 7889 servant.wb_ibus_adr[22]
.sym 7890 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 7891 servant.wb_ibus_adr[24]
.sym 7892 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 7893 servant.wb_ibus_adr[23]
.sym 7894 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7895 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7896 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7897 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7898 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7899 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7900 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7901 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7902 adr[2]
.sym 7903 adr[3]
.sym 7905 adr[4]
.sym 7906 adr[5]
.sym 7907 adr[6]
.sym 7908 adr[7]
.sym 7909 adr[8]
.sym 7910 adr[9]
.sym 7913 i_clk$SB_IO_IN_$glb_clk
.sym 7914 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7915 dat[16]
.sym 7916 dat[17]
.sym 7917 dat[18]
.sym 7918 dat[19]
.sym 7919 dat[20]
.sym 7920 dat[21]
.sym 7921 dat[22]
.sym 7922 dat[23]
.sym 7923 $PACKER_VCC_NET
.sym 7924 dat[20]
.sym 7929 my_adr[17]
.sym 7930 my_adr[9]
.sym 7931 my_adr[30]
.sym 7933 dat[17]
.sym 7934 my_adr[29]
.sym 7935 my_adr[27]
.sym 7936 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 7937 my_adr[28]
.sym 7945 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7950 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 7956 dat[31]
.sym 7957 dat[28]
.sym 7958 adr[6]
.sym 7960 $PACKER_VCC_NET
.sym 7962 adr[8]
.sym 7963 dat[24]
.sym 7964 adr[5]
.sym 7965 dat[27]
.sym 7966 dat[30]
.sym 7967 dat[25]
.sym 7968 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7969 dat[29]
.sym 7970 dat[26]
.sym 7973 adr[3]
.sym 7976 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7977 adr[9]
.sym 7978 adr[4]
.sym 7980 adr[7]
.sym 7981 adr[2]
.sym 7983 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 7992 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7993 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7994 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7995 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7996 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7997 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7998 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7999 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 8000 adr[2]
.sym 8001 adr[3]
.sym 8003 adr[4]
.sym 8004 adr[5]
.sym 8005 adr[6]
.sym 8006 adr[7]
.sym 8007 adr[8]
.sym 8008 adr[9]
.sym 8011 i_clk$SB_IO_IN_$glb_clk
.sym 8012 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 8013 $PACKER_VCC_NET
.sym 8014 dat[26]
.sym 8015 dat[27]
.sym 8016 dat[28]
.sym 8017 dat[29]
.sym 8018 dat[30]
.sym 8019 dat[31]
.sym 8020 dat[24]
.sym 8021 dat[25]
.sym 8022 dat[31]
.sym 8026 servant.mdu_rs1[10]
.sym 8027 dat[27]
.sym 8029 dat[25]
.sym 8030 dat[30]
.sym 8033 dat[30]
.sym 8034 dat[26]
.sym 8036 dat[29]
.sym 8037 my_adr[26]
.sym 8039 adr[9]
.sym 8120 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 8121 $abc$8827$new_n1107_
.sym 8122 servant.cpu.cpu.state.ibus_cyc
.sym 8123 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 8124 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 8125 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 8131 servant.mdu_rs1[0]
.sym 8135 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 8139 recieve
.sym 8141 servant.cpu.cpu.bufreg_en
.sym 8144 recieve
.sym 8146 servant.cpu.cpu.bufreg_en
.sym 8150 from_ble[2]
.sym 8161 from_ble[0]
.sym 8166 from_ble[3]
.sym 8169 from_ble[2]
.sym 8170 recieve
.sym 8171 clock_gen.pll.rst_reg[0]
.sym 8172 servant.cpu.cpu.cnt_done
.sym 8173 from_ble[1]
.sym 8174 wb_mem_dat[3]
.sym 8179 wb_mem_dat[2]
.sym 8180 wb_mem_dat[0]
.sym 8181 clock_gen.pll.rst_reg[1]
.sym 8184 wb_mem_dat[1]
.sym 8187 rx_done
.sym 8188 add
.sym 8194 servant.cpu.cpu.cnt_done
.sym 8196 clock_gen.pll.rst_reg[1]
.sym 8199 recieve
.sym 8201 wb_mem_dat[1]
.sym 8202 from_ble[1]
.sym 8205 rx_done
.sym 8208 add
.sym 8211 recieve
.sym 8213 wb_mem_dat[3]
.sym 8214 from_ble[3]
.sym 8218 recieve
.sym 8226 clock_gen.pll.rst_reg[0]
.sym 8230 from_ble[0]
.sym 8231 wb_mem_dat[0]
.sym 8232 recieve
.sym 8235 wb_mem_dat[2]
.sym 8237 recieve
.sym 8238 from_ble[2]
.sym 8240 wb_clk_$glb_clk
.sym 8246 servant.wb_dbus_ack
.sym 8247 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 8248 servant.cpu.rf_rreq
.sym 8249 wb_mem_ack
.sym 8250 $abc$8827$new_n1079_
.sym 8251 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 8252 servant.wb_timer_rdt[0]
.sym 8253 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 8254 add
.sym 8256 servant.mdu_rs1[30]
.sym 8257 add
.sym 8260 clock_gen.pll.rst_reg[1]
.sym 8264 recieve
.sym 8271 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 8273 wb_mem_dat[2]
.sym 8274 wb_mem_dat[0]
.sym 8277 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 8281 rx_done
.sym 8283 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 8284 recieve
.sym 8285 servant.mdu_rs1[0]
.sym 8288 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 8289 servant.cpu.cpu.cnt_en
.sym 8291 servant.cpu.cpu.cnt_done
.sym 8292 dat[0]
.sym 8294 servant.mdu_rs1[2]
.sym 8295 servant.cpu.cpu.state.misalign_trap_sync
.sym 8296 servant.cpu.cpu.cnt_en
.sym 8297 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 8298 servant.mdu_op[0]
.sym 8299 dat[1]
.sym 8300 servant.mdu_rs1[1]
.sym 8301 recieve
.sym 8302 tx_to_pc.data_index[1]
.sym 8305 tx_to_pc.data_index[0]
.sym 8306 add
.sym 8309 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 8310 tx_to_pc.state[1]
.sym 8311 tx_to_pc.data_index[0]
.sym 8312 tx_to_pc.data_index[2]
.sym 8325 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 8328 clock_gen.pll.rst_reg[1]
.sym 8332 servant.cpu.cpu.bufreg_en
.sym 8333 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 8334 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8343 servant.mdu_rs1[1]
.sym 8344 servant.wb_dbus_we
.sym 8345 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8346 $abc$8827$new_n1519_
.sym 8347 $abc$8827$new_n1560_
.sym 8348 servant.cpu.cpu.cnt_done
.sym 8349 servant.cpu.cpu.state.stage_two_req
.sym 8350 servant.mdu_rs1[2]
.sym 8351 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 8352 servant.cpu.cpu.cnt_en
.sym 8354 servant.mdu_rs1[31]
.sym 8356 servant.cpu.cpu.bufreg_en
.sym 8357 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 8358 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8363 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8365 servant.cpu.cpu.cnt_en
.sym 8368 servant.cpu.cpu.cnt_done
.sym 8370 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8374 $abc$8827$new_n1519_
.sym 8376 servant.cpu.cpu.state.stage_two_req
.sym 8380 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8381 $abc$8827$new_n1560_
.sym 8382 servant.mdu_rs1[2]
.sym 8387 servant.mdu_rs1[1]
.sym 8393 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 8395 clock_gen.pll.rst_reg[1]
.sym 8398 clock_gen.pll.rst_reg[1]
.sym 8399 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8400 servant.wb_dbus_we
.sym 8401 servant.mdu_rs1[31]
.sym 8402 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 8403 i_clk$SB_IO_IN_$glb_clk
.sym 8405 $abc$8827$new_n1560_
.sym 8406 servant.cpu.waddr[8]
.sym 8407 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 8408 servant.cpu.waddr[7]
.sym 8409 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 8410 servant.cpu.rf_wreq
.sym 8411 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8412 $abc$8827$new_n1519_
.sym 8415 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 8418 servant.wb_timer_rdt[0]
.sym 8419 servant.mdu_rs1[0]
.sym 8421 servant.wb_ibus_ack
.sym 8424 servant.wb_dbus_ack
.sym 8429 cyc
.sym 8430 servant.wb_dbus_we
.sym 8432 servant.cpu.rf_wreq
.sym 8433 we
.sym 8434 servant.cpu.raddr[3]
.sym 8435 servant.cpu.cpu.mem_if.dat_valid
.sym 8436 servant.mdu_op[1]
.sym 8437 servant.cpu.raddr[0]
.sym 8438 servant.cpu.cpu.decode.opcode[2]
.sym 8439 servant.cpu.cpu.bufreg_en
.sym 8440 servant.mdu_rs1[31]
.sym 8446 servant.cpu.cpu.rd_addr[2]
.sym 8447 servant.mdu_rs1[31]
.sym 8449 servant.cpu.cpu.decode.opcode[2]
.sym 8450 recieve
.sym 8451 servant.mdu_rs1[0]
.sym 8452 servant.mdu_op[1]
.sym 8454 servant.wb_dbus_we
.sym 8455 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 8456 servant.cpu.cpu.cnt_en
.sym 8457 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8458 servant.mdu_rs1[1]
.sym 8460 servant.cpu.waddr[9]
.sym 8461 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 8464 servant.mdu_op[0]
.sym 8467 servant.mdu_rs1[30]
.sym 8471 servant.cpu.cpu.branch_op
.sym 8472 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 8473 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8476 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8477 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8479 servant.cpu.cpu.rd_addr[2]
.sym 8482 servant.cpu.waddr[9]
.sym 8485 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8486 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8487 servant.cpu.cpu.cnt_en
.sym 8488 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 8491 servant.mdu_op[1]
.sym 8492 servant.mdu_rs1[1]
.sym 8494 servant.mdu_rs1[0]
.sym 8497 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 8498 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8503 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8504 servant.mdu_rs1[31]
.sym 8505 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 8506 servant.mdu_rs1[30]
.sym 8509 servant.cpu.cpu.decode.opcode[2]
.sym 8510 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8511 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8512 servant.cpu.cpu.branch_op
.sym 8515 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 8518 servant.wb_dbus_we
.sym 8521 servant.mdu_rs1[0]
.sym 8522 servant.mdu_op[0]
.sym 8523 servant.mdu_rs1[1]
.sym 8524 servant.mdu_op[1]
.sym 8526 wb_clk_$glb_clk
.sym 8527 recieve
.sym 8530 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 8531 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 8532 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 8533 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 8534 wb_mem_dat[1]
.sym 8535 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 8538 $abc$8827$new_n1674_
.sym 8539 recieve
.sym 8541 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8544 servant.cpu.cpu.bufreg_en
.sym 8545 servant.cpu.cpu.rd_addr[4]
.sym 8546 servant.cpu.cpu.state.misalign_trap_sync
.sym 8547 $abc$8827$new_n1560_
.sym 8548 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8552 wb_mem_dat[0]
.sym 8553 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 8554 servant.cpu.cpu.new_irq
.sym 8555 servant.mdu_rs1[0]
.sym 8556 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 8557 recieve
.sym 8558 servant.mdu_rs1[0]
.sym 8559 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8560 servant.cpu.raddr[1]
.sym 8561 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8562 tx_to_pc.state[0]
.sym 8563 servant.cpu.cpu.rd_addr[3]
.sym 8570 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8571 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 8573 servant.cpu.rf_ram_if.wcnt[0]
.sym 8574 $PACKER_VCC_NET
.sym 8575 servant.cpu.raddr[2]
.sym 8578 servant.cpu.cpu.csr.timer_irq_r
.sym 8581 servant.cpu.cpu.csr.timer_irq
.sym 8582 $PACKER_VCC_NET
.sym 8583 servant.cpu.rf_ram_if.rcnt[0]
.sym 8586 servant.cpu.raddr[1]
.sym 8594 servant.cpu.raddr[3]
.sym 8597 servant.cpu.raddr[0]
.sym 8598 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 8599 servant.cpu.cpu.branch_op
.sym 8601 $nextpnr_ICESTORM_LC_18$O
.sym 8603 servant.cpu.rf_ram_if.rcnt[0]
.sym 8607 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 8610 servant.cpu.raddr[0]
.sym 8613 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 8615 servant.cpu.raddr[1]
.sym 8616 $PACKER_VCC_NET
.sym 8617 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 8619 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 8621 servant.cpu.raddr[2]
.sym 8622 $PACKER_VCC_NET
.sym 8623 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 8626 servant.cpu.raddr[3]
.sym 8628 $PACKER_VCC_NET
.sym 8629 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 8634 servant.cpu.cpu.csr.timer_irq
.sym 8635 servant.cpu.cpu.csr.timer_irq_r
.sym 8638 servant.cpu.rf_ram_if.wcnt[0]
.sym 8639 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8644 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8646 servant.cpu.cpu.branch_op
.sym 8647 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 8648 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 8649 i_clk$SB_IO_IN_$glb_clk
.sym 8650 wb_rst_$glb_sr
.sym 8651 servant.wb_dbus_we
.sym 8652 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 8653 $abc$8827$new_n1823_
.sym 8654 servant.mdu_op[1]
.sym 8655 servant.cpu.cpu.decode.opcode[2]
.sym 8656 $abc$8827$new_n1279_
.sym 8657 servant.cpu.cpu.branch_op
.sym 8658 servant.cpu.cpu.decode.opcode[0]
.sym 8661 servant.cpu.cpu.bufreg_en
.sym 8662 dat[23]
.sym 8664 wb_mem_dat[1]
.sym 8665 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 8668 servant.cpu.waddr[0]
.sym 8671 servant.cpu.rf_ram_if.rcnt[0]
.sym 8675 $abc$8827$new_n1514_
.sym 8676 adr[3]
.sym 8677 servant.mdu_rs1[2]
.sym 8678 dat[1]
.sym 8679 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 8680 servant.cpu.cpu.branch_op
.sym 8681 servant.mdu_op[0]
.sym 8682 servant.cpu.cpu.bufreg_sh_signed
.sym 8683 servant.mdu_op[2]
.sym 8684 servant.cpu.cpu.cnt_en
.sym 8685 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8686 servant.cpu.cpu.cnt_done
.sym 8693 servant.cpu.cpu.cnt_done
.sym 8694 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 8697 servant.cpu.cpu.new_irq
.sym 8698 servant.cpu.cpu.state.misalign_trap_sync
.sym 8699 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8701 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8705 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 8706 $abc$8827$ram.we[2]_new_
.sym 8708 $abc$8827$new_n1135_
.sym 8710 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8711 servant.mdu_op[1]
.sym 8712 servant.cpu.cpu.decode.opcode[2]
.sym 8713 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8714 servant.cpu.cpu.branch_op
.sym 8715 servant.cpu.cpu.decode.opcode[0]
.sym 8717 servant.mdu_op[0]
.sym 8718 servant.cpu.cpu.mem_bytecnt[1]
.sym 8719 servant.cpu.cpu.mem_bytecnt[0]
.sym 8720 servant.cpu.cpu.csr.mstatus_mie
.sym 8722 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 8725 servant.cpu.cpu.decode.opcode[2]
.sym 8726 servant.cpu.cpu.decode.opcode[0]
.sym 8727 servant.cpu.cpu.branch_op
.sym 8731 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8732 servant.cpu.cpu.state.misalign_trap_sync
.sym 8733 servant.cpu.cpu.new_irq
.sym 8734 $abc$8827$new_n1135_
.sym 8737 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8738 servant.cpu.cpu.cnt_done
.sym 8743 servant.cpu.cpu.mem_bytecnt[1]
.sym 8744 servant.mdu_op[0]
.sym 8745 servant.mdu_op[1]
.sym 8746 servant.cpu.cpu.mem_bytecnt[0]
.sym 8750 servant.cpu.cpu.csr.mstatus_mie
.sym 8755 $abc$8827$ram.we[2]_new_
.sym 8757 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8761 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 8763 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 8767 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 8768 servant.cpu.cpu.branch_op
.sym 8769 servant.cpu.cpu.decode.opcode[0]
.sym 8770 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8771 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8772 i_clk$SB_IO_IN_$glb_clk
.sym 8774 $abc$8827$new_n1135_
.sym 8775 servant.mdu_op[0]
.sym 8776 servant.mdu_op[2]
.sym 8777 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 8778 servant.cpu.raddr[5]
.sym 8779 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8780 $abc$8827$new_n1514_
.sym 8781 servant.cpu.cpu.bufreg2_q
.sym 8788 wb_mem_rdt[13]
.sym 8790 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 8792 wb_mem_rdt[6]
.sym 8798 servant.cpu.raddr[9]
.sym 8799 servant.cpu.raddr[5]
.sym 8800 wb_mem_rdt[12]
.sym 8801 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 8802 tx_to_pc.state[1]
.sym 8803 add
.sym 8805 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 8806 servant.mdu_rs1[1]
.sym 8807 recieve
.sym 8808 servant.cpu.cpu.decode.opcode[0]
.sym 8809 servant.mdu_op[0]
.sym 8815 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 8816 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 8818 servant.cpu.cpu.mem_if.dat_valid
.sym 8819 servant.cpu.cpu.decode.opcode[2]
.sym 8821 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 8822 servant.cpu.cpu.decode.opcode[0]
.sym 8823 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 8824 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8826 servant.mdu_op[1]
.sym 8828 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 8829 tx_to_pc.state[1]
.sym 8830 $abc$8827$new_n2040_
.sym 8831 $abc$8827$ram.we[3]_new_
.sym 8832 servant.mdu_op[0]
.sym 8834 tx_to_pc.state[0]
.sym 8835 $PACKER_VCC_NET
.sym 8836 tx_to_pc.clock_count[0]
.sym 8838 servant.cpu.cpu.bufreg2_q
.sym 8841 servant.mdu_op[2]
.sym 8842 $abc$8827$new_n2039_
.sym 8848 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 8849 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 8856 tx_to_pc.clock_count[0]
.sym 8857 $PACKER_VCC_NET
.sym 8860 $abc$8827$ram.we[3]_new_
.sym 8862 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8866 servant.cpu.cpu.mem_if.dat_valid
.sym 8867 servant.cpu.cpu.decode.opcode[2]
.sym 8868 servant.cpu.cpu.bufreg2_q
.sym 8869 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 8872 $abc$8827$new_n2040_
.sym 8874 $abc$8827$new_n2039_
.sym 8875 servant.cpu.cpu.decode.opcode[0]
.sym 8879 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 8880 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 8884 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 8885 tx_to_pc.state[1]
.sym 8887 tx_to_pc.state[0]
.sym 8890 servant.mdu_op[2]
.sym 8892 servant.mdu_op[0]
.sym 8893 servant.mdu_op[1]
.sym 8895 i_clk$SB_IO_IN_$glb_clk
.sym 8896 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 8897 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8898 servant.cpu.waddr[4]
.sym 8899 servant.cpu.cpu.decode.op21
.sym 8900 servant.cpu.cpu.bufreg_sh_signed
.sym 8901 $abc$8827$new_n1968_
.sym 8902 $abc$8827$new_n1300_
.sym 8903 servant.cpu.raddr[9]
.sym 8904 servant.cpu.raddr[4]
.sym 8909 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 8910 wb_mem_dat[16]
.sym 8912 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 8913 dat[27]
.sym 8917 dat[24]
.sym 8918 servant.mdu_op[0]
.sym 8920 dat[28]
.sym 8921 we
.sym 8922 adr[6]
.sym 8923 servant.cpu.cpu.mem_if.dat_valid
.sym 8924 servant.cpu.cpu.alu_cmp
.sym 8925 servant.cpu.rf_wreq
.sym 8926 cyc
.sym 8927 servant.mdu_rs1[31]
.sym 8928 servant.cpu.raddr[0]
.sym 8929 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 8930 servant.cpu.raddr[3]
.sym 8931 servant.cpu.cpu.bufreg2_q
.sym 8932 servant.cpu.rreg0[0]
.sym 8938 servant.cpu.cpu.bufreg2_q
.sym 8941 servant.cpu.cpu.mem_if.signbit
.sym 8943 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8944 $abc$8827$new_n1514_
.sym 8945 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 8948 servant.mdu_op[2]
.sym 8949 servant.cpu.cpu.mem_if.dat_valid
.sym 8950 $abc$8827$new_n1513_
.sym 8951 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 8953 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8956 servant.cpu.cpu.cnt_done
.sym 8957 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8963 servant.cpu.cpu.immdec.imm31
.sym 8964 servant.cpu.cpu.decode.op21
.sym 8965 servant.cpu.cpu.decode.op26
.sym 8967 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8971 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8972 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8973 servant.cpu.cpu.decode.op26
.sym 8977 $abc$8827$new_n1513_
.sym 8980 $abc$8827$new_n1514_
.sym 8984 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 8985 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 8990 servant.cpu.cpu.bufreg2_q
.sym 8995 servant.cpu.cpu.cnt_done
.sym 8996 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8997 servant.cpu.cpu.immdec.imm31
.sym 8998 servant.mdu_op[2]
.sym 9001 servant.cpu.cpu.decode.op21
.sym 9002 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 9003 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 9008 servant.cpu.cpu.mem_if.signbit
.sym 9010 servant.mdu_op[2]
.sym 9013 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 9014 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 9017 servant.cpu.cpu.mem_if.dat_valid
.sym 9018 i_clk$SB_IO_IN_$glb_clk
.sym 9020 wb_mem_rdt[30]
.sym 9021 servant.cpu.cpu.immdec.imm31
.sym 9022 servant.cpu.waddr[0]
.sym 9023 servant.cpu.cpu.decode.op26
.sym 9024 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 9025 servant.cpu.cpu.decode.op22
.sym 9026 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 9027 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 9029 servant.mdu_rs1[0]
.sym 9034 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 9035 servant.cpu.cpu.rs2_addr[4]
.sym 9038 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 9039 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 9042 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 9045 adr[8]
.sym 9046 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9048 adr[2]
.sym 9052 servant.cpu.raddr[1]
.sym 9053 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9054 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 9055 servant.cpu.cpu.rd_addr[3]
.sym 9064 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 9065 $abc$8827$ram.we[2]_new_
.sym 9066 $abc$8827$new_n1300_
.sym 9067 servant.cpu.rf_ram.rdata[0]
.sym 9068 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9071 servant.cpu.rf_ram_if.rcnt[0]
.sym 9072 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 9074 servant.cpu.rf_ram_if.rdata0[1]
.sym 9075 servant.cpu.raddr[9]
.sym 9076 servant.cpu.raddr[4]
.sym 9078 sel[2]
.sym 9079 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 9083 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 9084 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 9086 $abc$8827$ram.we[3]_new_
.sym 9087 servant.cpu.rf_ram.regzero
.sym 9094 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 9095 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9103 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 9106 servant.cpu.raddr[4]
.sym 9107 $abc$8827$new_n1300_
.sym 9109 servant.cpu.raddr[9]
.sym 9114 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9115 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 9119 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 9121 sel[2]
.sym 9125 $abc$8827$ram.we[3]_new_
.sym 9126 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 9130 servant.cpu.rf_ram_if.rdata0[1]
.sym 9131 servant.cpu.rf_ram.regzero
.sym 9132 servant.cpu.rf_ram.rdata[0]
.sym 9133 servant.cpu.rf_ram_if.rcnt[0]
.sym 9136 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 9137 $abc$8827$ram.we[2]_new_
.sym 9141 i_clk$SB_IO_IN_$glb_clk
.sym 9143 wb_mem_rdt[26]
.sym 9144 $abc$8827$ram.we[3]_new_
.sym 9145 servant.cpu.raddr[1]
.sym 9146 servant.cpu.raddr[0]
.sym 9147 servant.cpu.raddr[3]
.sym 9148 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 9149 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 9150 wb_mem_rdt[31]
.sym 9155 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 9157 servant.cpu.cpu.rd_addr[3]
.sym 9158 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 9159 servant.cpu.rf_ram_if.rcnt[0]
.sym 9161 servant.cpu.cpu.rd_addr[2]
.sym 9163 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 9165 servant.mdu_rs1[31]
.sym 9166 servant.cpu.waddr[0]
.sym 9167 $abc$8827$new_n1697_
.sym 9168 adr[3]
.sym 9169 servant.mdu_rs1[2]
.sym 9170 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 9171 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 9172 $abc$8827$ram.we[2]_new_
.sym 9174 servant.cpu.cpu.bufreg_sh_signed
.sym 9175 my_adr[0]
.sym 9176 adr[2]
.sym 9177 servant.cpu.cpu.cnt_en
.sym 9178 $abc$8827$ram.we[3]_new_
.sym 9185 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 9186 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 9187 servant.mdu_rs1[2]
.sym 9188 $abc$8827$ram.we[2]_new_
.sym 9190 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9197 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 9199 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9201 $abc$8827$ram.we[3]_new_
.sym 9203 servant.wb_ibus_adr[2]
.sym 9204 servant.cpu.rdata[1]
.sym 9206 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9208 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 9210 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9211 servant.cpu.rf_ram_if.rtrig1
.sym 9212 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 9213 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9215 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 9217 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9218 servant.wb_ibus_adr[2]
.sym 9220 servant.mdu_rs1[2]
.sym 9223 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 9224 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9225 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9226 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 9229 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 9231 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9235 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 9238 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9241 $abc$8827$ram.we[2]_new_
.sym 9243 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9247 $abc$8827$ram.we[3]_new_
.sym 9248 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9255 servant.cpu.rdata[1]
.sym 9261 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 9262 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 9263 servant.cpu.rf_ram_if.rtrig1
.sym 9264 i_clk$SB_IO_IN_$glb_clk
.sym 9266 $abc$8827$new_n1288_
.sym 9267 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 9268 adr[1]
.sym 9269 $abc$8827$new_n1289_
.sym 9270 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 9271 adr[0]
.sym 9272 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 9273 adr[4]
.sym 9277 $abc$8827$new_n1478_
.sym 9279 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 9281 servant.cpu.raddr[0]
.sym 9283 servant.cpu.rf_ram_if.rdata0[1]
.sym 9285 dat[22]
.sym 9288 $abc$8827$new_n2045_
.sym 9289 servant.cpu.raddr[1]
.sym 9290 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 9291 servant.mdu_rs1[1]
.sym 9292 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 9293 servant.mdu_rs1[31]
.sym 9294 adr[3]
.sym 9295 $abc$8827$new_n1466_
.sym 9296 add
.sym 9297 adr[4]
.sym 9298 servant.mdu_rs1[5]
.sym 9299 recieve
.sym 9300 recieve
.sym 9301 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 9307 $abc$8827$new_n1675_
.sym 9308 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9309 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 9310 $abc$8827$new_n1489_
.sym 9311 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 9313 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9314 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 9315 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 9316 $abc$8827$ram.we[3]_new_
.sym 9317 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 9318 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 9321 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9322 my_adr[2]
.sym 9323 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 9324 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9325 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 9326 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 9327 $abc$8827$new_n1490_
.sym 9330 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9331 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 9332 my_adr[3]
.sym 9333 $abc$8827$new_n1674_
.sym 9334 recieve
.sym 9335 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 9337 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 9340 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 9341 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 9342 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9343 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9346 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9347 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 9348 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 9352 recieve
.sym 9354 my_adr[2]
.sym 9355 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 9358 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9360 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 9364 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 9365 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 9366 $abc$8827$new_n1490_
.sym 9367 $abc$8827$new_n1489_
.sym 9370 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 9371 $abc$8827$ram.we[3]_new_
.sym 9376 recieve
.sym 9378 my_adr[3]
.sym 9379 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 9382 $abc$8827$new_n1674_
.sym 9383 $abc$8827$new_n1675_
.sym 9384 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 9385 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 9387 wb_clk_$glb_clk
.sym 9389 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 9390 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 9391 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 9392 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 9393 servant.cpu.cpu.alu.cmp_r
.sym 9394 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 9395 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 9396 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 9401 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 9403 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9404 dat[28]
.sym 9405 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 9406 $abc$8827$new_n1489_
.sym 9407 tx_to_ble.data_index[2]
.sym 9408 tx_to_ble.data_index[1]
.sym 9409 tx_to_ble.data_index[0]
.sym 9411 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 9412 wb_mem_dat[3]
.sym 9413 my_adr[7]
.sym 9414 adr[2]
.sym 9416 servant.wb_ibus_adr[1]
.sym 9417 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 9418 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 9419 servant.mdu_rs1[31]
.sym 9420 servant.mdu_rs1[30]
.sym 9421 adr[6]
.sym 9422 adr[3]
.sym 9423 my_adr[4]
.sym 9424 servant.cpu.cpu.alu_cmp
.sym 9430 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9433 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 9434 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 9435 $abc$8827$new_n1560_
.sym 9436 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 9439 servant.mdu_rs1[3]
.sym 9440 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 9441 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9442 $abc$8827$ram.we[2]_new_
.sym 9443 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 9444 servant.cpu.cpu.bufreg_sh_signed
.sym 9448 servant.cpu.cpu.bufreg_en
.sym 9449 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 9450 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9452 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9453 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 9458 servant.mdu_rs1[5]
.sym 9460 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 9461 servant.mdu_rs1[31]
.sym 9463 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9464 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 9465 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9466 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 9470 servant.mdu_rs1[3]
.sym 9478 servant.mdu_rs1[5]
.sym 9481 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 9484 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 9487 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9488 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 9494 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9496 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 9500 $abc$8827$ram.we[2]_new_
.sym 9502 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 9505 servant.cpu.cpu.bufreg_sh_signed
.sym 9506 servant.mdu_rs1[31]
.sym 9507 $abc$8827$new_n1560_
.sym 9508 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 9509 servant.cpu.cpu.bufreg_en
.sym 9510 i_clk$SB_IO_IN_$glb_clk
.sym 9512 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 9513 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 9514 adr[6]
.sym 9515 adr[5]
.sym 9516 adr[8]
.sym 9517 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 9518 adr[7]
.sym 9519 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 9524 servant.cpu.cpu.bufreg_en
.sym 9525 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 9526 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9528 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 9529 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 9531 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 9533 adr[9]
.sym 9534 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9535 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 9536 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9537 adr[8]
.sym 9540 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 9541 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 9542 servant.mdu_rs1[16]
.sym 9543 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 9544 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9545 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9546 servant.mdu_rs1[30]
.sym 9547 my_adr[1]
.sym 9553 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 9554 $abc$8827$new_n1649_
.sym 9555 servant.cpu.cpu.bufreg_en
.sym 9556 my_adr[1]
.sym 9557 $abc$8827$new_n1650_
.sym 9558 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 9559 $abc$8827$new_n1635_
.sym 9560 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 9561 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 9562 $abc$8827$new_n1636_
.sym 9564 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 9565 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9566 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[61]_new_
.sym 9568 servant.mdu_rs1[31]
.sym 9570 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9571 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 9574 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9575 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 9578 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9579 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 9580 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 9586 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 9587 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9588 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 9589 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9595 servant.mdu_rs1[31]
.sym 9598 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 9600 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9604 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 9605 $abc$8827$new_n1635_
.sym 9606 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 9607 $abc$8827$new_n1636_
.sym 9613 my_adr[1]
.sym 9616 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 9617 $abc$8827$new_n1650_
.sym 9618 $abc$8827$new_n1649_
.sym 9619 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[61]_new_
.sym 9622 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 9623 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 9625 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9628 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 9631 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9632 servant.cpu.cpu.bufreg_en
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9635 $abc$8827$new_n1688_
.sym 9636 $abc$8827$new_n1621_
.sym 9637 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 9638 $abc$8827$new_n1682_
.sym 9639 $abc$8827$new_n1465_
.sym 9640 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 9641 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 9642 $abc$8827$new_n1627_
.sym 9645 servant.cpu.cpu.bufreg_en
.sym 9647 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 9648 adr[7]
.sym 9650 adr[5]
.sym 9651 servant.mdu_rs1[30]
.sym 9652 servant.mdu_rs1[31]
.sym 9655 $abc$8827$new_n1460_
.sym 9656 wb_mem_dat[25]
.sym 9657 $PACKER_VCC_NET
.sym 9658 adr[6]
.sym 9659 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9663 adr[8]
.sym 9664 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9665 $abc$8827$ram.we[2]_new_
.sym 9666 $abc$8827$ram.we[3]_new_
.sym 9667 adr[7]
.sym 9670 $abc$8827$ram.we[3]_new_
.sym 9676 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 9677 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9678 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 9679 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9680 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 9681 $abc$8827$ram.we[2]_new_
.sym 9682 $abc$8827$ram.we[3]_new_
.sym 9686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 9689 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 9690 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 9694 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9696 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9702 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 9703 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 9704 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9705 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 9706 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 9707 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 9710 $abc$8827$ram.we[2]_new_
.sym 9712 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9715 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9716 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 9717 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9718 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 9721 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9722 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 9723 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9724 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 9728 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 9733 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9734 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 9735 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9736 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 9739 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9742 $abc$8827$ram.we[3]_new_
.sym 9745 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 9746 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9747 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 9748 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9752 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 9754 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 9755 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 9756 wb_clk_$glb_clk
.sym 9757 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 9758 $abc$8827$new_n1483_
.sym 9759 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 9760 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 9761 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 9762 my_adr[22]
.sym 9763 servant.wb_ibus_adr[5]
.sym 9764 servant.wb_ibus_adr[6]
.sym 9765 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 9766 add
.sym 9771 recieve
.sym 9773 dat[22]
.sym 9776 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 9777 dat[22]
.sym 9778 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 9781 adr[9]
.sym 9782 servant.mdu_rs1[5]
.sym 9783 servant.wb_ibus_adr[31]
.sym 9785 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 9787 servant.mdu_rs1[22]
.sym 9789 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9790 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9791 servant.mdu_rs1[7]
.sym 9793 dat[24]
.sym 9800 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9801 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 9803 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 9805 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 9806 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 9808 servant.mdu_rs1[6]
.sym 9809 servant.mdu_rs1[17]
.sym 9810 servant.cpu.cpu.bufreg_en
.sym 9812 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9813 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 9814 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9815 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 9816 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9819 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 9820 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 9822 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 9824 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9826 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 9830 $abc$8827$ram.we[3]_new_
.sym 9832 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9833 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9834 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 9835 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 9838 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9839 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 9840 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 9841 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9844 $abc$8827$ram.we[3]_new_
.sym 9846 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9850 servant.mdu_rs1[17]
.sym 9856 servant.mdu_rs1[6]
.sym 9862 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9863 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 9864 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 9865 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9868 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9869 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9870 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 9871 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 9874 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9875 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 9876 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9877 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 9878 servant.cpu.cpu.bufreg_en
.sym 9879 i_clk$SB_IO_IN_$glb_clk
.sym 9881 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 9882 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 9883 servant.wb_ibus_adr[18]
.sym 9884 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 9885 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 9886 my_adr[23]
.sym 9887 servant.wb_ibus_adr[17]
.sym 9888 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 9890 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9893 $abc$8827$new_n1614_
.sym 9895 my_adr[10]
.sym 9896 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 9899 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 9900 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9901 dat[24]
.sym 9902 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9903 dat[23]
.sym 9904 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 9906 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 9909 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 9914 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 9924 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 9926 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 9929 servant.mdu_rs1[20]
.sym 9931 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9932 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9933 servant.mdu_rs1[21]
.sym 9937 $abc$8827$ram.we[2]_new_
.sym 9938 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 9939 servant.mdu_rs1[19]
.sym 9940 servant.cpu.cpu.bufreg_en
.sym 9945 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 9946 servant.mdu_rs1[18]
.sym 9947 servant.mdu_rs1[22]
.sym 9949 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9958 servant.mdu_rs1[19]
.sym 9963 servant.mdu_rs1[20]
.sym 9968 servant.mdu_rs1[18]
.sym 9974 servant.mdu_rs1[22]
.sym 9979 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9981 $abc$8827$ram.we[2]_new_
.sym 9986 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 9988 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 9991 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9992 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 9993 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 9994 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9998 servant.mdu_rs1[21]
.sym 10001 servant.cpu.cpu.bufreg_en
.sym 10002 i_clk$SB_IO_IN_$glb_clk
.sym 10004 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 10005 servant.wb_ibus_adr[19]
.sym 10006 servant.wb_ibus_adr[9]
.sym 10007 servant.wb_ibus_adr[7]
.sym 10008 servant.wb_ibus_adr[20]
.sym 10009 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 10010 servant.wb_ibus_adr[8]
.sym 10011 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 10012 recieve
.sym 10017 dat[19]
.sym 10018 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 10019 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 10021 dat[27]
.sym 10022 servant.mdu_rs1[17]
.sym 10024 adr[9]
.sym 10025 dat[28]
.sym 10027 dat[22]
.sym 10055 servant.wb_ibus_adr[25]
.sym 10057 my_adr[26]
.sym 10058 servant.wb_ibus_adr[24]
.sym 10062 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10064 servant.wb_ibus_adr[22]
.sym 10066 servant.mdu_rs1[24]
.sym 10068 servant.mdu_rs1[23]
.sym 10070 servant.mdu_rs1[22]
.sym 10076 servant.wb_ibus_adr[23]
.sym 10079 servant.wb_ibus_adr[22]
.sym 10084 my_adr[26]
.sym 10091 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10092 servant.mdu_rs1[22]
.sym 10093 servant.wb_ibus_adr[22]
.sym 10097 servant.wb_ibus_adr[23]
.sym 10102 servant.wb_ibus_adr[24]
.sym 10103 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10105 servant.mdu_rs1[24]
.sym 10110 servant.wb_ibus_adr[25]
.sym 10115 servant.mdu_rs1[23]
.sym 10116 servant.wb_ibus_adr[23]
.sym 10117 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10121 servant.wb_ibus_adr[24]
.sym 10124 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 10125 i_clk$SB_IO_IN_$glb_clk
.sym 10126 wb_rst_$glb_sr
.sym 10131 dat[23]
.sym 10137 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 10138 dat[21]
.sym 10139 servant.wb_ibus_adr[25]
.sym 10140 servant.mdu_rs1[9]
.sym 10141 my_adr[25]
.sym 10142 servant.mdu_rs1[8]
.sym 10145 dat[23]
.sym 10146 dat[18]
.sym 10152 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 10226 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 10227 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 10228 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 10229 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 10230 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 10231 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 10232 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 10233 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 10241 servant.mdu_op[2]
.sym 10242 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 10243 wb_mem_dat[5]
.sym 10245 servant.wb_dbus_ack
.sym 10248 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10250 servant.cpu.rf_rreq
.sym 10253 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10261 rx_done
.sym 10273 clock_gen.pll.rst_reg[1]
.sym 10276 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 10279 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 10284 tx_to_pc.data_index[0]
.sym 10285 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10289 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 10290 tx_to_pc.data_index[1]
.sym 10291 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 10292 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 10294 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 10295 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 10297 servant.wb_ibus_ack
.sym 10298 tx_to_pc.data_index[0]
.sym 10299 tx_to_pc.data_index[2]
.sym 10300 $nextpnr_ICESTORM_LC_16$O
.sym 10303 tx_to_pc.data_index[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 10308 tx_to_pc.data_index[1]
.sym 10315 tx_to_pc.data_index[2]
.sym 10316 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 10319 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 10320 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 10321 tx_to_pc.data_index[0]
.sym 10322 tx_to_pc.data_index[1]
.sym 10328 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 10331 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10333 clock_gen.pll.rst_reg[1]
.sym 10337 servant.wb_ibus_ack
.sym 10338 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 10343 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 10344 tx_to_pc.data_index[2]
.sym 10345 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 10347 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10352 wb_clk
.sym 10354 $abc$8827$new_n1724_
.sym 10355 servant.cpu.cpu.bufreg.c_r
.sym 10356 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 10357 tx_to_pc.state[0]
.sym 10358 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 10359 servant.wb_ibus_ack
.sym 10360 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 10361 $abc$8827$new_n1104_
.sym 10365 $abc$8827$new_n1688_
.sym 10372 q$SB_IO_OUT
.sym 10373 $PACKER_GND_NET
.sym 10374 wb_mem_dat[2]
.sym 10381 data_to[7]
.sym 10387 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 10389 tx_to_pc.state[0]
.sym 10395 servant.wb_timer_rdt[0]
.sym 10401 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 10403 $PACKER_VCC_NET
.sym 10404 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10405 data_to[4]
.sym 10408 tx_to_pc.data_index[0]
.sym 10409 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 10411 servant.wb_ibus_ack
.sym 10413 tx_to_pc.data_index[2]
.sym 10414 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 10415 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 10416 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 10417 servant.wb_dbus_ack
.sym 10419 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10433 servant.cpu.cpu.state.misalign_trap_sync
.sym 10435 servant.cpu.cpu.state.ibus_cyc
.sym 10439 servant.wb_dbus_ack
.sym 10441 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 10442 wb_mem_ack
.sym 10443 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 10445 servant.wb_timer_rdt[0]
.sym 10447 tx_to_pc.state[1]
.sym 10449 tx_to_pc.data_index[2]
.sym 10450 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10452 clock_gen.pll.rst_reg[1]
.sym 10454 servant.cpu.cpu.state.stage_two_req
.sym 10455 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 10457 $PACKER_VCC_NET
.sym 10458 tx_to_pc.state[0]
.sym 10459 cyc
.sym 10460 servant.wb_ibus_ack
.sym 10465 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10467 servant.wb_dbus_ack
.sym 10470 clock_gen.pll.rst_reg[1]
.sym 10473 servant.cpu.cpu.state.ibus_cyc
.sym 10476 servant.wb_ibus_ack
.sym 10478 servant.cpu.cpu.state.misalign_trap_sync
.sym 10479 servant.cpu.cpu.state.stage_two_req
.sym 10482 cyc
.sym 10483 wb_mem_ack
.sym 10488 tx_to_pc.state[0]
.sym 10489 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 10490 tx_to_pc.state[1]
.sym 10495 tx_to_pc.state[0]
.sym 10496 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 10497 tx_to_pc.state[1]
.sym 10501 servant.wb_timer_rdt[0]
.sym 10503 $PACKER_VCC_NET
.sym 10506 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 10508 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 10509 tx_to_pc.data_index[2]
.sym 10511 i_clk$SB_IO_IN_$glb_clk
.sym 10512 wb_rst_$glb_sr
.sym 10513 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 10514 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10515 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 10516 servant.cpu.rreg0[3]
.sym 10517 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10518 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 10519 servant.cpu.rreg0[4]
.sym 10520 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 10521 adr[6]
.sym 10524 adr[6]
.sym 10525 servant.wb_dbus_ack
.sym 10526 wb_mem_dat[0]
.sym 10528 tx_to_pc.state[0]
.sym 10530 servant.cpu.cpu.cnt_done
.sym 10531 servant.cpu.rf_rreq
.sym 10532 tx_to_pc.data_index[1]
.sym 10533 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 10535 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 10536 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 10537 servant.wb_dbus_we
.sym 10538 wb_mem_dat[1]
.sym 10539 data_to[7]
.sym 10540 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 10542 dat[0]
.sym 10543 servant.wb_ibus_ack
.sym 10544 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 10545 $PACKER_VCC_NET
.sym 10546 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 10555 servant.cpu.cpu.state.misalign_trap_sync
.sym 10556 servant.mdu_op[2]
.sym 10558 servant.cpu.cpu.cnt_en
.sym 10559 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10560 servant.cpu.cpu.rd_addr[4]
.sym 10561 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 10563 servant.cpu.cpu.bufreg.c_r
.sym 10566 $abc$8827$new_n1079_
.sym 10567 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 10568 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 10570 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10571 data_to[4]
.sym 10572 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 10573 data_to[0]
.sym 10574 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 10575 wb_mem_dat[5]
.sym 10576 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10577 servant.cpu.cpu.state.init_done
.sym 10579 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 10581 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 10583 servant.cpu.cpu.new_irq
.sym 10584 servant.cpu.waddr[9]
.sym 10585 servant.cpu.cpu.rd_addr[3]
.sym 10587 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 10588 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 10589 servant.cpu.cpu.bufreg.c_r
.sym 10590 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 10593 servant.cpu.waddr[9]
.sym 10594 servant.cpu.cpu.rd_addr[4]
.sym 10599 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 10600 data_to[0]
.sym 10601 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 10602 $abc$8827$new_n1079_
.sym 10606 servant.cpu.cpu.rd_addr[3]
.sym 10607 servant.cpu.waddr[9]
.sym 10611 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 10612 $abc$8827$new_n1079_
.sym 10613 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 10614 data_to[4]
.sym 10617 servant.cpu.cpu.state.misalign_trap_sync
.sym 10618 servant.cpu.cpu.cnt_en
.sym 10619 servant.cpu.cpu.state.init_done
.sym 10620 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10623 servant.cpu.cpu.new_irq
.sym 10624 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10626 servant.cpu.cpu.state.init_done
.sym 10629 servant.cpu.cpu.state.init_done
.sym 10630 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10631 wb_mem_dat[5]
.sym 10632 servant.mdu_op[2]
.sym 10633 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10636 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 10637 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 10638 $abc$8827$new_n1524_
.sym 10639 data_to[0]
.sym 10640 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 10641 $abc$8827$new_n1822_
.sym 10642 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10643 data_to[7]
.sym 10646 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10648 adr[3]
.sym 10649 wb_mem_dat[0]
.sym 10651 dat[1]
.sym 10652 servant.mdu_op[2]
.sym 10654 servant.cpu.cpu.cnt_en
.sym 10655 dat[0]
.sym 10659 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 10660 $abc$8827$new_n1135_
.sym 10661 servant.cpu.cpu.branch_op
.sym 10662 wb_mem_rdt[2]
.sym 10664 servant.mdu_rs1[1]
.sym 10665 servant.wb_dbus_we
.sym 10667 dat[5]
.sym 10668 wb_mem_rdt[14]
.sym 10669 dat[7]
.sym 10671 pc_active
.sym 10677 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10678 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10680 servant.cpu.rf_ram_if.rcnt[0]
.sym 10681 servant.cpu.raddr[0]
.sym 10683 servant.cpu.cpu.branch_op
.sym 10684 servant.cpu.cpu.decode.opcode[0]
.sym 10685 servant.cpu.raddr[2]
.sym 10686 servant.cpu.raddr[3]
.sym 10688 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 10689 servant.cpu.cpu.decode.opcode[2]
.sym 10690 $abc$8827$new_n1279_
.sym 10694 servant.wb_dbus_ack
.sym 10697 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 10702 servant.cpu.raddr[1]
.sym 10704 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 10709 $nextpnr_ICESTORM_LC_0$O
.sym 10711 servant.cpu.rf_ram_if.rcnt[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 10717 servant.cpu.raddr[0]
.sym 10721 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 10724 servant.cpu.raddr[1]
.sym 10725 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 10727 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 10730 servant.cpu.raddr[2]
.sym 10731 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 10736 servant.cpu.raddr[3]
.sym 10737 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 10740 servant.cpu.cpu.decode.opcode[0]
.sym 10741 servant.cpu.cpu.branch_op
.sym 10742 servant.cpu.cpu.decode.opcode[2]
.sym 10743 $abc$8827$new_n1279_
.sym 10746 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10747 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10749 servant.wb_dbus_ack
.sym 10752 servant.cpu.cpu.decode.opcode[2]
.sym 10753 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 10755 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 10756 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10759 data_to[2]
.sym 10760 data_to[5]
.sym 10761 $abc$8827$new_n1985_
.sym 10762 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 10763 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 10764 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 10765 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 10766 data_to[4]
.sym 10767 servant.cpu.raddr[2]
.sym 10770 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 10771 servant.cpu.rdata0
.sym 10773 servant.cpu.cpu.ebreak
.sym 10774 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 10776 wb_mem_rdt[3]
.sym 10779 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 10780 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 10781 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10784 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10785 servant.cpu.waddr[4]
.sym 10787 dat[4]
.sym 10788 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 10789 servant.cpu.cpu.decode.opcode[0]
.sym 10790 data_to[4]
.sym 10791 wb_mem_dat[6]
.sym 10792 servant.mdu_op[2]
.sym 10793 $PACKER_VCC_NET
.sym 10794 servant.cpu.cpu.rs2_addr[0]
.sym 10800 wb_mem_rdt[4]
.sym 10801 servant.mdu_op[0]
.sym 10803 wb_mem_rdt[5]
.sym 10806 servant.wb_ibus_adr[0]
.sym 10807 wb_mem_rdt[13]
.sym 10808 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 10809 wb_mem_rdt[6]
.sym 10810 servant.mdu_op[2]
.sym 10811 servant.mdu_op[1]
.sym 10816 servant.wb_dbus_we
.sym 10818 servant.wb_ibus_ack
.sym 10822 wb_mem_rdt[2]
.sym 10830 servant.cpu.cpu.bufreg_sh_signed
.sym 10836 wb_mem_rdt[5]
.sym 10839 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 10840 servant.wb_ibus_adr[0]
.sym 10845 servant.mdu_op[1]
.sym 10846 servant.cpu.cpu.bufreg_sh_signed
.sym 10847 servant.wb_dbus_we
.sym 10848 servant.mdu_op[2]
.sym 10853 wb_mem_rdt[13]
.sym 10857 wb_mem_rdt[4]
.sym 10863 servant.mdu_op[0]
.sym 10865 servant.mdu_op[2]
.sym 10866 servant.mdu_op[1]
.sym 10869 wb_mem_rdt[6]
.sym 10878 wb_mem_rdt[2]
.sym 10879 servant.wb_ibus_ack
.sym 10880 i_clk$SB_IO_IN_$glb_clk
.sym 10882 dat[4]
.sym 10883 dat[6]
.sym 10884 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 10885 dat[5]
.sym 10886 dat[7]
.sym 10887 pc_active
.sym 10888 servant.cpu.raddr[7]
.sym 10889 tx_active
.sym 10894 wb_mem_rdt[4]
.sym 10896 servant.cpu.rreg0[0]
.sym 10897 wb_mem_rdt[5]
.sym 10898 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 10901 adr[6]
.sym 10902 servant.wb_ibus_adr[0]
.sym 10904 servant.cpu.rf_wreq
.sym 10906 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 10907 adr[8]
.sym 10908 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 10909 servant.mdu_op[1]
.sym 10910 servant.cpu.rf_ram_if.rcnt[0]
.sym 10911 servant.cpu.cpu.decode.opcode[2]
.sym 10912 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 10913 tx_active
.sym 10914 servant.cpu.raddr[8]
.sym 10915 servant.cpu.cpu.branch_op
.sym 10916 servant.mdu_op[0]
.sym 10917 servant.wb_ibus_ack
.sym 10924 wb_mem_dat[0]
.sym 10925 servant.cpu.cpu.decode.op21
.sym 10926 servant.mdu_op[1]
.sym 10927 wb_mem_dat[16]
.sym 10928 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 10929 servant.cpu.cpu.branch_op
.sym 10930 servant.cpu.cpu.cnt_done
.sym 10931 servant.wb_dbus_we
.sym 10932 servant.mdu_op[0]
.sym 10933 servant.cpu.rreg0[1]
.sym 10934 servant.cpu.cpu.bufreg_sh_signed
.sym 10935 servant.cpu.cpu.decode.opcode[2]
.sym 10936 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 10937 servant.cpu.rf_ram_if.rcnt[0]
.sym 10938 servant.mdu_rs1[0]
.sym 10940 wb_mem_rdt[14]
.sym 10941 servant.wb_ibus_ack
.sym 10942 wb_mem_rdt[12]
.sym 10949 servant.mdu_op[2]
.sym 10950 servant.cpu.cpu.rd_addr[0]
.sym 10951 $abc$8827$new_n1978_
.sym 10954 servant.cpu.cpu.rs2_addr[0]
.sym 10956 servant.cpu.cpu.decode.op21
.sym 10957 servant.mdu_op[1]
.sym 10958 servant.mdu_op[0]
.sym 10959 servant.mdu_op[2]
.sym 10962 wb_mem_rdt[12]
.sym 10969 wb_mem_rdt[14]
.sym 10974 servant.wb_dbus_we
.sym 10975 servant.mdu_op[0]
.sym 10976 servant.mdu_op[1]
.sym 10977 servant.cpu.cpu.bufreg_sh_signed
.sym 10980 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 10981 servant.cpu.rf_ram_if.rcnt[0]
.sym 10983 servant.cpu.rreg0[1]
.sym 10986 servant.cpu.cpu.decode.opcode[2]
.sym 10987 servant.cpu.cpu.branch_op
.sym 10992 servant.cpu.cpu.rs2_addr[0]
.sym 10993 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 10994 servant.cpu.cpu.rd_addr[0]
.sym 10995 servant.cpu.cpu.cnt_done
.sym 10998 wb_mem_dat[0]
.sym 10999 wb_mem_dat[16]
.sym 11000 $abc$8827$new_n1978_
.sym 11001 servant.mdu_rs1[0]
.sym 11002 servant.wb_ibus_ack
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11005 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 11006 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 11007 servant.cpu.raddr[8]
.sym 11008 rx_from_ble.data_index[2]
.sym 11009 $abc$8827$new_n1978_
.sym 11010 servant.cpu.raddr[6]
.sym 11011 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 11012 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11013 adr[7]
.sym 11016 adr[7]
.sym 11017 adr[8]
.sym 11018 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 11019 recieve
.sym 11021 servant.cpu.rreg0[1]
.sym 11022 servant.wb_timer_rdt[11]
.sym 11023 servant.mdu_op[2]
.sym 11024 adr[2]
.sym 11025 servant.cpu.rf_ram_if.rcnt[0]
.sym 11026 from_ble[4]
.sym 11027 wb_mem_dat[5]
.sym 11029 servant.cpu.cpu.cnt_en
.sym 11030 adr[7]
.sym 11031 servant.wb_ibus_ack
.sym 11033 dat[7]
.sym 11034 dat[0]
.sym 11035 wb_mem_dat[4]
.sym 11036 servant.cpu.cpu.rd_addr[0]
.sym 11037 $PACKER_VCC_NET
.sym 11039 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 11040 servant.wb_ibus_ack
.sym 11046 wb_mem_rdt[30]
.sym 11047 servant.cpu.raddr[8]
.sym 11049 servant.cpu.cpu.decode.op26
.sym 11050 servant.cpu.rf_ram_if.rcnt[0]
.sym 11052 servant.cpu.raddr[7]
.sym 11053 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 11054 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 11056 servant.cpu.cpu.decode.op21
.sym 11057 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 11059 servant.cpu.raddr[5]
.sym 11060 servant.cpu.cpu.rd_addr[0]
.sym 11061 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11062 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 11063 servant.cpu.cpu.rs2_addr[0]
.sym 11064 servant.wb_ibus_ack
.sym 11067 servant.cpu.raddr[6]
.sym 11070 servant.cpu.rf_ram_if.rcnt[0]
.sym 11072 servant.cpu.rreg0[0]
.sym 11073 servant.cpu.rf_ram_if.wcnt[0]
.sym 11074 $abc$8827$new_n1968_
.sym 11075 wb_mem_rdt[21]
.sym 11080 servant.cpu.cpu.decode.op21
.sym 11082 servant.cpu.cpu.decode.op26
.sym 11085 servant.cpu.cpu.rd_addr[0]
.sym 11086 servant.cpu.rf_ram_if.wcnt[0]
.sym 11087 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 11088 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 11093 wb_mem_rdt[21]
.sym 11098 wb_mem_rdt[30]
.sym 11103 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11104 servant.cpu.cpu.rs2_addr[0]
.sym 11105 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 11106 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 11109 servant.cpu.raddr[8]
.sym 11110 servant.cpu.raddr[7]
.sym 11111 servant.cpu.raddr[6]
.sym 11112 servant.cpu.raddr[5]
.sym 11116 servant.cpu.rf_ram_if.rcnt[0]
.sym 11117 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11118 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 11121 servant.cpu.rreg0[0]
.sym 11122 servant.cpu.rf_ram_if.rcnt[0]
.sym 11123 $abc$8827$new_n1968_
.sym 11124 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 11125 servant.wb_ibus_ack
.sym 11126 i_clk$SB_IO_IN_$glb_clk
.sym 11128 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 11129 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 11130 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 11131 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11132 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 11133 $abc$8827$new_n1865_
.sym 11134 servant.cpu.cpu.rd_addr[2]
.sym 11135 $abc$8827$new_n1866_
.sym 11138 servant.wb_ibus_adr[5]
.sym 11141 servant.wb_timer_rdt[18]
.sym 11142 $abc$8827$new_n1874_
.sym 11143 rx_from_ble.data_index[2]
.sym 11146 servant.cpu.rf_ram_if.rcnt[0]
.sym 11147 adr[3]
.sym 11148 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 11149 wb_mem_dat[8]
.sym 11150 dat[1]
.sym 11151 servant.cpu.raddr[8]
.sym 11152 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 11153 wb_mem_rdt[22]
.sym 11155 tx_to_ble.data_index[0]
.sym 11156 servant.mdu_rs1[1]
.sym 11157 tx_to_ble.data_index[1]
.sym 11159 $abc$8827$ram.we[3]_new_
.sym 11160 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 11161 wb_mem_rdt[21]
.sym 11162 servant.cpu.cpu.rd_addr[1]
.sym 11169 wb_mem_rdt[26]
.sym 11170 cyc
.sym 11173 we
.sym 11177 wb_mem_rdt[22]
.sym 11178 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 11180 servant.cpu.raddr[0]
.sym 11181 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11182 servant.cpu.rf_ram_if.rcnt[0]
.sym 11183 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11184 wb_mem_rdt[31]
.sym 11186 $abc$8827$new_n1689_
.sym 11187 servant.wb_ibus_ack
.sym 11189 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 11191 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 11193 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11196 $abc$8827$new_n1688_
.sym 11197 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 11203 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11204 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 11205 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11209 wb_mem_rdt[31]
.sym 11214 servant.cpu.raddr[0]
.sym 11216 servant.cpu.rf_ram_if.rcnt[0]
.sym 11221 wb_mem_rdt[26]
.sym 11226 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 11229 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11232 wb_mem_rdt[22]
.sym 11238 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 11239 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 11240 $abc$8827$new_n1688_
.sym 11241 $abc$8827$new_n1689_
.sym 11244 cyc
.sym 11247 we
.sym 11248 servant.wb_ibus_ack
.sym 11249 i_clk$SB_IO_IN_$glb_clk
.sym 11251 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 11252 servant.cpu.cpu.immdec.imm30_25[4]
.sym 11253 servant.cpu.cpu.immdec.imm30_25[2]
.sym 11254 servant.cpu.cpu.immdec.imm30_25[5]
.sym 11255 servant.cpu.cpu.immdec.imm30_25[1]
.sym 11256 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 11257 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11258 servant.cpu.cpu.immdec.imm30_25[3]
.sym 11263 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 11265 wb_mem_rdt[12]
.sym 11266 servant.cpu.cpu.decode.opcode[0]
.sym 11268 dat[25]
.sym 11270 adr[3]
.sym 11271 adr[4]
.sym 11273 dat[28]
.sym 11277 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 11278 adr[4]
.sym 11279 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 11280 servant.cpu.cpu.rs2_addr[0]
.sym 11281 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 11283 servant.wb_ibus_adr[0]
.sym 11284 adr[6]
.sym 11285 $abc$8827$new_n1643_
.sym 11286 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 11292 servant.mdu_rs1[31]
.sym 11294 servant.cpu.waddr[0]
.sym 11296 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11297 servant.wb_timer_rdt[30]
.sym 11298 servant.mdu_rs1[30]
.sym 11300 wb_mem_rdt[30]
.sym 11305 servant.cpu.rf_wreq
.sym 11306 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11307 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 11311 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 11312 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11313 sel[3]
.sym 11315 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 11319 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 11320 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 11321 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 11322 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 11323 servant.cpu.rf_rreq
.sym 11325 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 11326 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 11327 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11333 sel[3]
.sym 11334 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 11339 servant.cpu.rf_rreq
.sym 11340 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 11344 servant.cpu.waddr[0]
.sym 11346 servant.cpu.rf_rreq
.sym 11349 servant.cpu.rf_rreq
.sym 11351 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 11355 wb_mem_rdt[30]
.sym 11356 servant.mdu_rs1[31]
.sym 11357 servant.wb_timer_rdt[30]
.sym 11358 servant.mdu_rs1[30]
.sym 11362 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 11363 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11364 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 11368 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11369 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11370 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11372 i_clk$SB_IO_IN_$glb_clk
.sym 11373 servant.cpu.rf_wreq
.sym 11374 wb_mem_rdt[22]
.sym 11375 wb_mem_dat[30]
.sym 11376 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 11377 wb_mem_dat[31]
.sym 11378 wb_mem_rdt[21]
.sym 11379 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 11380 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 11381 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 11382 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 11383 wb_mem_dat[5]
.sym 11384 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 11386 servant.mdu_rs1[31]
.sym 11387 adr[3]
.sym 11389 servant.timer.mtimecmp[28]
.sym 11391 servant.cpu.rf_ram_if.rcnt[0]
.sym 11393 servant.wb_timer_rdt[30]
.sym 11394 servant.mdu_rs1[30]
.sym 11395 dat[21]
.sym 11396 servant.timer_irq
.sym 11397 adr[6]
.sym 11398 servant.wb_ibus_ack
.sym 11399 sel[3]
.sym 11400 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11401 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 11402 adr[6]
.sym 11403 sel[0]
.sym 11404 adr[5]
.sym 11405 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 11406 adr[8]
.sym 11408 servant.mdu_op[0]
.sym 11409 servant.mdu_op[1]
.sym 11416 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 11417 adr[1]
.sym 11418 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 11419 $abc$8827$new_n1697_
.sym 11420 adr[2]
.sym 11421 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 11422 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11425 my_adr[1]
.sym 11426 $abc$8827$new_n1289_
.sym 11427 my_adr[0]
.sym 11428 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 11429 adr[3]
.sym 11430 adr[5]
.sym 11433 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11436 adr[0]
.sym 11438 servant.wb_ibus_adr[1]
.sym 11440 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 11441 servant.mdu_rs1[4]
.sym 11442 recieve
.sym 11443 servant.wb_ibus_adr[0]
.sym 11444 servant.wb_ibus_adr[4]
.sym 11445 my_adr[4]
.sym 11446 adr[4]
.sym 11448 adr[1]
.sym 11449 adr[0]
.sym 11450 $abc$8827$new_n1289_
.sym 11454 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11455 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 11460 recieve
.sym 11461 my_adr[1]
.sym 11462 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11463 servant.wb_ibus_adr[1]
.sym 11466 adr[2]
.sym 11467 adr[5]
.sym 11468 adr[3]
.sym 11469 adr[4]
.sym 11472 $abc$8827$new_n1697_
.sym 11473 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 11474 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 11475 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 11478 my_adr[0]
.sym 11479 recieve
.sym 11480 servant.wb_ibus_adr[0]
.sym 11481 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11484 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11485 servant.mdu_rs1[4]
.sym 11486 servant.wb_ibus_adr[4]
.sym 11490 my_adr[4]
.sym 11491 recieve
.sym 11493 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 11495 wb_clk_$glb_clk
.sym 11497 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 11498 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 11499 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 11500 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 11501 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 11502 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 11503 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 11504 servant.cpu.cpu.rd_addr[0]
.sym 11505 servant.wb_dbus_ack
.sym 11506 $abc$8827$new_n1203_
.sym 11509 wb_mem_rdt[7]
.sym 11511 my_adr[1]
.sym 11512 adr[2]
.sym 11513 servant.wb_timer_rdt[24]
.sym 11514 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11515 servant.mdu_rs1[30]
.sym 11516 servant.cpu.cpu.rd_addr[3]
.sym 11517 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 11518 wb_mem_dat[30]
.sym 11519 servant.wb_timer_rdt[29]
.sym 11520 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11521 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 11522 adr[7]
.sym 11523 wb_mem_dat[31]
.sym 11526 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 11527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 11528 servant.cpu.cpu.rd_addr[0]
.sym 11529 $abc$8827$new_n1465_
.sym 11530 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 11532 my_adr[6]
.sym 11538 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11539 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 11540 $abc$8827$new_n1465_
.sym 11543 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 11544 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 11545 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 11547 $abc$8827$new_n1466_
.sym 11548 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 11549 servant.cpu.cpu.cnt_en
.sym 11550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 11551 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11553 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11557 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 11560 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11561 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 11562 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 11564 servant.cpu.cpu.alu_cmp
.sym 11565 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 11566 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11567 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 11571 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11574 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 11579 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11580 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 11583 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 11585 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11586 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 11589 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 11590 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11592 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 11598 servant.cpu.cpu.alu_cmp
.sym 11601 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 11602 $abc$8827$new_n1465_
.sym 11603 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 11604 $abc$8827$new_n1466_
.sym 11607 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11608 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 11609 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11610 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 11613 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 11616 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11617 servant.cpu.cpu.cnt_en
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11620 sel[3]
.sym 11621 sel[1]
.sym 11622 sel[0]
.sym 11623 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 11624 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 11625 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 11626 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 11627 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[68]_new_
.sym 11630 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11632 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 11634 $abc$8827$ram.we[2]_new_
.sym 11635 servant.cpu.cpu.cnt_en
.sym 11636 adr[2]
.sym 11637 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11638 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 11639 adr[8]
.sym 11640 adr[3]
.sym 11642 $abc$8827$new_n1697_
.sym 11643 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11644 adr[8]
.sym 11645 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 11646 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11647 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11648 adr[7]
.sym 11650 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 11651 my_adr[12]
.sym 11652 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11653 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11654 servant.cpu.cpu.rd_addr[1]
.sym 11655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 11661 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 11662 servant.mdu_rs1[5]
.sym 11663 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11664 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11665 my_adr[7]
.sym 11666 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 11667 $abc$8827$new_n1628_
.sym 11668 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 11669 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 11670 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 11672 recieve
.sym 11676 $abc$8827$new_n1627_
.sym 11678 my_adr[5]
.sym 11679 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 11680 my_adr[8]
.sym 11683 servant.wb_ibus_adr[5]
.sym 11686 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 11687 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 11691 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11692 my_adr[6]
.sym 11694 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 11697 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11700 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11701 servant.wb_ibus_adr[5]
.sym 11702 servant.mdu_rs1[5]
.sym 11706 recieve
.sym 11708 my_adr[6]
.sym 11709 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 11713 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 11714 my_adr[5]
.sym 11715 recieve
.sym 11718 recieve
.sym 11719 my_adr[8]
.sym 11720 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 11725 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11727 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 11730 my_adr[7]
.sym 11732 recieve
.sym 11733 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 11736 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 11737 $abc$8827$new_n1627_
.sym 11738 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 11739 $abc$8827$new_n1628_
.sym 11741 wb_clk_$glb_clk
.sym 11743 $abc$8827$new_n1620_
.sym 11744 adr[23]
.sym 11745 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 11746 $abc$8827$new_n1681_
.sym 11747 adr[22]
.sym 11748 adr[21]
.sym 11749 adr[12]
.sym 11750 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 11751 adr[8]
.sym 11755 servant.mdu_rs1[1]
.sym 11756 servant.mdu_rs1[5]
.sym 11757 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 11758 dat[28]
.sym 11759 servant.mdu_rs1[31]
.sym 11760 wb_mem_dat[22]
.sym 11761 adr[6]
.sym 11762 recieve
.sym 11763 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 11764 sel[1]
.sym 11765 recieve
.sym 11766 adr[4]
.sym 11767 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 11768 adr[6]
.sym 11769 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 11770 adr[5]
.sym 11771 adr[4]
.sym 11776 my_adr[21]
.sym 11777 $abc$8827$new_n1643_
.sym 11778 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 11785 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 11787 add
.sym 11788 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11793 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 11795 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 11796 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11797 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11799 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 11800 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 11801 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11802 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 11804 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 11805 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 11806 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11807 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11809 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 11810 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 11813 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 11814 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 11815 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 11817 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 11818 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 11819 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11820 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11823 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11824 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 11825 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 11826 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11831 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 11832 add
.sym 11835 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11836 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 11837 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11838 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 11841 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11842 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 11843 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 11844 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11848 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 11850 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 11854 add
.sym 11855 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 11859 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 11860 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 11861 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11862 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11863 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 11864 wb_clk_$glb_clk
.sym 11866 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 11867 servant.mdu_rs1[14]
.sym 11868 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 11869 servant.mdu_rs1[13]
.sym 11870 servant.mdu_rs1[15]
.sym 11871 servant.mdu_rs1[12]
.sym 11872 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11873 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 11878 adr[2]
.sym 11879 adr[12]
.sym 11881 dat[21]
.sym 11882 dat[19]
.sym 11883 adr[6]
.sym 11884 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 11885 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 11886 $0\tx_active[0:0]
.sym 11887 servant.mdu_rs1[31]
.sym 11888 adr[3]
.sym 11889 $PACKER_VCC_NET
.sym 11890 dat[31]
.sym 11892 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 11895 $PACKER_VCC_NET
.sym 11896 servant.wb_ibus_adr[7]
.sym 11897 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11899 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 11900 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 11907 $abc$8827$new_n1483_
.sym 11909 servant.mdu_rs1[6]
.sym 11911 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11913 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 11915 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11917 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 11919 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11920 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 11921 $abc$8827$new_n1484_
.sym 11922 servant.wb_ibus_adr[7]
.sym 11924 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 11929 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 11931 servant.mdu_rs1[7]
.sym 11933 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11935 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 11937 servant.wb_ibus_adr[6]
.sym 11940 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 11941 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 11942 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11943 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11946 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 11949 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 11952 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 11953 $abc$8827$new_n1484_
.sym 11954 $abc$8827$new_n1483_
.sym 11955 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 11958 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11959 servant.mdu_rs1[6]
.sym 11960 servant.wb_ibus_adr[6]
.sym 11967 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 11970 servant.wb_ibus_adr[6]
.sym 11978 servant.wb_ibus_adr[7]
.sym 11982 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11984 servant.mdu_rs1[7]
.sym 11985 servant.wb_ibus_adr[7]
.sym 11986 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 11987 i_clk$SB_IO_IN_$glb_clk
.sym 11988 wb_rst_$glb_sr
.sym 11989 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 11990 servant.wb_ibus_adr[13]
.sym 11991 $abc$8827$new_n1472_
.sym 11992 servant.wb_ibus_adr[16]
.sym 11993 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 11994 servant.wb_ibus_adr[12]
.sym 11995 servant.wb_ibus_adr[14]
.sym 11996 servant.wb_ibus_adr[15]
.sym 12001 adr[8]
.sym 12002 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 12003 dat[26]
.sym 12004 my_adr[16]
.sym 12005 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 12007 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 12008 servant.mdu_rs1[30]
.sym 12009 adr[8]
.sym 12010 servant.mdu_rs1[16]
.sym 12011 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 12012 my_adr[15]
.sym 12030 servant.mdu_rs1[18]
.sym 12031 servant.mdu_rs1[19]
.sym 12033 my_adr[24]
.sym 12034 servant.wb_ibus_adr[20]
.sym 12037 servant.mdu_rs1[20]
.sym 12039 servant.wb_ibus_adr[19]
.sym 12041 servant.mdu_rs1[21]
.sym 12047 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12054 servant.wb_ibus_adr[21]
.sym 12056 servant.wb_ibus_adr[18]
.sym 12059 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 12064 servant.wb_ibus_adr[21]
.sym 12065 servant.mdu_rs1[21]
.sym 12066 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12069 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12070 servant.mdu_rs1[18]
.sym 12071 servant.wb_ibus_adr[18]
.sym 12075 servant.wb_ibus_adr[19]
.sym 12081 servant.mdu_rs1[20]
.sym 12083 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12084 servant.wb_ibus_adr[20]
.sym 12088 servant.mdu_rs1[19]
.sym 12089 servant.wb_ibus_adr[19]
.sym 12090 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12094 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 12100 servant.wb_ibus_adr[18]
.sym 12105 my_adr[24]
.sym 12109 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 12110 i_clk$SB_IO_IN_$glb_clk
.sym 12111 wb_rst_$glb_sr
.sym 12112 servant.wb_ibus_adr[11]
.sym 12113 servant.wb_ibus_adr[27]
.sym 12114 servant.wb_ibus_adr[30]
.sym 12115 servant.wb_ibus_adr[29]
.sym 12116 servant.wb_ibus_adr[26]
.sym 12117 servant.wb_ibus_adr[25]
.sym 12118 servant.wb_ibus_adr[28]
.sym 12119 servant.wb_ibus_adr[10]
.sym 12121 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12124 $abc$8827$ram.we[3]_new_
.sym 12127 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 12128 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 12129 my_adr[24]
.sym 12130 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 12131 $PACKER_VCC_NET
.sym 12132 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 12133 my_adr[18]
.sym 12134 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 12135 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 12141 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 12153 servant.mdu_rs1[8]
.sym 12155 servant.wb_ibus_adr[9]
.sym 12159 servant.mdu_rs1[25]
.sym 12161 servant.wb_ibus_adr[21]
.sym 12167 servant.mdu_rs1[9]
.sym 12175 servant.wb_ibus_adr[8]
.sym 12181 servant.wb_ibus_adr[20]
.sym 12182 servant.wb_ibus_adr[25]
.sym 12183 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12184 servant.wb_ibus_adr[10]
.sym 12186 servant.mdu_rs1[8]
.sym 12188 servant.wb_ibus_adr[8]
.sym 12189 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12194 servant.wb_ibus_adr[20]
.sym 12198 servant.wb_ibus_adr[10]
.sym 12205 servant.wb_ibus_adr[8]
.sym 12213 servant.wb_ibus_adr[21]
.sym 12216 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12217 servant.wb_ibus_adr[9]
.sym 12218 servant.mdu_rs1[9]
.sym 12224 servant.wb_ibus_adr[9]
.sym 12229 servant.mdu_rs1[25]
.sym 12230 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12231 servant.wb_ibus_adr[25]
.sym 12232 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 12233 i_clk$SB_IO_IN_$glb_clk
.sym 12234 wb_rst_$glb_sr
.sym 12243 servant.wb_ibus_adr[31]
.sym 12245 servant.mdu_rs1[27]
.sym 12250 dat[24]
.sym 12251 servant.mdu_rs1[25]
.sym 12253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 12254 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 12262 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 12266 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 12309 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 12324 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 12337 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 12338 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 12339 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 12340 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 12341 q$SB_IO_OUT
.sym 12345 servant.cpu.rreg0[3]
.sym 12346 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 12349 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12350 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 12351 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 12359 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 12366 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 12369 wb_clk
.sym 12378 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 12380 data_to[7]
.sym 12382 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 12383 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 12385 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 12387 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 12389 data_to[2]
.sym 12390 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 12391 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 12393 tx_to_pc.data_index[2]
.sym 12394 data_to[6]
.sym 12396 data_to[3]
.sym 12397 $abc$8827$new_n1079_
.sym 12400 data_to[5]
.sym 12401 data_to[1]
.sym 12404 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 12405 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 12406 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12410 $abc$8827$new_n1079_
.sym 12411 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 12412 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12413 data_to[1]
.sym 12416 data_to[6]
.sym 12417 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12418 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 12419 $abc$8827$new_n1079_
.sym 12422 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12423 data_to[5]
.sym 12424 $abc$8827$new_n1079_
.sym 12425 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 12429 tx_to_pc.data_index[2]
.sym 12430 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 12431 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 12434 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12435 data_to[3]
.sym 12436 $abc$8827$new_n1079_
.sym 12437 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 12440 data_to[7]
.sym 12441 $abc$8827$new_n1079_
.sym 12442 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 12443 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12446 $abc$8827$new_n1079_
.sym 12447 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 12448 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 12449 data_to[2]
.sym 12452 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 12453 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 12455 tx_to_pc.data_index[2]
.sym 12456 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 12457 i_clk$SB_IO_IN_$glb_clk
.sym 12463 data_to[1]
.sym 12464 data_to[6]
.sym 12465 $0\pc_active[0:0]
.sym 12466 data_to[3]
.sym 12467 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12469 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 12470 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 12473 wb_mem_rdt[14]
.sym 12475 wb_mem_dat[1]
.sym 12479 $PACKER_VCC_NET
.sym 12480 $PACKER_VCC_NET
.sym 12484 dat[0]
.sym 12486 dat[2]
.sym 12492 tx_to_pc.state[1]
.sym 12494 data_to[5]
.sym 12503 tx_to_pc.state[1]
.sym 12505 servant.cpu.cpu.bufreg_en
.sym 12507 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 12508 wb_mem_dat[3]
.sym 12514 servant.cpu.wen
.sym 12518 servant.cpu.rreg0[4]
.sym 12519 servant.wb_ibus_ack
.sym 12521 data_to[2]
.sym 12522 wb_mem_rdt[7]
.sym 12525 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 12540 tx_to_pc.data_index[1]
.sym 12541 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12543 wb_mem_ack
.sym 12545 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 12546 servant.cpu.cpu.cnt_done
.sym 12547 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 12548 tx_to_pc.state[1]
.sym 12551 pc_active
.sym 12553 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 12555 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 12557 tx_to_pc.data_index[0]
.sym 12558 tx_to_pc.state[1]
.sym 12559 tx_to_pc.state[0]
.sym 12560 servant.cpu.cpu.bufreg_en
.sym 12561 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12562 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12563 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 12565 servant.cpu.cpu.bufreg.c_r
.sym 12566 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 12567 $abc$8827$new_n1107_
.sym 12570 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 12571 $abc$8827$new_n1104_
.sym 12573 servant.cpu.cpu.cnt_done
.sym 12574 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 12575 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12576 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12579 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 12580 servant.cpu.cpu.bufreg_en
.sym 12581 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 12582 servant.cpu.cpu.bufreg.c_r
.sym 12585 tx_to_pc.state[1]
.sym 12588 tx_to_pc.state[0]
.sym 12592 pc_active
.sym 12593 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 12594 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 12599 tx_to_pc.state[1]
.sym 12603 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12605 wb_mem_ack
.sym 12609 $abc$8827$new_n1104_
.sym 12610 tx_to_pc.state[0]
.sym 12611 $abc$8827$new_n1107_
.sym 12612 tx_to_pc.state[1]
.sym 12615 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 12616 tx_to_pc.data_index[1]
.sym 12617 tx_to_pc.data_index[0]
.sym 12618 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12622 servant.timer.mtimecmp[2]
.sym 12623 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 12624 servant.timer.mtimecmp[7]
.sym 12625 servant.timer.mtimecmp[0]
.sym 12626 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 12627 $abc$8827$new_n1214_
.sym 12628 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 12629 servant.timer.mtimecmp[8]
.sym 12632 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 12633 servant.cpu.cpu.rd_addr[2]
.sym 12635 dat[7]
.sym 12637 dat[5]
.sym 12639 pc_active
.sym 12640 servant.wb_dbus_we
.sym 12646 data_to[2]
.sym 12647 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12648 $0\pc_active[0:0]
.sym 12649 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 12651 dat[3]
.sym 12654 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12655 wb_mem_rdt[20]
.sym 12656 dat[3]
.sym 12657 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 12663 $abc$8827$new_n1724_
.sym 12664 wb_mem_dat[6]
.sym 12665 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 12667 wb_mem_dat[0]
.sym 12668 servant.wb_ibus_ack
.sym 12669 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12671 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12672 servant.cpu.cpu.cnt_en
.sym 12673 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12674 wb_mem_dat[2]
.sym 12675 servant.wb_dbus_ack
.sym 12676 $abc$8827$new_n1822_
.sym 12677 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12678 servant.mdu_op[2]
.sym 12679 servant.wb_dbus_ack
.sym 12682 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 12683 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 12685 wb_mem_dat[1]
.sym 12690 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 12691 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 12692 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12693 servant.cpu.rreg0[4]
.sym 12696 $abc$8827$new_n1724_
.sym 12697 wb_mem_dat[6]
.sym 12699 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12702 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12703 wb_mem_dat[1]
.sym 12705 wb_mem_dat[2]
.sym 12708 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12709 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12714 servant.wb_ibus_ack
.sym 12716 servant.cpu.rreg0[4]
.sym 12717 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 12720 $abc$8827$new_n1822_
.sym 12721 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12722 servant.mdu_op[2]
.sym 12723 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12726 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 12727 servant.cpu.cpu.cnt_en
.sym 12728 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12729 servant.wb_dbus_ack
.sym 12733 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 12734 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 12735 servant.wb_ibus_ack
.sym 12738 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12739 wb_mem_dat[0]
.sym 12740 servant.wb_dbus_ack
.sym 12741 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12742 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12745 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 12746 servant.cpu.cpu.ebreak
.sym 12747 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 12748 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 12749 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 12750 $abc$8827$new_n1197_
.sym 12751 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 12752 servant.cpu.cpu.decode.opcode[1]
.sym 12753 dat[16]
.sym 12756 dat[16]
.sym 12757 servant.wb_timer_rdt[0]
.sym 12758 adr[9]
.sym 12763 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 12764 $PACKER_VCC_NET
.sym 12765 servant.cpu.rreg0[3]
.sym 12768 wb_mem_dat[6]
.sym 12769 from_ble[7]
.sym 12770 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12772 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12773 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 12774 from_ble[5]
.sym 12775 tx_to_pc.state[1]
.sym 12776 data_to[5]
.sym 12779 $0\tx_active[0:0]
.sym 12780 servant.cpu.cpu.rs2_addr[3]
.sym 12787 servant.wb_dbus_ack
.sym 12791 servant.cpu.rdata0
.sym 12796 $abc$8827$new_n1524_
.sym 12798 servant.wb_dbus_we
.sym 12799 wb_mem_rdt[7]
.sym 12803 servant.cpu.cpu.ebreak
.sym 12805 servant.mdu_op[1]
.sym 12806 servant.cpu.cpu.decode.opcode[2]
.sym 12808 servant.cpu.cpu.branch_op
.sym 12809 servant.cpu.cpu.decode.opcode[0]
.sym 12811 wb_mem_rdt[0]
.sym 12812 $abc$8827$new_n1823_
.sym 12813 $0\pc_active[0:0]
.sym 12815 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 12816 servant.cpu.cpu.branch_op
.sym 12817 servant.cpu.cpu.decode.opcode[1]
.sym 12819 servant.cpu.cpu.decode.opcode[1]
.sym 12820 $abc$8827$new_n1524_
.sym 12821 servant.cpu.cpu.decode.opcode[2]
.sym 12822 servant.cpu.cpu.decode.opcode[0]
.sym 12825 servant.cpu.rdata0
.sym 12826 servant.cpu.cpu.decode.opcode[1]
.sym 12827 servant.cpu.cpu.decode.opcode[0]
.sym 12828 servant.cpu.cpu.branch_op
.sym 12831 servant.cpu.cpu.branch_op
.sym 12832 servant.cpu.cpu.ebreak
.sym 12833 servant.cpu.cpu.decode.opcode[2]
.sym 12834 servant.wb_dbus_we
.sym 12838 wb_mem_rdt[0]
.sym 12843 servant.cpu.cpu.decode.opcode[1]
.sym 12844 servant.cpu.cpu.decode.opcode[0]
.sym 12845 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 12846 servant.cpu.cpu.branch_op
.sym 12849 $abc$8827$new_n1823_
.sym 12850 servant.cpu.cpu.decode.opcode[2]
.sym 12851 servant.wb_dbus_ack
.sym 12852 servant.cpu.cpu.branch_op
.sym 12857 servant.cpu.cpu.decode.opcode[2]
.sym 12858 servant.mdu_op[1]
.sym 12864 wb_mem_rdt[7]
.sym 12865 $0\pc_active[0:0]
.sym 12866 wb_clk_$glb_clk
.sym 12876 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 12878 $PACKER_VCC_NET
.sym 12879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 12880 adr[8]
.sym 12883 servant.cpu.rf_ram_if.rcnt[0]
.sym 12884 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 12888 tx_active
.sym 12889 servant.cpu.cpu.ebreak
.sym 12892 wb_mem_dat[3]
.sym 12893 servant.cpu.cpu.bufreg_en
.sym 12894 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 12895 wb_mem_dat[7]
.sym 12896 from_ble[6]
.sym 12897 wb_mem_rdt[0]
.sym 12898 rx_from_ble.data_index[2]
.sym 12899 $0\pc_active[0:0]
.sym 12900 servant.cpu.cpu.rs2_addr[0]
.sym 12901 adr[9]
.sym 12902 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 12903 dat[5]
.sym 12913 servant.cpu.cpu.decode.opcode[2]
.sym 12914 wb_mem_rdt[4]
.sym 12915 wb_mem_rdt[5]
.sym 12916 servant.cpu.cpu.decode.opcode[1]
.sym 12917 servant.wb_dbus_we
.sym 12919 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 12920 $0\pc_active[0:0]
.sym 12923 wb_mem_rdt[2]
.sym 12924 servant.cpu.cpu.decode.opcode[0]
.sym 12927 servant.mdu_op[2]
.sym 12929 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 12935 $abc$8827$new_n1985_
.sym 12938 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 12939 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 12945 wb_mem_rdt[2]
.sym 12949 wb_mem_rdt[5]
.sym 12954 servant.cpu.cpu.decode.opcode[0]
.sym 12955 servant.cpu.cpu.decode.opcode[1]
.sym 12956 servant.cpu.cpu.decode.opcode[2]
.sym 12960 $abc$8827$new_n1985_
.sym 12961 servant.cpu.cpu.decode.opcode[0]
.sym 12962 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 12963 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 12966 servant.mdu_op[2]
.sym 12967 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 12968 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 12972 servant.cpu.cpu.decode.opcode[1]
.sym 12973 servant.cpu.cpu.decode.opcode[2]
.sym 12974 servant.wb_dbus_we
.sym 12975 servant.cpu.cpu.decode.opcode[0]
.sym 12978 servant.cpu.cpu.decode.opcode[2]
.sym 12979 servant.cpu.cpu.decode.opcode[1]
.sym 12980 servant.cpu.cpu.decode.opcode[0]
.sym 12986 wb_mem_rdt[4]
.sym 12988 $0\pc_active[0:0]
.sym 12989 wb_clk_$glb_clk
.sym 13002 $abc$8827$new_n1472_
.sym 13003 adr[7]
.sym 13009 dat[0]
.sym 13010 dat[7]
.sym 13012 servant.wb_ibus_ack
.sym 13015 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 13016 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 13017 servant.cpu.rreg0[4]
.sym 13018 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 13020 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 13021 servant.mdu_rs1[30]
.sym 13022 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 13023 servant.cpu.cpu.rs2_addr[2]
.sym 13024 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 13025 servant.wb_ibus_ack
.sym 13036 wb_mem_dat[6]
.sym 13041 from_ble[7]
.sym 13042 from_ble[4]
.sym 13044 from_ble[5]
.sym 13045 wb_mem_dat[5]
.sym 13046 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 13047 recieve
.sym 13050 servant.cpu.cpu.rs2_addr[3]
.sym 13051 $0\tx_active[0:0]
.sym 13053 servant.cpu.rf_ram_if.rcnt[0]
.sym 13054 servant.cpu.cpu.branch_op
.sym 13055 wb_mem_dat[7]
.sym 13056 from_ble[6]
.sym 13057 servant.cpu.rreg0[3]
.sym 13058 wb_mem_dat[4]
.sym 13059 $0\pc_active[0:0]
.sym 13060 servant.cpu.cpu.rs2_addr[0]
.sym 13062 servant.cpu.raddr[9]
.sym 13066 wb_mem_dat[4]
.sym 13067 recieve
.sym 13068 from_ble[4]
.sym 13071 from_ble[6]
.sym 13072 wb_mem_dat[6]
.sym 13074 recieve
.sym 13078 servant.cpu.cpu.rs2_addr[0]
.sym 13079 servant.cpu.cpu.branch_op
.sym 13080 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 13083 from_ble[5]
.sym 13084 recieve
.sym 13086 wb_mem_dat[5]
.sym 13089 from_ble[7]
.sym 13090 wb_mem_dat[7]
.sym 13091 recieve
.sym 13096 $0\pc_active[0:0]
.sym 13101 servant.cpu.rreg0[3]
.sym 13102 servant.cpu.rf_ram_if.rcnt[0]
.sym 13103 servant.cpu.cpu.rs2_addr[3]
.sym 13104 servant.cpu.raddr[9]
.sym 13109 $0\tx_active[0:0]
.sym 13112 wb_clk_$glb_clk
.sym 13123 data_to_ble[2]
.sym 13126 dat[4]
.sym 13127 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 13130 dat[6]
.sym 13131 wb_mem_rdt[2]
.sym 13132 servant.wb_timer_rdt[14]
.sym 13134 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 13135 tx_to_ble.data_index[0]
.sym 13136 dat[7]
.sym 13137 tx_to_ble.data_index[1]
.sym 13138 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13139 wb_mem_rdt[20]
.sym 13140 $0\pc_active[0:0]
.sym 13141 dat[5]
.sym 13142 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13143 dat[3]
.sym 13144 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 13145 adr[9]
.sym 13146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 13147 servant.wb_dbus_we
.sym 13148 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 13149 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13155 servant.cpu.rf_ram_if.rcnt[0]
.sym 13156 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13157 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 13158 servant.wb_dbus_we
.sym 13159 servant.wb_timer_rdt[18]
.sym 13162 $abc$8827$new_n1874_
.sym 13163 servant.mdu_op[2]
.sym 13164 servant.cpu.rreg0[2]
.sym 13165 wb_mem_dat[8]
.sym 13166 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 13167 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 13168 servant.mdu_rs1[0]
.sym 13169 servant.cpu.raddr[9]
.sym 13170 servant.cpu.cpu.decode.opcode[0]
.sym 13172 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 13173 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 13174 servant.cpu.cpu.rs2_addr[4]
.sym 13175 servant.mdu_rs1[31]
.sym 13176 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 13177 servant.cpu.rreg0[4]
.sym 13179 servant.mdu_rs1[1]
.sym 13180 servant.cpu.cpu.immdec.imm31
.sym 13181 servant.mdu_rs1[30]
.sym 13183 servant.cpu.cpu.rs2_addr[2]
.sym 13184 wb_mem_dat[24]
.sym 13185 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 13188 servant.wb_timer_rdt[18]
.sym 13189 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 13190 servant.mdu_rs1[31]
.sym 13191 servant.mdu_rs1[30]
.sym 13194 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13195 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 13196 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 13200 servant.cpu.rf_ram_if.rcnt[0]
.sym 13201 servant.cpu.cpu.rs2_addr[4]
.sym 13202 servant.cpu.rreg0[4]
.sym 13203 servant.cpu.raddr[9]
.sym 13206 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 13207 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 13208 $abc$8827$new_n1874_
.sym 13212 servant.mdu_rs1[0]
.sym 13213 wb_mem_dat[8]
.sym 13214 wb_mem_dat[24]
.sym 13215 servant.mdu_rs1[1]
.sym 13218 servant.cpu.cpu.rs2_addr[2]
.sym 13219 servant.cpu.rf_ram_if.rcnt[0]
.sym 13220 servant.cpu.raddr[9]
.sym 13221 servant.cpu.rreg0[2]
.sym 13224 servant.cpu.cpu.immdec.imm31
.sym 13225 servant.mdu_op[2]
.sym 13227 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 13230 servant.wb_dbus_we
.sym 13232 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 13233 servant.cpu.cpu.decode.opcode[0]
.sym 13234 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13251 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 13252 dat[4]
.sym 13253 adr[4]
.sym 13254 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 13256 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 13260 servant.cpu.rreg0[2]
.sym 13261 adr[3]
.sym 13262 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 13263 $0\tx_active[0:0]
.sym 13264 servant.cpu.cpu.rd_addr[4]
.sym 13265 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 13266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 13267 servant.cpu.cpu.rs2_addr[3]
.sym 13268 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 13269 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 13270 wb_mem_dat[24]
.sym 13271 servant.cpu.cpu.immdec.imm7
.sym 13272 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13278 servant.cpu.cpu.immdec.imm7
.sym 13280 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13281 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 13282 servant.cpu.cpu.cnt_en
.sym 13283 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 13284 servant.cpu.cpu.decode.opcode[0]
.sym 13285 $abc$8827$new_n1866_
.sym 13286 servant.cpu.cpu.branch_op
.sym 13288 servant.cpu.cpu.rd_addr[4]
.sym 13289 servant.cpu.cpu.rd_addr[0]
.sym 13290 servant.cpu.cpu.decode.opcode[2]
.sym 13292 servant.wb_ibus_ack
.sym 13296 servant.cpu.cpu.rd_addr[3]
.sym 13297 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13304 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13305 servant.cpu.cpu.rd_addr[1]
.sym 13307 servant.wb_dbus_we
.sym 13308 servant.cpu.cpu.rd_addr[2]
.sym 13311 servant.cpu.cpu.cnt_en
.sym 13312 servant.wb_ibus_ack
.sym 13314 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13317 servant.cpu.cpu.branch_op
.sym 13318 servant.cpu.cpu.immdec.imm7
.sym 13319 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 13320 servant.cpu.cpu.decode.opcode[0]
.sym 13323 servant.wb_dbus_we
.sym 13324 servant.cpu.cpu.decode.opcode[2]
.sym 13325 servant.cpu.cpu.decode.opcode[0]
.sym 13326 servant.cpu.cpu.branch_op
.sym 13329 servant.cpu.cpu.branch_op
.sym 13330 servant.cpu.cpu.decode.opcode[0]
.sym 13331 servant.cpu.cpu.decode.opcode[2]
.sym 13332 servant.wb_dbus_we
.sym 13336 servant.wb_ibus_ack
.sym 13337 servant.cpu.cpu.cnt_en
.sym 13338 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13341 $abc$8827$new_n1866_
.sym 13343 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13344 servant.cpu.cpu.rd_addr[1]
.sym 13348 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 13349 servant.cpu.cpu.rd_addr[3]
.sym 13350 servant.wb_ibus_ack
.sym 13353 servant.cpu.cpu.rd_addr[4]
.sym 13354 servant.cpu.cpu.rd_addr[0]
.sym 13355 servant.cpu.cpu.rd_addr[2]
.sym 13356 servant.cpu.cpu.rd_addr[3]
.sym 13357 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13358 i_clk$SB_IO_IN_$glb_clk
.sym 13360 servant.timer_irq
.sym 13361 servant.cpu.wen
.sym 13362 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 13363 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 13364 servant.cpu.rf_ram_if.wen1_r
.sym 13365 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 13366 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 13367 servant.cpu.rf_ram_if.wen0_r
.sym 13369 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 13370 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 13371 i_clk$SB_IO_IN
.sym 13372 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 13373 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 13374 adr[6]
.sym 13376 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13378 sel[0]
.sym 13381 adr[5]
.sym 13382 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13383 adr[8]
.sym 13384 wb_mem_dat[3]
.sym 13385 adr[9]
.sym 13386 servant.cpu.cpu.bufreg_en
.sym 13388 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13389 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 13390 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 13391 servant.cpu.cpu.rs2_addr[0]
.sym 13392 servant.mdu_rs1[31]
.sym 13393 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 13394 servant.wb_timer_rdt[19]
.sym 13395 wb_mem_dat[31]
.sym 13402 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 13404 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13405 servant.cpu.cpu.immdec.imm30_25[1]
.sym 13408 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 13409 wb_mem_rdt[26]
.sym 13410 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 13412 servant.wb_ibus_ack
.sym 13414 servant.mdu_rs1[31]
.sym 13416 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13419 servant.cpu.cpu.immdec.imm30_25[2]
.sym 13420 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 13421 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 13423 servant.wb_timer_rdt[26]
.sym 13424 servant.cpu.cpu.immdec.imm30_25[3]
.sym 13425 wb_mem_rdt[30]
.sym 13426 servant.cpu.cpu.immdec.imm30_25[4]
.sym 13427 servant.mdu_rs1[30]
.sym 13428 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 13430 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 13432 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13434 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 13435 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 13436 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13440 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13441 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13443 servant.wb_ibus_ack
.sym 13446 servant.wb_ibus_ack
.sym 13448 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 13449 servant.cpu.cpu.immdec.imm30_25[3]
.sym 13453 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 13454 wb_mem_rdt[30]
.sym 13455 servant.wb_ibus_ack
.sym 13458 servant.cpu.cpu.immdec.imm30_25[2]
.sym 13460 servant.wb_ibus_ack
.sym 13461 wb_mem_rdt[26]
.sym 13464 wb_mem_rdt[26]
.sym 13465 servant.mdu_rs1[31]
.sym 13466 servant.mdu_rs1[30]
.sym 13467 servant.wb_timer_rdt[26]
.sym 13470 servant.cpu.cpu.immdec.imm30_25[1]
.sym 13471 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 13472 servant.wb_ibus_ack
.sym 13476 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 13477 servant.wb_ibus_ack
.sym 13479 servant.cpu.cpu.immdec.imm30_25[4]
.sym 13480 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 13481 i_clk$SB_IO_IN_$glb_clk
.sym 13483 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 13484 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 13485 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13486 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 13487 wb_mem_dat[24]
.sym 13488 wb_mem_dat[26]
.sym 13489 wb_mem_dat[3]
.sym 13490 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 13495 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 13496 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 13497 servant.cpu.rf_ram_if.wcnt[0]
.sym 13498 dat[7]
.sym 13499 wb_mem_dat[4]
.sym 13501 dat[0]
.sym 13502 adr[7]
.sym 13503 wb_mem_rdt[4]
.sym 13504 servant.cpu.cpu.cnt_en
.sym 13505 wb_mem_dat[18]
.sym 13507 servant.cpu.cpu.rs2_addr[2]
.sym 13508 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 13509 servant.wb_timer_rdt[26]
.sym 13510 wb_mem_dat[26]
.sym 13511 wb_mem_rdt[7]
.sym 13512 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 13513 servant.mdu_rs1[30]
.sym 13515 servant.wb_timer_rdt[31]
.sym 13516 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 13517 servant.wb_ibus_ack
.sym 13518 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 13525 servant.mdu_rs1[30]
.sym 13526 servant.wb_timer_rdt[31]
.sym 13527 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 13530 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 13531 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13535 servant.wb_dbus_ack
.sym 13536 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 13537 servant.wb_timer_rdt[29]
.sym 13538 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 13539 servant.mdu_rs1[30]
.sym 13540 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 13542 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 13543 wb_mem_dat[31]
.sym 13545 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 13546 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13547 wb_mem_rdt[31]
.sym 13550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 13551 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13552 servant.mdu_rs1[31]
.sym 13553 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 13555 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13557 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13558 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 13560 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 13564 servant.wb_dbus_ack
.sym 13565 wb_mem_dat[31]
.sym 13566 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 13569 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13570 servant.mdu_rs1[30]
.sym 13571 servant.wb_timer_rdt[29]
.sym 13572 servant.mdu_rs1[31]
.sym 13576 servant.wb_dbus_ack
.sym 13577 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13578 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13581 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 13583 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13584 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 13588 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 13590 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 13593 servant.mdu_rs1[30]
.sym 13594 wb_mem_rdt[31]
.sym 13595 servant.wb_timer_rdt[31]
.sym 13596 servant.mdu_rs1[31]
.sym 13599 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 13601 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 13602 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13603 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13606 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 13607 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13608 servant.cpu.cpu.rs2_addr[4]
.sym 13609 servant.cpu.cpu.rs2_addr[0]
.sym 13610 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 13611 servant.cpu.cpu.rs2_addr[1]
.sym 13612 servant.cpu.cpu.rs2_addr[2]
.sym 13613 servant.cpu.cpu.rs2_addr[3]
.sym 13618 adr[3]
.sym 13619 $PACKER_VCC_NET
.sym 13620 adr[7]
.sym 13622 tx_to_ble.data_index[0]
.sym 13625 wb_mem_rdt[3]
.sym 13626 adr[8]
.sym 13627 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13628 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 13629 servant.timer.mtimecmp[15]
.sym 13630 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 13631 $0\pc_active[0:0]
.sym 13632 servant.mdu_rs1[0]
.sym 13633 servant.cpu.cpu.rs2_addr[1]
.sym 13634 dat[5]
.sym 13635 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 13636 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13638 wb_mem_rdt[20]
.sym 13639 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13640 adr[21]
.sym 13641 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13651 servant.wb_ibus_ack
.sym 13653 servant.cpu.cpu.cnt_en
.sym 13654 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 13656 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 13658 $abc$8827$new_n1643_
.sym 13659 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13660 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 13661 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 13662 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 13663 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 13665 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 13667 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13668 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 13669 servant.cpu.cpu.rd_addr[1]
.sym 13671 wb_mem_rdt[7]
.sym 13672 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 13673 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 13674 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13675 $abc$8827$new_n1472_
.sym 13676 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 13677 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 13678 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 13680 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 13682 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 13686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 13688 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13689 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 13692 servant.cpu.cpu.cnt_en
.sym 13693 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 13694 servant.wb_ibus_ack
.sym 13698 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 13699 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 13700 $abc$8827$new_n1472_
.sym 13701 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 13704 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 13706 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13711 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 13713 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13716 $abc$8827$new_n1643_
.sym 13717 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 13718 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 13719 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 13722 wb_mem_rdt[7]
.sym 13723 servant.cpu.cpu.rd_addr[1]
.sym 13725 servant.wb_ibus_ack
.sym 13726 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 13730 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13731 wb_mem_rdt[20]
.sym 13732 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[1]_new_inv_
.sym 13733 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 13734 wb_mem_dat[25]
.sym 13735 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 13736 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 13741 wb_mem_dat[17]
.sym 13742 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 13743 wb_mem_dat[29]
.sym 13744 servant.cpu.cpu.rs2_addr[0]
.sym 13747 dat[21]
.sym 13748 dat[20]
.sym 13750 adr[5]
.sym 13751 adr[4]
.sym 13752 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 13753 adr[3]
.sym 13754 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13755 $0\tx_active[0:0]
.sym 13756 servant.cpu.cpu.rd_addr[4]
.sym 13757 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 13758 wb_mem_dat[26]
.sym 13760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 13761 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 13762 $abc$8827$new_n1288_
.sym 13763 servant.cpu.cpu.rs2_addr[3]
.sym 13764 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13770 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 13773 $abc$8827$new_n1681_
.sym 13774 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 13775 servant.mdu_rs1[1]
.sym 13777 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 13780 servant.mdu_op[1]
.sym 13781 servant.mdu_op[0]
.sym 13783 recieve
.sym 13789 $abc$8827$new_n1682_
.sym 13790 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 13792 servant.mdu_rs1[0]
.sym 13794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 13795 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13797 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 13798 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13799 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 13801 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13803 servant.mdu_rs1[0]
.sym 13804 servant.mdu_rs1[1]
.sym 13805 servant.mdu_op[0]
.sym 13806 servant.mdu_op[1]
.sym 13809 servant.mdu_rs1[1]
.sym 13810 servant.mdu_op[0]
.sym 13811 servant.mdu_op[1]
.sym 13812 servant.mdu_rs1[0]
.sym 13816 servant.mdu_rs1[1]
.sym 13817 servant.mdu_rs1[0]
.sym 13822 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 13824 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13827 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13828 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 13833 $abc$8827$new_n1682_
.sym 13834 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 13835 $abc$8827$new_n1681_
.sym 13836 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 13839 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 13840 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 13841 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13845 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13846 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 13850 wb_clk_$glb_clk
.sym 13851 recieve
.sym 13852 $0\pc_active[0:0]
.sym 13853 adr[10]
.sym 13854 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 13855 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 13856 adr[11]
.sym 13857 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1808[5]_new_inv_
.sym 13858 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[5]_new_inv_
.sym 13859 $0\tx_active[0:0]
.sym 13864 adr[7]
.sym 13869 adr[8]
.sym 13870 adr[6]
.sym 13871 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 13873 adr[5]
.sym 13874 wb_mem_dat[20]
.sym 13875 $PACKER_VCC_NET
.sym 13876 my_adr[17]
.sym 13877 adr[9]
.sym 13878 servant.mdu_rs1[31]
.sym 13879 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 13881 adr[20]
.sym 13883 servant.cpu.cpu.bufreg_en
.sym 13885 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 13887 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 13893 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 13894 $abc$8827$new_n1621_
.sym 13895 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 13897 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 13898 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 13900 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 13901 $abc$8827$new_n1620_
.sym 13902 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 13903 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 13904 my_adr[12]
.sym 13905 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13907 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 13909 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 13910 recieve
.sym 13911 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 13914 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13916 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 13917 my_adr[21]
.sym 13918 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 13920 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 13922 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13926 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13927 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13928 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 13929 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 13932 recieve
.sym 13933 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 13934 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 13939 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13940 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 13944 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13945 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 13946 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 13947 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13950 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 13951 recieve
.sym 13953 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 13956 my_adr[21]
.sym 13958 recieve
.sym 13959 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 13962 my_adr[12]
.sym 13963 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 13965 recieve
.sym 13968 $abc$8827$new_n1621_
.sym 13969 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 13970 $abc$8827$new_n1620_
.sym 13971 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 13973 wb_clk_$glb_clk
.sym 13975 adr[17]
.sym 13976 adr[14]
.sym 13977 adr[19]
.sym 13978 adr[15]
.sym 13979 $abc$8827$new_n1290_
.sym 13980 adr[16]
.sym 13981 adr[13]
.sym 13982 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 13984 wb_mem_rdt[14]
.sym 13989 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 13991 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 13994 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 13995 adr[7]
.sym 13997 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 13998 wb_mem_dat[31]
.sym 13999 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 14000 adr[8]
.sym 14003 servant.wb_ibus_adr[30]
.sym 14005 servant.mdu_rs1[30]
.sym 14007 my_adr[26]
.sym 14008 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 14010 dat[26]
.sym 14019 servant.mdu_rs1[13]
.sym 14021 servant.wb_ibus_adr[12]
.sym 14022 servant.wb_ibus_adr[14]
.sym 14025 servant.wb_ibus_adr[13]
.sym 14026 servant.mdu_rs1[16]
.sym 14027 servant.wb_ibus_adr[16]
.sym 14029 servant.mdu_rs1[12]
.sym 14033 servant.mdu_rs1[14]
.sym 14038 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14043 servant.cpu.cpu.bufreg_en
.sym 14044 servant.mdu_rs1[15]
.sym 14049 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14050 servant.mdu_rs1[16]
.sym 14051 servant.wb_ibus_adr[16]
.sym 14057 servant.mdu_rs1[15]
.sym 14061 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14062 servant.mdu_rs1[13]
.sym 14063 servant.wb_ibus_adr[13]
.sym 14069 servant.mdu_rs1[14]
.sym 14074 servant.mdu_rs1[16]
.sym 14081 servant.mdu_rs1[13]
.sym 14085 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14086 servant.mdu_rs1[14]
.sym 14087 servant.wb_ibus_adr[14]
.sym 14091 servant.wb_ibus_adr[12]
.sym 14092 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14094 servant.mdu_rs1[12]
.sym 14095 servant.cpu.cpu.bufreg_en
.sym 14096 i_clk$SB_IO_IN_$glb_clk
.sym 14098 adr[9]
.sym 14099 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 14100 adr[20]
.sym 14101 adr[18]
.sym 14102 adr[24]
.sym 14103 adr[26]
.sym 14104 adr[25]
.sym 14105 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[6]_new_inv_
.sym 14106 servant.cpu.cpu.rd_addr[2]
.sym 14111 $PACKER_VCC_NET
.sym 14113 my_adr[13]
.sym 14114 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 14115 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 14116 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 14117 adr[7]
.sym 14118 servant.cpu.cpu.rd_addr[1]
.sym 14119 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 14121 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 14129 servant.mdu_rs1[12]
.sym 14131 adr[9]
.sym 14140 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 14142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 14143 servant.mdu_rs1[15]
.sym 14145 servant.wb_ibus_adr[17]
.sym 14148 servant.wb_ibus_adr[13]
.sym 14150 servant.wb_ibus_adr[16]
.sym 14152 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 14153 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14157 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 14159 servant.mdu_rs1[17]
.sym 14161 servant.wb_ibus_adr[14]
.sym 14170 servant.wb_ibus_adr[15]
.sym 14172 servant.wb_ibus_adr[17]
.sym 14173 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14174 servant.mdu_rs1[17]
.sym 14181 servant.wb_ibus_adr[14]
.sym 14184 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 14185 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 14186 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 14187 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 14193 servant.wb_ibus_adr[17]
.sym 14196 servant.wb_ibus_adr[15]
.sym 14198 servant.mdu_rs1[15]
.sym 14199 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14203 servant.wb_ibus_adr[13]
.sym 14210 servant.wb_ibus_adr[15]
.sym 14215 servant.wb_ibus_adr[16]
.sym 14218 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 14219 i_clk$SB_IO_IN_$glb_clk
.sym 14220 wb_rst_$glb_sr
.sym 14221 servant.mdu_rs1[28]
.sym 14222 servant.mdu_rs1[27]
.sym 14223 servant.mdu_rs1[11]
.sym 14224 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 14225 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 14226 servant.mdu_rs1[29]
.sym 14227 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 14228 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 14229 dat[16]
.sym 14233 adr[6]
.sym 14235 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 14236 $abc$8827$new_n1643_
.sym 14237 my_adr[31]
.sym 14238 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 14240 adr[9]
.sym 14241 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 14244 my_adr[20]
.sym 14267 servant.wb_ibus_adr[12]
.sym 14270 servant.wb_ibus_adr[11]
.sym 14273 servant.wb_ibus_adr[29]
.sym 14275 servant.wb_ibus_adr[31]
.sym 14279 servant.wb_ibus_adr[27]
.sym 14282 servant.wb_ibus_adr[26]
.sym 14288 servant.wb_ibus_adr[30]
.sym 14292 servant.wb_ibus_adr[28]
.sym 14298 servant.wb_ibus_adr[12]
.sym 14303 servant.wb_ibus_adr[28]
.sym 14309 servant.wb_ibus_adr[31]
.sym 14315 servant.wb_ibus_adr[30]
.sym 14320 servant.wb_ibus_adr[27]
.sym 14326 servant.wb_ibus_adr[26]
.sym 14333 servant.wb_ibus_adr[29]
.sym 14337 servant.wb_ibus_adr[11]
.sym 14341 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 14342 i_clk$SB_IO_IN_$glb_clk
.sym 14343 wb_rst_$glb_sr
.sym 14348 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 14349 $PACKER_VCC_NET
.sym 14352 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14353 dat[31]
.sym 14355 $PACKER_VCC_NET
.sym 14356 servant.wb_ibus_adr[27]
.sym 14358 dat[27]
.sym 14359 dat[29]
.sym 14360 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14362 dat[23]
.sym 14363 servant.mdu_rs1[11]
.sym 14388 i_clk$SB_IO_IN
.sym 14405 i_clk$SB_IO_IN
.sym 14416 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14444 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14446 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14447 $abc$8827$new_n1257_
.sym 14448 $PACKER_GND_NET
.sym 14449 servant.wb_gpio_rdt
.sym 14451 $abc$8827$new_n1248_
.sym 14462 servant.cpu.wen
.sym 14466 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 14492 $PACKER_VCC_NET
.sym 14499 wb_mem_dat[1]
.sym 14500 $PACKER_VCC_NET
.sym 14501 $PACKER_VCC_NET
.sym 14503 wb_mem_dat[4]
.sym 14504 wb_mem_dat[0]
.sym 14508 wb_mem_dat[5]
.sym 14513 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 14514 wb_mem_dat[3]
.sym 14516 wb_mem_dat[2]
.sym 14518 $nextpnr_ICESTORM_LC_17$O
.sym 14521 wb_mem_dat[0]
.sym 14524 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 14526 wb_mem_dat[1]
.sym 14527 $PACKER_VCC_NET
.sym 14530 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 14532 wb_mem_dat[2]
.sym 14533 $PACKER_VCC_NET
.sym 14534 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 14536 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 14538 $PACKER_VCC_NET
.sym 14539 wb_mem_dat[3]
.sym 14540 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 14542 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 14544 wb_mem_dat[4]
.sym 14545 $PACKER_VCC_NET
.sym 14546 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 14550 wb_mem_dat[5]
.sym 14551 $PACKER_VCC_NET
.sym 14552 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 14555 wb_mem_dat[0]
.sym 14565 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 14566 i_clk$SB_IO_IN_$glb_clk
.sym 14572 $abc$8827$new_n1709_
.sym 14573 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 14574 wb_mem_dat[0]
.sym 14575 $abc$8827$new_n1874_
.sym 14576 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 14577 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 14578 servant.wb_dbus_ack
.sym 14583 $0\pc_active[0:0]
.sym 14584 from_ble[3]
.sym 14588 dat[3]
.sym 14589 dat[1]
.sym 14590 from_ble[0]
.sym 14593 dat[1]
.sym 14594 from_ble[1]
.sym 14600 rx_from_ble.data_index[0]
.sym 14601 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14603 rx_from_ble.data_index[1]
.sym 14613 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 14614 from_ble[2]
.sym 14622 wb_mem_dat[8]
.sym 14623 wb_mem_rdt[0]
.sym 14626 servant.mdu_rs1[30]
.sym 14627 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 14628 wb_mem_dat[5]
.sym 14631 servant.mdu_rs1[30]
.sym 14632 servant.mdu_rs1[31]
.sym 14633 wb_mem_dat[1]
.sym 14637 servant.mdu_rs1[31]
.sym 14643 wb_mem_dat[4]
.sym 14649 servant.mdu_rs1[31]
.sym 14651 $0\pc_active[0:0]
.sym 14652 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 14653 wb_mem_rdt[3]
.sym 14654 servant.mdu_rs1[30]
.sym 14658 servant.wb_dbus_we
.sym 14660 wb_mem_dat[5]
.sym 14661 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 14669 wb_mem_rdt[6]
.sym 14670 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 14672 wb_mem_rdt[1]
.sym 14675 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 14676 wb_mem_dat[4]
.sym 14680 $0\pc_active[0:0]
.sym 14683 wb_mem_rdt[1]
.sym 14689 wb_mem_rdt[6]
.sym 14694 $0\pc_active[0:0]
.sym 14701 wb_mem_rdt[3]
.sym 14707 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 14708 wb_mem_dat[4]
.sym 14709 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 14719 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 14720 wb_mem_dat[5]
.sym 14721 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 14724 servant.mdu_rs1[30]
.sym 14725 servant.mdu_rs1[31]
.sym 14726 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 14727 servant.wb_dbus_we
.sym 14728 $0\pc_active[0:0]
.sym 14729 wb_clk_$glb_clk
.sym 14731 servant.timer.mtimecmp[6]
.sym 14732 servant.timer.mtimecmp[3]
.sym 14733 servant.timer.mtimecmp[4]
.sym 14734 servant.timer.mtimecmp[5]
.sym 14735 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 14736 servant.timer.mtimecmp[1]
.sym 14737 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 14738 wb_mem_rdt[1]
.sym 14741 servant.mdu_rs1[0]
.sym 14744 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 14745 from_ble[5]
.sym 14748 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 14750 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 14751 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 14752 tx_to_pc.state[1]
.sym 14753 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 14755 wb_mem_rdt[6]
.sym 14757 $abc$8827$new_n1214_
.sym 14762 wb_mem_dat[4]
.sym 14763 recieve
.sym 14764 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 14766 clock_gen.pll.rst_reg[1]
.sym 14772 wb_mem_dat[2]
.sym 14774 wb_mem_dat[0]
.sym 14780 wb_mem_dat[7]
.sym 14785 servant.wb_timer_rdt[0]
.sym 14788 wb_mem_dat[8]
.sym 14791 servant.timer.mtimecmp[0]
.sym 14794 servant.wb_timer_rdt[7]
.sym 14798 servant.timer.mtimecmp[7]
.sym 14799 servant.timer.mtimecmp[5]
.sym 14807 wb_mem_dat[2]
.sym 14811 servant.timer.mtimecmp[0]
.sym 14818 wb_mem_dat[7]
.sym 14826 wb_mem_dat[0]
.sym 14829 servant.timer.mtimecmp[5]
.sym 14835 servant.timer.mtimecmp[7]
.sym 14836 servant.wb_timer_rdt[0]
.sym 14837 servant.timer.mtimecmp[0]
.sym 14838 servant.wb_timer_rdt[7]
.sym 14844 servant.timer.mtimecmp[7]
.sym 14848 wb_mem_dat[8]
.sym 14851 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14853 wb_rst_$glb_sr
.sym 14854 $abc$8827$new_n1195_
.sym 14855 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 14856 $abc$8827$new_n1196_
.sym 14857 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 14858 $abc$8827$new_n1192_
.sym 14859 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 14860 $abc$8827$new_n1191_
.sym 14861 servant.wb_timer_rdt[1]
.sym 14862 adr[9]
.sym 14865 adr[9]
.sym 14866 wb_mem_dat[2]
.sym 14867 wb_mem_dat[3]
.sym 14869 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 14871 dat[5]
.sym 14872 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 14873 from_ble[6]
.sym 14874 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 14875 rx_from_ble.data_index[2]
.sym 14876 wb_mem_dat[7]
.sym 14877 dat[16]
.sym 14879 servant.wb_timer_rdt[8]
.sym 14880 servant.wb_timer_rdt[7]
.sym 14881 servant.wb_ibus_ack
.sym 14883 $abc$8827$new_n1191_
.sym 14885 servant.wb_timer_rdt[0]
.sym 14887 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 14888 servant.wb_timer_rdt[3]
.sym 14889 servant.wb_dbus_ack
.sym 14895 servant.timer.mtimecmp[2]
.sym 14896 servant.timer.mtimecmp[3]
.sym 14900 wb_mem_rdt[20]
.sym 14902 servant.timer.mtimecmp[8]
.sym 14903 servant.wb_timer_rdt[8]
.sym 14904 servant.mdu_rs1[30]
.sym 14906 servant.wb_ibus_ack
.sym 14907 servant.mdu_rs1[31]
.sym 14908 servant.timer.mtimecmp[1]
.sym 14910 wb_mem_rdt[1]
.sym 14913 servant.wb_timer_rdt[2]
.sym 14914 wb_mem_rdt[3]
.sym 14918 servant.wb_timer_rdt[1]
.sym 14928 servant.mdu_rs1[30]
.sym 14929 servant.wb_timer_rdt[1]
.sym 14930 wb_mem_rdt[1]
.sym 14931 servant.mdu_rs1[31]
.sym 14934 wb_mem_rdt[20]
.sym 14941 servant.timer.mtimecmp[3]
.sym 14948 servant.timer.mtimecmp[8]
.sym 14954 servant.timer.mtimecmp[1]
.sym 14958 servant.timer.mtimecmp[8]
.sym 14959 servant.timer.mtimecmp[2]
.sym 14960 servant.wb_timer_rdt[8]
.sym 14961 servant.wb_timer_rdt[2]
.sym 14964 servant.timer.mtimecmp[2]
.sym 14970 wb_mem_rdt[3]
.sym 14974 servant.wb_ibus_ack
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14979 servant.wb_timer_rdt[2]
.sym 14980 servant.wb_timer_rdt[3]
.sym 14981 servant.wb_timer_rdt[4]
.sym 14982 servant.wb_timer_rdt[5]
.sym 14983 servant.wb_timer_rdt[6]
.sym 14984 servant.wb_timer_rdt[7]
.sym 14989 wb_mem_rdt[7]
.sym 14994 servant.wb_ibus_ack
.sym 14995 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 14996 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 14999 servant.cpu.raddr[2]
.sym 15002 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 15003 servant.cpu.cpu.rd_addr[4]
.sym 15004 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 15005 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 15007 servant.cpu.cpu.bufreg_en
.sym 15010 servant.wb_timer_rdt[20]
.sym 15011 servant.wb_timer_rdt[11]
.sym 15018 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 15019 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 15020 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 15024 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 15028 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 15029 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 15030 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 15033 servant.wb_timer_rdt[1]
.sym 15037 servant.wb_timer_rdt[3]
.sym 15038 servant.wb_timer_rdt[4]
.sym 15039 servant.wb_timer_rdt[5]
.sym 15041 servant.wb_timer_rdt[7]
.sym 15044 servant.wb_timer_rdt[2]
.sym 15045 servant.wb_timer_rdt[0]
.sym 15047 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 15048 servant.wb_timer_rdt[6]
.sym 15050 $auto$alumacc.cc:474:replace_alu$1299.C[1]
.sym 15052 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 15053 servant.wb_timer_rdt[0]
.sym 15056 $auto$alumacc.cc:474:replace_alu$1299.C[2]
.sym 15058 servant.wb_timer_rdt[1]
.sym 15059 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 15062 $auto$alumacc.cc:474:replace_alu$1299.C[3]
.sym 15064 servant.wb_timer_rdt[2]
.sym 15065 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 15068 $auto$alumacc.cc:474:replace_alu$1299.C[4]
.sym 15070 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 15071 servant.wb_timer_rdt[3]
.sym 15074 $auto$alumacc.cc:474:replace_alu$1299.C[5]
.sym 15076 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 15077 servant.wb_timer_rdt[4]
.sym 15080 $auto$alumacc.cc:474:replace_alu$1299.C[6]
.sym 15082 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 15083 servant.wb_timer_rdt[5]
.sym 15086 $auto$alumacc.cc:474:replace_alu$1299.C[7]
.sym 15088 servant.wb_timer_rdt[6]
.sym 15089 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 15092 $auto$alumacc.cc:474:replace_alu$1299.C[8]
.sym 15094 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 15095 servant.wb_timer_rdt[7]
.sym 15100 servant.wb_timer_rdt[8]
.sym 15101 servant.wb_timer_rdt[9]
.sym 15102 servant.wb_timer_rdt[10]
.sym 15103 servant.wb_timer_rdt[11]
.sym 15104 servant.wb_timer_rdt[12]
.sym 15105 servant.wb_timer_rdt[13]
.sym 15106 servant.wb_timer_rdt[14]
.sym 15107 servant.wb_timer_rdt[15]
.sym 15110 wb_mem_dat[25]
.sym 15111 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 15113 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15115 dat[3]
.sym 15116 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15117 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 15118 dat[3]
.sym 15119 wb_mem_rdt[20]
.sym 15120 adr[9]
.sym 15121 dat[5]
.sym 15124 servant.wb_timer_rdt[22]
.sym 15126 servant.cpu.waddr[0]
.sym 15127 servant.wb_timer_rdt[13]
.sym 15128 servant.mdu_rs1[30]
.sym 15130 wb_mem_dat[5]
.sym 15131 servant.wb_timer_rdt[15]
.sym 15132 servant.cpu.rf_ram_if.rcnt[0]
.sym 15133 servant.mdu_rs1[31]
.sym 15135 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 15136 $auto$alumacc.cc:474:replace_alu$1299.C[8]
.sym 15147 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 15150 servant.wb_timer_rdt[14]
.sym 15152 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 15153 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 15155 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 15158 servant.wb_timer_rdt[9]
.sym 15159 servant.wb_timer_rdt[10]
.sym 15160 servant.wb_timer_rdt[11]
.sym 15162 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 15163 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 15164 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 15165 servant.wb_timer_rdt[8]
.sym 15166 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 15169 servant.wb_timer_rdt[12]
.sym 15170 servant.wb_timer_rdt[13]
.sym 15172 servant.wb_timer_rdt[15]
.sym 15173 $auto$alumacc.cc:474:replace_alu$1299.C[9]
.sym 15175 servant.wb_timer_rdt[8]
.sym 15176 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 15179 $auto$alumacc.cc:474:replace_alu$1299.C[10]
.sym 15181 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 15182 servant.wb_timer_rdt[9]
.sym 15185 $auto$alumacc.cc:474:replace_alu$1299.C[11]
.sym 15187 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 15188 servant.wb_timer_rdt[10]
.sym 15191 $auto$alumacc.cc:474:replace_alu$1299.C[12]
.sym 15193 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 15194 servant.wb_timer_rdt[11]
.sym 15197 $auto$alumacc.cc:474:replace_alu$1299.C[13]
.sym 15199 servant.wb_timer_rdt[12]
.sym 15200 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 15203 $auto$alumacc.cc:474:replace_alu$1299.C[14]
.sym 15205 servant.wb_timer_rdt[13]
.sym 15206 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 15209 $auto$alumacc.cc:474:replace_alu$1299.C[15]
.sym 15211 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 15212 servant.wb_timer_rdt[14]
.sym 15215 $auto$alumacc.cc:474:replace_alu$1299.C[16]
.sym 15217 servant.wb_timer_rdt[15]
.sym 15218 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 15223 servant.wb_timer_rdt[16]
.sym 15224 servant.wb_timer_rdt[17]
.sym 15225 servant.wb_timer_rdt[18]
.sym 15226 servant.wb_timer_rdt[19]
.sym 15227 servant.wb_timer_rdt[20]
.sym 15228 servant.wb_timer_rdt[21]
.sym 15229 servant.wb_timer_rdt[22]
.sym 15230 servant.wb_timer_rdt[23]
.sym 15231 data_to_ble[6]
.sym 15236 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 15237 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 15240 $0\tx_active[0:0]
.sym 15241 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 15243 adr[3]
.sym 15244 servant.wb_timer_rdt[9]
.sym 15245 from_ble[7]
.sym 15247 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 15248 servant.wb_timer_rdt[20]
.sym 15249 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 15250 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 15251 recieve
.sym 15252 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 15253 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 15254 $abc$8827$new_n1214_
.sym 15255 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 15256 servant.wb_timer_rdt[4]
.sym 15257 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 15258 wb_mem_dat[4]
.sym 15259 $auto$alumacc.cc:474:replace_alu$1299.C[16]
.sym 15264 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 15269 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 15271 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 15276 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 15279 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 15280 servant.wb_timer_rdt[16]
.sym 15283 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 15285 servant.wb_timer_rdt[21]
.sym 15286 servant.wb_timer_rdt[22]
.sym 15287 servant.wb_timer_rdt[23]
.sym 15289 servant.wb_timer_rdt[17]
.sym 15290 servant.wb_timer_rdt[18]
.sym 15291 servant.wb_timer_rdt[19]
.sym 15292 servant.wb_timer_rdt[20]
.sym 15293 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 15295 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 15296 $auto$alumacc.cc:474:replace_alu$1299.C[17]
.sym 15298 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 15299 servant.wb_timer_rdt[16]
.sym 15302 $auto$alumacc.cc:474:replace_alu$1299.C[18]
.sym 15304 servant.wb_timer_rdt[17]
.sym 15305 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 15308 $auto$alumacc.cc:474:replace_alu$1299.C[19]
.sym 15310 servant.wb_timer_rdt[18]
.sym 15311 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 15314 $auto$alumacc.cc:474:replace_alu$1299.C[20]
.sym 15316 servant.wb_timer_rdt[19]
.sym 15317 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 15320 $auto$alumacc.cc:474:replace_alu$1299.C[21]
.sym 15322 servant.wb_timer_rdt[20]
.sym 15323 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 15326 $auto$alumacc.cc:474:replace_alu$1299.C[22]
.sym 15328 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 15329 servant.wb_timer_rdt[21]
.sym 15332 $auto$alumacc.cc:474:replace_alu$1299.C[23]
.sym 15334 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 15335 servant.wb_timer_rdt[22]
.sym 15338 $auto$alumacc.cc:474:replace_alu$1299.C[24]
.sym 15340 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 15341 servant.wb_timer_rdt[23]
.sym 15346 servant.wb_timer_rdt[24]
.sym 15347 servant.wb_timer_rdt[25]
.sym 15348 servant.wb_timer_rdt[26]
.sym 15349 servant.wb_timer_rdt[27]
.sym 15350 servant.wb_timer_rdt[28]
.sym 15351 servant.wb_timer_rdt[29]
.sym 15352 servant.wb_timer_rdt[30]
.sym 15353 servant.wb_timer_rdt[31]
.sym 15358 adr[9]
.sym 15361 servant.wb_timer_rdt[19]
.sym 15364 wb_mem_rdt[0]
.sym 15366 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 15367 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 15368 adr[9]
.sym 15370 dat[28]
.sym 15371 servant.wb_timer_rdt[28]
.sym 15372 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 15373 servant.timer.mtimecmp[22]
.sym 15374 servant.wb_ibus_ack
.sym 15375 $abc$8827$new_n1191_
.sym 15376 wb_mem_dat[16]
.sym 15377 dat[24]
.sym 15378 servant.timer.mtimecmp[24]
.sym 15379 dat[27]
.sym 15380 servant.wb_timer_rdt[3]
.sym 15381 servant.wb_dbus_ack
.sym 15382 $auto$alumacc.cc:474:replace_alu$1299.C[24]
.sym 15388 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 15393 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 15397 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 15399 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 15400 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 15404 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 15405 servant.wb_timer_rdt[26]
.sym 15407 servant.wb_timer_rdt[28]
.sym 15409 servant.wb_timer_rdt[30]
.sym 15410 servant.wb_timer_rdt[31]
.sym 15411 servant.wb_timer_rdt[24]
.sym 15412 servant.wb_timer_rdt[25]
.sym 15414 servant.wb_timer_rdt[27]
.sym 15415 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 15416 servant.wb_timer_rdt[29]
.sym 15417 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 15419 $auto$alumacc.cc:474:replace_alu$1299.C[25]
.sym 15421 servant.wb_timer_rdt[24]
.sym 15422 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 15425 $auto$alumacc.cc:474:replace_alu$1299.C[26]
.sym 15427 servant.wb_timer_rdt[25]
.sym 15428 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 15431 $auto$alumacc.cc:474:replace_alu$1299.C[27]
.sym 15433 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 15434 servant.wb_timer_rdt[26]
.sym 15437 $auto$alumacc.cc:474:replace_alu$1299.C[28]
.sym 15439 servant.wb_timer_rdt[27]
.sym 15440 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 15443 $auto$alumacc.cc:474:replace_alu$1299.C[29]
.sym 15445 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 15446 servant.wb_timer_rdt[28]
.sym 15449 $auto$alumacc.cc:474:replace_alu$1299.C[30]
.sym 15451 servant.wb_timer_rdt[29]
.sym 15452 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 15455 $auto$alumacc.cc:474:replace_alu$1299.C[31]
.sym 15457 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 15458 servant.wb_timer_rdt[30]
.sym 15461 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 15463 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 15464 servant.wb_timer_rdt[31]
.sym 15469 wb_mem_dat[18]
.sym 15470 wb_mem_dat[16]
.sym 15471 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 15472 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 15473 $abc$8827$new_n1207_
.sym 15474 wb_mem_dat[4]
.sym 15475 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 15476 wb_mem_dat[5]
.sym 15478 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 15481 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15482 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 15483 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 15484 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 15485 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 15486 servant.wb_timer_rdt[31]
.sym 15487 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15488 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15489 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15491 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 15492 servant.wb_timer_rdt[26]
.sym 15493 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 15494 servant.cpu.cpu.rd_addr[4]
.sym 15495 servant.wb_timer_rdt[27]
.sym 15496 servant.timer.mtimecmp[11]
.sym 15497 servant.cpu.cpu.rs2_addr[4]
.sym 15498 servant.wb_timer_rdt[21]
.sym 15499 servant.cpu.cpu.bufreg_en
.sym 15500 servant.wb_timer_rdt[16]
.sym 15501 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 15502 wb_mem_dat[17]
.sym 15503 servant.wb_timer_rdt[11]
.sym 15504 servant.timer.mtimecmp[31]
.sym 15505 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 15512 servant.cpu.cpu.cnt_en
.sym 15513 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 15514 servant.cpu.rf_ram_if.wen1_r
.sym 15517 servant.cpu.rf_ram_if.wcnt[0]
.sym 15520 servant.cpu.cpu.cnt_en
.sym 15522 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 15525 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 15528 servant.timer.mtimecmp[31]
.sym 15530 $abc$8827$new_n1207_
.sym 15531 $abc$8827$new_n2045_
.sym 15533 servant.timer.mtimecmp[22]
.sym 15535 $abc$8827$new_n1191_
.sym 15537 servant.timer.mtimecmp[28]
.sym 15538 servant.timer.mtimecmp[24]
.sym 15539 $abc$8827$new_n1865_
.sym 15541 servant.cpu.rf_ram_if.wen0_r
.sym 15543 $abc$8827$new_n1207_
.sym 15544 $abc$8827$new_n2045_
.sym 15545 $abc$8827$new_n1191_
.sym 15546 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 15550 servant.cpu.rf_ram_if.wen1_r
.sym 15551 servant.cpu.rf_ram_if.wcnt[0]
.sym 15552 servant.cpu.rf_ram_if.wen0_r
.sym 15555 servant.timer.mtimecmp[28]
.sym 15563 servant.timer.mtimecmp[22]
.sym 15567 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 15569 servant.cpu.cpu.cnt_en
.sym 15570 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 15575 servant.timer.mtimecmp[24]
.sym 15581 servant.timer.mtimecmp[31]
.sym 15585 servant.cpu.cpu.cnt_en
.sym 15586 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 15587 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 15588 $abc$8827$new_n1865_
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15592 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 15593 $abc$8827$auto$alumacc.cc:490:replace_alu$1300[24]_new_inv_
.sym 15594 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 15595 servant.cpu.cpu.immdec.imm7
.sym 15596 $abc$8827$new_n1206_
.sym 15597 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 15598 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 15599 $abc$8827$new_n1203_
.sym 15606 dat[3]
.sym 15607 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 15609 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 15610 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15611 wb_mem_dat[18]
.sym 15613 wb_mem_dat[16]
.sym 15614 dat[5]
.sym 15616 servant.wb_timer_rdt[22]
.sym 15617 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 15618 wb_mem_dat[26]
.sym 15619 servant.mdu_rs1[30]
.sym 15620 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15621 adr[9]
.sym 15622 servant.wb_timer_rdt[25]
.sym 15624 wb_mem_dat[19]
.sym 15625 servant.mdu_rs1[30]
.sym 15626 wb_mem_dat[5]
.sym 15627 servant.cpu.cpu.rd_addr[3]
.sym 15633 wb_mem_rdt[3]
.sym 15641 servant.wb_timer_rdt[28]
.sym 15643 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15645 servant.mdu_rs1[31]
.sym 15646 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 15647 servant.wb_timer_rdt[19]
.sym 15648 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 15649 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 15650 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 15651 servant.wb_dbus_ack
.sym 15652 servant.wb_timer_rdt[3]
.sym 15654 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 15658 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 15659 servant.wb_timer_rdt[24]
.sym 15660 wb_mem_dat[27]
.sym 15662 servant.timer.mtimecmp[23]
.sym 15663 wb_mem_dat[25]
.sym 15664 servant.mdu_rs1[30]
.sym 15668 servant.timer.mtimecmp[23]
.sym 15672 servant.wb_timer_rdt[24]
.sym 15673 servant.mdu_rs1[30]
.sym 15674 servant.mdu_rs1[31]
.sym 15675 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 15678 wb_mem_rdt[3]
.sym 15679 servant.wb_timer_rdt[3]
.sym 15680 servant.mdu_rs1[30]
.sym 15681 servant.mdu_rs1[31]
.sym 15684 servant.mdu_rs1[31]
.sym 15685 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 15686 servant.wb_timer_rdt[28]
.sym 15687 servant.mdu_rs1[30]
.sym 15691 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 15692 servant.wb_dbus_ack
.sym 15693 wb_mem_dat[25]
.sym 15696 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 15697 servant.wb_dbus_ack
.sym 15699 wb_mem_dat[27]
.sym 15702 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 15704 servant.wb_dbus_ack
.sym 15705 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15708 servant.wb_timer_rdt[19]
.sym 15709 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 15710 servant.mdu_rs1[31]
.sym 15711 servant.mdu_rs1[30]
.sym 15712 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15715 wb_mem_dat[8]
.sym 15716 wb_mem_dat[29]
.sym 15717 wb_mem_dat[19]
.sym 15718 wb_mem_dat[27]
.sym 15719 wb_mem_dat[17]
.sym 15720 wb_mem_dat[28]
.sym 15721 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 15722 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 15727 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15728 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 15729 wb_mem_dat[26]
.sym 15730 servant.cpu.cpu.immdec.imm7
.sym 15731 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 15732 servant.timer.mtimecmp[9]
.sym 15733 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 15734 adr[2]
.sym 15735 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15737 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15738 adr[4]
.sym 15739 recieve
.sym 15740 servant.wb_timer_rdt[20]
.sym 15741 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 15742 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 15744 wb_mem_dat[24]
.sym 15745 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 15746 wb_mem_dat[9]
.sym 15748 servant.timer.mtimecmp[23]
.sym 15749 dat[22]
.sym 15750 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 15757 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 15758 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 15759 servant.mdu_rs1[31]
.sym 15760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 15761 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15762 servant.wb_ibus_ack
.sym 15765 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 15766 wb_mem_rdt[20]
.sym 15767 servant.mdu_rs1[31]
.sym 15768 servant.wb_timer_rdt[21]
.sym 15769 servant.cpu.cpu.rs2_addr[1]
.sym 15776 servant.wb_timer_rdt[22]
.sym 15777 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 15778 servant.cpu.cpu.rs2_addr[2]
.sym 15780 wb_mem_rdt[22]
.sym 15782 servant.cpu.cpu.rs2_addr[4]
.sym 15783 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15784 wb_mem_rdt[21]
.sym 15785 servant.mdu_rs1[30]
.sym 15787 servant.cpu.cpu.rs2_addr[3]
.sym 15789 servant.mdu_rs1[31]
.sym 15790 servant.wb_timer_rdt[21]
.sym 15791 servant.mdu_rs1[30]
.sym 15792 wb_mem_rdt[21]
.sym 15795 wb_mem_rdt[22]
.sym 15796 servant.wb_timer_rdt[22]
.sym 15797 servant.mdu_rs1[31]
.sym 15798 servant.mdu_rs1[30]
.sym 15801 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 15803 servant.wb_ibus_ack
.sym 15804 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15808 servant.cpu.cpu.rs2_addr[1]
.sym 15809 wb_mem_rdt[20]
.sym 15810 servant.wb_ibus_ack
.sym 15813 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 15815 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15816 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 15819 wb_mem_rdt[21]
.sym 15820 servant.cpu.cpu.rs2_addr[2]
.sym 15822 servant.wb_ibus_ack
.sym 15825 servant.wb_ibus_ack
.sym 15827 servant.cpu.cpu.rs2_addr[3]
.sym 15828 wb_mem_rdt[22]
.sym 15831 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 15832 servant.wb_ibus_ack
.sym 15833 servant.cpu.cpu.rs2_addr[4]
.sym 15835 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 15836 i_clk$SB_IO_IN_$glb_clk
.sym 15838 wb_mem_dat[20]
.sym 15839 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 15840 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 15841 wb_mem_dat[22]
.sym 15842 wb_mem_dat[21]
.sym 15843 wb_mem_dat[14]
.sym 15844 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15845 wb_mem_dat[23]
.sym 15847 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 15852 wb_mem_dat[31]
.sym 15853 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15854 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 15855 servant.mdu_rs1[31]
.sym 15857 servant.mdu_rs1[4]
.sym 15858 servant.mdu_rs1[31]
.sym 15860 servant.mdu_rs1[3]
.sym 15862 servant.timer.mtimecmp[24]
.sym 15863 dat[27]
.sym 15864 dat[24]
.sym 15865 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 15866 dat[28]
.sym 15867 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15868 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 15869 servant.wb_dbus_ack
.sym 15871 servant.wb_ibus_ack
.sym 15872 servant.timer.mtimecmp[22]
.sym 15873 my_adr[10]
.sym 15880 adr[10]
.sym 15881 wb_mem_dat[26]
.sym 15882 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[1]_new_inv_
.sym 15883 adr[11]
.sym 15885 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 15886 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[68]_new_
.sym 15888 adr[10]
.sym 15889 servant.mdu_rs1[30]
.sym 15890 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 15891 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15892 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 15893 servant.wb_dbus_ack
.sym 15894 servant.wb_timer_rdt[25]
.sym 15898 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 15899 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 15900 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 15901 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 15902 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15905 servant.mdu_rs1[31]
.sym 15906 $abc$8827$new_n1460_
.sym 15909 adr[12]
.sym 15910 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 15912 adr[11]
.sym 15913 adr[12]
.sym 15914 adr[10]
.sym 15918 adr[12]
.sym 15919 adr[11]
.sym 15920 adr[10]
.sym 15925 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15926 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 15927 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 15930 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 15931 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 15932 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15933 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 15936 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 15937 servant.mdu_rs1[30]
.sym 15938 servant.wb_timer_rdt[25]
.sym 15939 servant.mdu_rs1[31]
.sym 15942 servant.wb_dbus_ack
.sym 15943 wb_mem_dat[26]
.sym 15945 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 15948 $abc$8827$new_n1460_
.sym 15949 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[68]_new_
.sym 15950 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 15951 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[1]_new_inv_
.sym 15954 adr[10]
.sym 15955 adr[11]
.sym 15956 adr[12]
.sym 15958 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 15959 i_clk$SB_IO_IN_$glb_clk
.sym 15961 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 15962 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 15963 servant.timer.mtimecmp[28]
.sym 15964 servant.timer.mtimecmp[22]
.sym 15965 servant.timer.mtimecmp[23]
.sym 15966 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 15967 servant.timer.mtimecmp[24]
.sym 15968 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 15973 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15974 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 15975 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15976 servant.cpu.rdata[1]
.sym 15978 adr[8]
.sym 15980 wb_mem_rdt[7]
.sym 15982 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 15983 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15985 adr[9]
.sym 15987 servant.cpu.cpu.bufreg_en
.sym 15988 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15991 servant.cpu.cpu.bufreg_en
.sym 15992 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 15993 servant.cpu.cpu.rd_addr[4]
.sym 15994 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 15995 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 15996 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 16003 adr[23]
.sym 16005 adr[21]
.sym 16006 adr[22]
.sym 16007 $abc$8827$new_n1288_
.sym 16008 adr[12]
.sym 16009 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 16010 my_adr[11]
.sym 16011 recieve
.sym 16014 $abc$8827$new_n1290_
.sym 16016 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 16017 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 16022 adr[20]
.sym 16023 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 16024 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[5]_new_inv_
.sym 16027 adr[10]
.sym 16028 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 16029 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 16030 adr[11]
.sym 16031 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1808[5]_new_inv_
.sym 16033 my_adr[10]
.sym 16035 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[5]_new_inv_
.sym 16036 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 16037 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 16038 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 16042 recieve
.sym 16043 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 16044 my_adr[10]
.sym 16047 adr[12]
.sym 16049 adr[10]
.sym 16050 adr[11]
.sym 16053 $abc$8827$new_n1290_
.sym 16054 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 16055 $abc$8827$new_n1288_
.sym 16060 my_adr[11]
.sym 16061 recieve
.sym 16062 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 16065 adr[21]
.sym 16066 adr[22]
.sym 16067 adr[23]
.sym 16068 adr[20]
.sym 16071 adr[22]
.sym 16072 adr[23]
.sym 16073 adr[20]
.sym 16074 adr[21]
.sym 16077 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 16078 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 16079 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 16080 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1808[5]_new_inv_
.sym 16082 wb_clk_$glb_clk
.sym 16084 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 16085 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 16086 servant.cpu.cpu.rd_addr[4]
.sym 16087 $abc$8827$new_n1613_
.sym 16088 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 16089 servant.cpu.cpu.rd_addr[3]
.sym 16090 $abc$8827$new_n1291_
.sym 16091 servant.cpu.cpu.rd_addr[1]
.sym 16096 my_adr[11]
.sym 16097 adr[9]
.sym 16098 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16099 dat[5]
.sym 16101 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 16102 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 16103 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 16104 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 16106 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16107 dat[13]
.sym 16110 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 16111 servant.cpu.cpu.rd_addr[3]
.sym 16112 servant.mdu_rs1[30]
.sym 16113 adr[9]
.sym 16114 wb_mem_dat[25]
.sym 16115 wb_mem_dat[26]
.sym 16116 adr[6]
.sym 16117 $PACKER_VCC_NET
.sym 16118 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 16119 my_adr[25]
.sym 16125 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 16126 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 16127 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 16128 adr[18]
.sym 16129 my_adr[17]
.sym 16130 my_adr[14]
.sym 16131 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 16133 my_adr[19]
.sym 16136 adr[15]
.sym 16139 my_adr[13]
.sym 16141 adr[17]
.sym 16142 adr[14]
.sym 16143 adr[19]
.sym 16144 my_adr[16]
.sym 16145 recieve
.sym 16146 adr[16]
.sym 16147 $abc$8827$new_n1291_
.sym 16149 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 16150 my_adr[15]
.sym 16153 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 16155 adr[13]
.sym 16158 recieve
.sym 16159 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 16160 my_adr[17]
.sym 16165 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 16166 my_adr[14]
.sym 16167 recieve
.sym 16170 recieve
.sym 16171 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 16173 my_adr[19]
.sym 16177 recieve
.sym 16178 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 16179 my_adr[15]
.sym 16182 $abc$8827$new_n1291_
.sym 16183 adr[13]
.sym 16184 adr[15]
.sym 16185 adr[14]
.sym 16189 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 16190 my_adr[16]
.sym 16191 recieve
.sym 16194 recieve
.sym 16196 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 16197 my_adr[13]
.sym 16200 adr[16]
.sym 16201 adr[17]
.sym 16202 adr[18]
.sym 16203 adr[19]
.sym 16205 wb_clk_$glb_clk
.sym 16207 adr[30]
.sym 16208 adr[27]
.sym 16209 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[7]_new_inv_
.sym 16210 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 16211 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 16212 adr[28]
.sym 16213 adr[29]
.sym 16214 adr[31]
.sym 16219 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 16220 adr[3]
.sym 16221 wb_mem_dat[26]
.sym 16222 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 16223 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 16224 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 16225 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 16226 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 16228 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 16229 my_adr[19]
.sym 16230 servant.cpu.cpu.rd_addr[4]
.sym 16231 recieve
.sym 16236 wb_mem_dat[24]
.sym 16237 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 16239 adr[9]
.sym 16241 dat[22]
.sym 16250 my_adr[9]
.sym 16251 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 16252 my_adr[20]
.sym 16253 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16255 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 16258 servant.mdu_rs1[11]
.sym 16259 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 16260 my_adr[26]
.sym 16262 adr[25]
.sym 16263 recieve
.sym 16264 servant.wb_ibus_adr[11]
.sym 16265 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 16266 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 16267 my_adr[24]
.sym 16268 adr[24]
.sym 16269 adr[26]
.sym 16271 my_adr[18]
.sym 16273 adr[27]
.sym 16278 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 16279 my_adr[25]
.sym 16281 recieve
.sym 16282 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 16283 my_adr[9]
.sym 16287 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16288 servant.wb_ibus_adr[11]
.sym 16289 servant.mdu_rs1[11]
.sym 16293 my_adr[20]
.sym 16295 recieve
.sym 16296 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 16299 my_adr[18]
.sym 16300 recieve
.sym 16302 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 16306 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 16307 recieve
.sym 16308 my_adr[24]
.sym 16312 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 16313 my_adr[26]
.sym 16314 recieve
.sym 16317 recieve
.sym 16318 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 16319 my_adr[25]
.sym 16323 adr[26]
.sym 16324 adr[27]
.sym 16325 adr[25]
.sym 16326 adr[24]
.sym 16328 wb_clk_$glb_clk
.sym 16330 dat[23]
.sym 16331 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 16332 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 16333 dat[22]
.sym 16334 dat[24]
.sym 16335 dat[28]
.sym 16336 dat[27]
.sym 16337 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 16338 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16342 my_adr[29]
.sym 16344 my_adr[9]
.sym 16345 my_adr[30]
.sym 16347 dat[17]
.sym 16348 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 16349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 16350 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 16351 my_adr[28]
.sym 16352 my_adr[27]
.sym 16353 servant.mdu_rs1[31]
.sym 16355 dat[24]
.sym 16357 dat[28]
.sym 16359 dat[27]
.sym 16363 dat[23]
.sym 16374 servant.mdu_rs1[12]
.sym 16375 servant.wb_ibus_adr[26]
.sym 16378 servant.wb_ibus_adr[10]
.sym 16379 servant.mdu_rs1[26]
.sym 16382 servant.wb_ibus_adr[29]
.sym 16383 servant.mdu_rs1[10]
.sym 16384 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16385 servant.wb_ibus_adr[28]
.sym 16386 servant.mdu_rs1[30]
.sym 16387 servant.mdu_rs1[28]
.sym 16392 servant.mdu_rs1[29]
.sym 16398 servant.cpu.cpu.bufreg_en
.sym 16407 servant.mdu_rs1[29]
.sym 16411 servant.mdu_rs1[28]
.sym 16419 servant.mdu_rs1[12]
.sym 16423 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16424 servant.mdu_rs1[26]
.sym 16425 servant.wb_ibus_adr[26]
.sym 16429 servant.wb_ibus_adr[10]
.sym 16430 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16431 servant.mdu_rs1[10]
.sym 16435 servant.mdu_rs1[30]
.sym 16440 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16442 servant.mdu_rs1[28]
.sym 16443 servant.wb_ibus_adr[28]
.sym 16447 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16448 servant.mdu_rs1[29]
.sym 16449 servant.wb_ibus_adr[29]
.sym 16450 servant.cpu.cpu.bufreg_en
.sym 16451 i_clk$SB_IO_IN_$glb_clk
.sym 16461 dat[29]
.sym 16462 dat[27]
.sym 16463 dat[26]
.sym 16465 dat[30]
.sym 16467 servant.mdu_rs1[10]
.sym 16468 servant.wb_ibus_adr[30]
.sym 16469 adr[8]
.sym 16470 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 16471 dat[25]
.sym 16475 dat[22]
.sym 16479 dat[28]
.sym 16480 servant.cpu.cpu.bufreg_en
.sym 16481 dat[27]
.sym 16497 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 16521 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 16553 from_ble[1]
.sym 16554 from_ble[4]
.sym 16555 $abc$8827$new_n1261_
.sym 16556 $abc$8827$new_n1251_
.sym 16557 from_ble[3]
.sym 16558 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 16559 from_ble[0]
.sym 16560 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 16569 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 16571 servant.wb_timer_rdt[5]
.sym 16574 wb_mem_dat[8]
.sym 16587 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16600 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16601 q$SB_IO_OUT
.sym 16602 rx_from_ble.data_index[1]
.sym 16606 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16607 rx_from_ble.data_index[0]
.sym 16608 rx_from_ble.data_index[2]
.sym 16610 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16611 from_ble[1]
.sym 16612 from_ble[4]
.sym 16614 $abc$8827$new_n1257_
.sym 16626 $abc$8827$new_n1248_
.sym 16628 from_ble[1]
.sym 16629 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16630 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16631 $abc$8827$new_n1257_
.sym 16640 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16641 from_ble[4]
.sym 16642 $abc$8827$new_n1248_
.sym 16643 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16646 rx_from_ble.data_index[0]
.sym 16647 rx_from_ble.data_index[2]
.sym 16648 rx_from_ble.data_index[1]
.sym 16649 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16659 q$SB_IO_OUT
.sym 16670 rx_from_ble.data_index[0]
.sym 16671 rx_from_ble.data_index[2]
.sym 16672 rx_from_ble.data_index[1]
.sym 16673 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16675 i_clk$SB_IO_IN_$glb_clk
.sym 16683 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 16684 rx_done
.sym 16685 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 16686 adr[8]
.sym 16688 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 16692 servant.wb_timer_rdt[22]
.sym 16693 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 16694 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16696 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16701 clock_gen.pll.rst_reg[1]
.sym 16702 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16703 $PACKER_GND_NET
.sym 16710 rx_from_ble.data_index[1]
.sym 16715 from_ble[4]
.sym 16716 rx_done
.sym 16719 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 16720 $PACKER_VCC_NET
.sym 16723 rx_from_ble.state[1]
.sym 16725 $abc$8827$new_n1218_
.sym 16726 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16727 rx_from_ble.data_index[2]
.sym 16729 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 16731 wb_mem_dat[0]
.sym 16733 $abc$8827$new_n1874_
.sym 16737 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 16744 $PACKER_VCC_NET
.sym 16745 servant.timer.mtimecmp[4]
.sym 16747 servant.timer.mtimecmp[20]
.sym 16758 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 16759 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 16762 wb_mem_rdt[0]
.sym 16763 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 16766 $abc$8827$new_n1709_
.sym 16770 servant.wb_timer_rdt[0]
.sym 16771 servant.wb_gpio_rdt
.sym 16772 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16776 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 16777 $PACKER_VCC_NET
.sym 16778 servant.mdu_rs1[31]
.sym 16779 servant.mdu_rs1[30]
.sym 16782 rx_from_ble.data_index[2]
.sym 16784 wb_mem_dat[0]
.sym 16786 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 16787 servant.wb_dbus_ack
.sym 16789 wb_mem_dat[1]
.sym 16791 servant.wb_gpio_rdt
.sym 16792 servant.mdu_rs1[30]
.sym 16793 servant.mdu_rs1[31]
.sym 16794 servant.wb_timer_rdt[0]
.sym 16797 servant.mdu_rs1[30]
.sym 16798 wb_mem_rdt[0]
.sym 16799 $abc$8827$new_n1709_
.sym 16800 servant.mdu_rs1[31]
.sym 16803 servant.wb_dbus_ack
.sym 16804 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 16806 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 16809 rx_from_ble.data_index[2]
.sym 16810 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 16811 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16815 wb_mem_dat[1]
.sym 16816 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 16817 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 16821 $PACKER_VCC_NET
.sym 16823 wb_mem_dat[0]
.sym 16829 servant.wb_dbus_ack
.sym 16837 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 16838 i_clk$SB_IO_IN_$glb_clk
.sym 16840 wb_mem_dat[7]
.sym 16842 $abc$8827$new_n1254_
.sym 16844 wb_mem_dat[2]
.sym 16845 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 16846 wb_mem_dat[6]
.sym 16847 dat[13]
.sym 16850 servant.wb_timer_rdt[23]
.sym 16851 servant.wb_timer_rdt[8]
.sym 16853 rx_from_ble.data_index[0]
.sym 16855 dat[14]
.sym 16856 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 16857 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 16858 servant.wb_timer_rdt[0]
.sym 16859 servant.wb_dbus_ack
.sym 16860 rx_from_ble.data_index[0]
.sym 16861 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16862 rx_from_ble.state[0]
.sym 16863 rx_from_ble.data_index[1]
.sym 16865 wb_mem_dat[2]
.sym 16866 servant.cpu.rf_ram_if.rcnt[0]
.sym 16868 adr[6]
.sym 16870 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 16872 servant.timer.mtimecmp[6]
.sym 16873 servant.cpu.rf_wreq
.sym 16874 servant.wb_timer_rdt[5]
.sym 16884 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16886 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 16887 wb_mem_dat[5]
.sym 16890 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 16891 wb_mem_dat[1]
.sym 16893 wb_mem_dat[3]
.sym 16895 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 16897 servant.wb_timer_rdt[0]
.sym 16901 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 16903 wb_mem_dat[4]
.sym 16907 clock_gen.pll.rst_reg[1]
.sym 16911 wb_mem_dat[6]
.sym 16915 wb_mem_dat[6]
.sym 16922 wb_mem_dat[3]
.sym 16926 wb_mem_dat[4]
.sym 16933 wb_mem_dat[5]
.sym 16939 wb_mem_dat[3]
.sym 16940 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 16941 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 16944 wb_mem_dat[1]
.sym 16952 servant.wb_timer_rdt[0]
.sym 16953 clock_gen.pll.rst_reg[1]
.sym 16956 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16958 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 16959 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 16960 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 16961 i_clk$SB_IO_IN_$glb_clk
.sym 16962 wb_rst_$glb_sr
.sym 16963 servant.cpu.raddr[2]
.sym 16964 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 16965 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 16966 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 16967 $abc$8827$new_n1193_
.sym 16968 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 16969 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 16970 servant.cpu.rf_ram_if.rcnt[0]
.sym 16974 servant.timer.mtimecmp[28]
.sym 16975 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 16976 from_ble[2]
.sym 16979 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 16982 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 16983 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 16984 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16986 wb_mem_rdt[0]
.sym 16988 rx_from_ble.data_index[1]
.sym 16990 $PACKER_VCC_NET
.sym 16991 adr[2]
.sym 16992 servant.cpu.rf_rreq
.sym 16993 from_ble[4]
.sym 16994 servant.cpu.rf_ram_if.rcnt[0]
.sym 16995 servant.cpu.rreg0[1]
.sym 16997 servant.wb_timer_rdt[13]
.sym 16998 wb_mem_rdt[1]
.sym 17005 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 17006 $abc$8827$new_n1196_
.sym 17007 servant.wb_timer_rdt[3]
.sym 17008 servant.wb_timer_rdt[4]
.sym 17009 servant.timer.mtimecmp[1]
.sym 17012 servant.timer.mtimecmp[6]
.sym 17013 servant.timer.mtimecmp[3]
.sym 17014 servant.timer.mtimecmp[4]
.sym 17015 servant.timer.mtimecmp[5]
.sym 17017 $abc$8827$new_n1197_
.sym 17018 servant.wb_ibus_ack
.sym 17020 servant.timer.mtimecmp[4]
.sym 17022 servant.timer.mtimecmp[20]
.sym 17024 $abc$8827$new_n1193_
.sym 17025 servant.wb_timer_rdt[20]
.sym 17027 servant.wb_timer_rdt[1]
.sym 17028 $abc$8827$new_n1195_
.sym 17029 servant.cpu.cpu.cnt_en
.sym 17031 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 17032 $abc$8827$new_n1192_
.sym 17034 servant.wb_timer_rdt[5]
.sym 17037 servant.timer.mtimecmp[4]
.sym 17038 servant.timer.mtimecmp[1]
.sym 17039 servant.wb_timer_rdt[4]
.sym 17040 servant.wb_timer_rdt[1]
.sym 17043 servant.timer.mtimecmp[4]
.sym 17049 $abc$8827$new_n1197_
.sym 17051 servant.timer.mtimecmp[5]
.sym 17052 servant.wb_timer_rdt[5]
.sym 17057 servant.timer.mtimecmp[6]
.sym 17061 $abc$8827$new_n1193_
.sym 17062 $abc$8827$new_n1195_
.sym 17063 servant.timer.mtimecmp[3]
.sym 17064 servant.wb_timer_rdt[3]
.sym 17067 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 17069 servant.wb_ibus_ack
.sym 17070 servant.cpu.cpu.cnt_en
.sym 17073 servant.timer.mtimecmp[20]
.sym 17074 servant.wb_timer_rdt[20]
.sym 17075 $abc$8827$new_n1196_
.sym 17076 $abc$8827$new_n1192_
.sym 17079 servant.wb_timer_rdt[1]
.sym 17083 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 17084 i_clk$SB_IO_IN_$glb_clk
.sym 17085 wb_rst_$glb_sr
.sym 17086 servant.cpu.rreg0[2]
.sym 17087 servant.cpu.rreg0[0]
.sym 17088 servant.cpu.rreg0[1]
.sym 17089 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 17090 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 17091 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 17092 wb_mem_rdt[6]
.sym 17093 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 17094 rx_from_ble.state[0]
.sym 17096 wb_mem_dat[28]
.sym 17098 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 17099 servant.mdu_rs1[31]
.sym 17103 servant.cpu.rf_ram_if.rcnt[0]
.sym 17105 servant.mdu_rs1[30]
.sym 17108 dat[8]
.sym 17109 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 17110 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 17112 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17113 servant.wb_timer_rdt[15]
.sym 17114 rx_from_ble.data_index[2]
.sym 17115 servant.cpu.cpu.cnt_en
.sym 17117 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 17118 wb_mem_dat[8]
.sym 17119 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 17120 servant.cpu.rf_ram_if.rcnt[0]
.sym 17121 $abc$8827$new_n1874_
.sym 17129 servant.wb_timer_rdt[2]
.sym 17130 servant.wb_timer_rdt[0]
.sym 17134 servant.wb_timer_rdt[1]
.sym 17139 servant.wb_timer_rdt[4]
.sym 17141 servant.wb_timer_rdt[6]
.sym 17142 servant.wb_timer_rdt[7]
.sym 17146 servant.wb_timer_rdt[3]
.sym 17156 servant.wb_timer_rdt[5]
.sym 17159 $nextpnr_ICESTORM_LC_10$O
.sym 17161 servant.wb_timer_rdt[0]
.sym 17165 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 17168 servant.wb_timer_rdt[1]
.sym 17171 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 17174 servant.wb_timer_rdt[2]
.sym 17175 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 17177 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 17180 servant.wb_timer_rdt[3]
.sym 17181 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 17183 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 17185 servant.wb_timer_rdt[4]
.sym 17187 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 17189 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 17191 servant.wb_timer_rdt[5]
.sym 17193 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 17195 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 17197 servant.wb_timer_rdt[6]
.sym 17199 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 17201 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 17203 servant.wb_timer_rdt[7]
.sym 17205 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 17207 i_clk$SB_IO_IN_$glb_clk
.sym 17208 wb_rst_$glb_sr
.sym 17209 data_to_ble[1]
.sym 17210 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17211 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 17212 wb_mem_rdt[2]
.sym 17213 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 17214 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 17215 data_to_ble[6]
.sym 17216 data_to_ble[2]
.sym 17219 servant.wb_timer_rdt[25]
.sym 17222 wb_mem_rdt[6]
.sym 17223 wb_mem_rdt[13]
.sym 17224 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17227 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 17229 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 17231 servant.wb_timer_rdt[4]
.sym 17233 wb_mem_rdt[12]
.sym 17234 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 17235 wb_mem_rdt[3]
.sym 17237 $abc$8827$ram.we[1]_new_
.sym 17238 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 17239 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 17240 servant.wb_timer_rdt[17]
.sym 17241 sel[1]
.sym 17242 servant.wb_timer_rdt[6]
.sym 17243 servant.wb_timer_rdt[9]
.sym 17244 servant.timer.mtimecmp[20]
.sym 17245 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 17257 servant.wb_timer_rdt[15]
.sym 17258 servant.wb_timer_rdt[8]
.sym 17260 servant.wb_timer_rdt[10]
.sym 17261 servant.wb_timer_rdt[11]
.sym 17263 servant.wb_timer_rdt[13]
.sym 17267 servant.wb_timer_rdt[9]
.sym 17270 servant.wb_timer_rdt[12]
.sym 17272 servant.wb_timer_rdt[14]
.sym 17282 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 17284 servant.wb_timer_rdt[8]
.sym 17286 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 17288 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 17291 servant.wb_timer_rdt[9]
.sym 17292 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 17294 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 17296 servant.wb_timer_rdt[10]
.sym 17298 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 17300 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 17302 servant.wb_timer_rdt[11]
.sym 17304 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 17306 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 17309 servant.wb_timer_rdt[12]
.sym 17310 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 17312 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 17314 servant.wb_timer_rdt[13]
.sym 17316 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 17318 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 17321 servant.wb_timer_rdt[14]
.sym 17322 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 17324 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 17327 servant.wb_timer_rdt[15]
.sym 17328 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 17330 i_clk$SB_IO_IN_$glb_clk
.sym 17331 wb_rst_$glb_sr
.sym 17332 $abc$8827$ram.we[1]_new_
.sym 17333 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 17334 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 17335 data_to_ble[0]
.sym 17336 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 17337 $abc$8827$new_n1194_
.sym 17338 data_to_ble[5]
.sym 17339 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 17341 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 17345 dat[28]
.sym 17347 dat[14]
.sym 17348 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 17349 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 17350 servant.wb_timer_rdt[10]
.sym 17353 wb_mem_dat[16]
.sym 17354 servant.wb_timer_rdt[12]
.sym 17355 dat[15]
.sym 17356 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 17357 servant.wb_timer_rdt[30]
.sym 17358 servant.cpu.rf_ram_if.rcnt[0]
.sym 17359 $0\tx_active[0:0]
.sym 17360 servant.timer.mtimecmp[6]
.sym 17362 $abc$8827$ram.we[0]_new_
.sym 17363 wb_mem_rdt[4]
.sym 17364 servant.wb_timer_rdt[16]
.sym 17365 servant.wb_timer_rdt[14]
.sym 17366 wb_mem_rdt[5]
.sym 17367 servant.wb_timer_rdt[15]
.sym 17368 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 17376 servant.wb_timer_rdt[19]
.sym 17377 servant.wb_timer_rdt[20]
.sym 17381 servant.wb_timer_rdt[16]
.sym 17382 servant.wb_timer_rdt[17]
.sym 17391 servant.wb_timer_rdt[18]
.sym 17396 servant.wb_timer_rdt[23]
.sym 17402 servant.wb_timer_rdt[21]
.sym 17403 servant.wb_timer_rdt[22]
.sym 17405 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 17407 servant.wb_timer_rdt[16]
.sym 17409 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 17411 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 17413 servant.wb_timer_rdt[17]
.sym 17415 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 17417 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 17420 servant.wb_timer_rdt[18]
.sym 17421 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 17423 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 17426 servant.wb_timer_rdt[19]
.sym 17427 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 17429 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 17432 servant.wb_timer_rdt[20]
.sym 17433 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 17435 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 17437 servant.wb_timer_rdt[21]
.sym 17439 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 17441 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 17443 servant.wb_timer_rdt[22]
.sym 17445 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 17447 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 17450 servant.wb_timer_rdt[23]
.sym 17451 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17454 wb_rst_$glb_sr
.sym 17455 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 17456 $abc$8827$ram.we[0]_new_
.sym 17457 $abc$8827$new_n1210_
.sym 17458 wb_mem_rdt[5]
.sym 17459 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 17460 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 17461 $abc$8827$new_n1212_
.sym 17462 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 17465 wb_mem_dat[23]
.sym 17467 servant.wb_timer_rdt[16]
.sym 17468 data_to_ble[5]
.sym 17469 servant.wb_timer_rdt[21]
.sym 17470 data_to_ble[0]
.sym 17471 servant.wb_timer_rdt[17]
.sym 17474 $abc$8827$ram.we[1]_new_
.sym 17475 servant.wb_timer_rdt[19]
.sym 17476 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 17477 servant.timer.mtimecmp[11]
.sym 17478 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 17479 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 17480 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17481 servant.wb_timer_rdt[29]
.sym 17482 wb_mem_dat[5]
.sym 17483 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 17485 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 17487 servant.wb_timer_rdt[24]
.sym 17488 servant.wb_timer_rdt[11]
.sym 17489 servant.wb_timer_rdt[25]
.sym 17490 servant.wb_timer_rdt[23]
.sym 17491 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 17496 servant.wb_timer_rdt[24]
.sym 17502 servant.wb_timer_rdt[30]
.sym 17506 servant.wb_timer_rdt[26]
.sym 17509 servant.wb_timer_rdt[29]
.sym 17513 servant.wb_timer_rdt[25]
.sym 17515 servant.wb_timer_rdt[27]
.sym 17519 servant.wb_timer_rdt[31]
.sym 17524 servant.wb_timer_rdt[28]
.sym 17528 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 17531 servant.wb_timer_rdt[24]
.sym 17532 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 17534 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 17537 servant.wb_timer_rdt[25]
.sym 17538 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 17540 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 17542 servant.wb_timer_rdt[26]
.sym 17544 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 17546 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 17549 servant.wb_timer_rdt[27]
.sym 17550 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 17552 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 17554 servant.wb_timer_rdt[28]
.sym 17556 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 17558 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 17560 servant.wb_timer_rdt[29]
.sym 17562 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 17564 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 17567 servant.wb_timer_rdt[30]
.sym 17568 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 17573 servant.wb_timer_rdt[31]
.sym 17574 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 17576 i_clk$SB_IO_IN_$glb_clk
.sym 17577 wb_rst_$glb_sr
.sym 17578 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 17579 data_to_ble[3]
.sym 17580 $abc$8827$new_n1213_
.sym 17581 data_to_ble[4]
.sym 17582 $abc$8827$new_n1208_
.sym 17583 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17584 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 17585 data_to_ble[7]
.sym 17589 dat[24]
.sym 17590 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 17591 servant.mdu_rs1[30]
.sym 17592 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 17593 servant.mdu_rs1[31]
.sym 17594 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 17595 dat[14]
.sym 17597 $PACKER_VCC_NET
.sym 17598 servant.wb_timer_rdt[15]
.sym 17599 $abc$8827$ram.we[0]_new_
.sym 17600 servant.wb_timer_rdt[13]
.sym 17601 adr[9]
.sym 17602 wb_mem_dat[8]
.sym 17603 servant.wb_timer_rdt[26]
.sym 17604 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 17605 servant.wb_timer_rdt[27]
.sym 17606 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17607 servant.wb_timer_rdt[28]
.sym 17608 servant.cpu.cpu.cnt_en
.sym 17609 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 17610 wb_mem_dat[18]
.sym 17612 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 17622 wb_mem_rdt[5]
.sym 17625 $abc$8827$new_n1214_
.sym 17626 servant.wb_dbus_ack
.sym 17627 servant.wb_timer_rdt[4]
.sym 17628 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 17629 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 17631 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 17633 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 17634 servant.wb_dbus_ack
.sym 17635 wb_mem_dat[17]
.sym 17636 servant.wb_timer_rdt[16]
.sym 17637 servant.wb_timer_rdt[5]
.sym 17638 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 17639 $abc$8827$new_n1208_
.sym 17641 wb_mem_rdt[4]
.sym 17642 servant.mdu_rs1[30]
.sym 17644 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 17645 $abc$8827$new_n1213_
.sym 17647 wb_mem_dat[19]
.sym 17648 servant.mdu_rs1[31]
.sym 17649 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 17652 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 17653 wb_mem_dat[19]
.sym 17654 servant.wb_dbus_ack
.sym 17658 servant.wb_dbus_ack
.sym 17660 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 17661 wb_mem_dat[17]
.sym 17664 wb_mem_rdt[4]
.sym 17665 servant.wb_timer_rdt[4]
.sym 17666 servant.mdu_rs1[31]
.sym 17667 servant.mdu_rs1[30]
.sym 17670 servant.mdu_rs1[30]
.sym 17671 servant.mdu_rs1[31]
.sym 17672 servant.wb_timer_rdt[16]
.sym 17673 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 17676 $abc$8827$new_n1214_
.sym 17678 $abc$8827$new_n1208_
.sym 17679 $abc$8827$new_n1213_
.sym 17682 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 17684 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 17685 servant.wb_dbus_ack
.sym 17688 servant.mdu_rs1[31]
.sym 17689 wb_mem_rdt[5]
.sym 17690 servant.wb_timer_rdt[5]
.sym 17691 servant.mdu_rs1[30]
.sym 17694 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 17696 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 17697 servant.wb_dbus_ack
.sym 17698 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 17699 i_clk$SB_IO_IN_$glb_clk
.sym 17701 servant.timer.mtimecmp[16]
.sym 17702 $abc$8827$new_n1400_
.sym 17703 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 17704 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5509[2]_new_inv_
.sym 17705 wb_mem_rdt[3]
.sym 17706 $abc$8827$new_n1211_
.sym 17707 servant.timer.mtimecmp[15]
.sym 17708 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 17712 servant.cpu.cpu.immdec.imm30_25[0]
.sym 17714 servant.timer.mtimecmp[31]
.sym 17715 wb_mem_rdt[7]
.sym 17716 data_to_ble[4]
.sym 17718 servant.cpu.rf_ram_if.rdata0[1]
.sym 17720 $abc$8827$new_n2045_
.sym 17722 data_to_ble[3]
.sym 17724 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 17725 sel[1]
.sym 17726 wb_mem_rdt[3]
.sym 17727 dat[25]
.sym 17728 dat[28]
.sym 17729 $abc$8827$ram.we[1]_new_
.sym 17730 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 17731 servant.wb_timer_rdt[9]
.sym 17732 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 17733 servant.wb_timer_rdt[17]
.sym 17734 wb_mem_dat[19]
.sym 17735 wb_mem_dat[14]
.sym 17736 wb_mem_rdt[12]
.sym 17743 servant.timer.mtimecmp[24]
.sym 17744 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 17745 servant.wb_timer_rdt[16]
.sym 17748 servant.timer.mtimecmp[9]
.sym 17752 servant.timer.mtimecmp[22]
.sym 17754 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 17755 servant.wb_ibus_ack
.sym 17757 servant.timer.mtimecmp[11]
.sym 17758 servant.timer.mtimecmp[16]
.sym 17759 servant.wb_timer_rdt[24]
.sym 17760 servant.wb_timer_rdt[23]
.sym 17763 wb_mem_rdt[7]
.sym 17765 servant.wb_timer_rdt[22]
.sym 17767 servant.wb_timer_rdt[28]
.sym 17768 servant.cpu.cpu.cnt_en
.sym 17769 servant.timer.mtimecmp[28]
.sym 17770 servant.timer.mtimecmp[23]
.sym 17775 servant.timer.mtimecmp[11]
.sym 17781 servant.wb_timer_rdt[24]
.sym 17783 servant.timer.mtimecmp[24]
.sym 17787 servant.wb_ibus_ack
.sym 17790 servant.cpu.cpu.cnt_en
.sym 17793 wb_mem_rdt[7]
.sym 17795 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 17796 servant.wb_ibus_ack
.sym 17799 servant.wb_timer_rdt[23]
.sym 17800 servant.wb_timer_rdt[16]
.sym 17801 servant.timer.mtimecmp[16]
.sym 17802 servant.timer.mtimecmp[23]
.sym 17806 servant.timer.mtimecmp[9]
.sym 17811 servant.timer.mtimecmp[16]
.sym 17817 servant.wb_timer_rdt[22]
.sym 17818 servant.timer.mtimecmp[28]
.sym 17819 servant.timer.mtimecmp[22]
.sym 17820 servant.wb_timer_rdt[28]
.sym 17821 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 17822 i_clk$SB_IO_IN_$glb_clk
.sym 17824 servant.mdu_rs1[3]
.sym 17825 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 17826 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 17827 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 17828 $abc$8827$new_n1412_
.sym 17829 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 17830 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17831 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 17834 wb_mem_dat[27]
.sym 17835 dat[27]
.sym 17837 tx_to_ble.data_index[1]
.sym 17838 servant.wb_dbus_ack
.sym 17839 dat[14]
.sym 17840 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 17842 tx_to_ble.data_index[2]
.sym 17843 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17844 tx_to_ble.data_index[0]
.sym 17846 $abc$8827$new_n1206_
.sym 17847 dat[11]
.sym 17848 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 17850 $abc$8827$ram.we[0]_new_
.sym 17851 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17852 servant.timer.mtimecmp[28]
.sym 17853 servant.wb_timer_rdt[14]
.sym 17854 dat[21]
.sym 17855 $0\tx_active[0:0]
.sym 17856 servant.timer.mtimecmp[23]
.sym 17857 wb_mem_dat[15]
.sym 17858 wb_mem_dat[29]
.sym 17866 wb_mem_dat[29]
.sym 17868 servant.wb_timer_rdt[27]
.sym 17870 wb_mem_dat[28]
.sym 17871 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 17872 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 17873 wb_mem_dat[20]
.sym 17876 servant.mdu_rs1[31]
.sym 17877 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 17879 servant.mdu_rs1[31]
.sym 17880 servant.mdu_rs1[30]
.sym 17882 wb_mem_dat[18]
.sym 17884 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 17886 wb_mem_dat[30]
.sym 17887 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 17888 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 17890 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 17892 servant.wb_dbus_ack
.sym 17893 servant.wb_timer_rdt[17]
.sym 17895 wb_mem_dat[9]
.sym 17896 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 17898 servant.wb_dbus_ack
.sym 17899 wb_mem_dat[9]
.sym 17900 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 17904 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 17906 wb_mem_dat[30]
.sym 17907 servant.wb_dbus_ack
.sym 17910 servant.wb_dbus_ack
.sym 17911 wb_mem_dat[20]
.sym 17913 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 17917 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 17918 wb_mem_dat[28]
.sym 17919 servant.wb_dbus_ack
.sym 17922 servant.wb_dbus_ack
.sym 17923 wb_mem_dat[18]
.sym 17924 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 17928 wb_mem_dat[29]
.sym 17929 servant.wb_dbus_ack
.sym 17930 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 17934 servant.mdu_rs1[31]
.sym 17935 servant.wb_timer_rdt[17]
.sym 17936 servant.mdu_rs1[30]
.sym 17937 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 17940 servant.mdu_rs1[31]
.sym 17941 servant.mdu_rs1[30]
.sym 17942 servant.wb_timer_rdt[27]
.sym 17943 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 17944 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 17945 i_clk$SB_IO_IN_$glb_clk
.sym 17947 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 17948 $abc$8827$new_n1604_
.sym 17949 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 17950 $abc$8827$new_n1406_
.sym 17951 $abc$8827$new_n1603_
.sym 17952 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 17953 servant.timer.mtimecmp[20]
.sym 17954 $abc$8827$new_n1411_
.sym 17959 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17960 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 17961 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 17962 servant.wb_timer_rdt[11]
.sym 17963 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17964 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17965 wb_mem_dat[19]
.sym 17966 servant.timer.mtimecmp[31]
.sym 17967 wb_mem_dat[27]
.sym 17968 servant.cpu.cpu.bufreg_en
.sym 17969 wb_mem_dat[17]
.sym 17970 servant.wb_timer_rdt[27]
.sym 17971 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 17972 wb_mem_dat[30]
.sym 17973 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17974 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 17975 servant.mdu_rs1[30]
.sym 17976 servant.timer.mtimecmp[26]
.sym 17977 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 17978 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 17979 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17980 servant.wb_timer_rdt[11]
.sym 17981 servant.cpu.cpu.rd_addr[3]
.sym 17982 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 17988 servant.mdu_rs1[30]
.sym 17990 wb_mem_rdt[20]
.sym 17992 wb_mem_dat[21]
.sym 17993 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 17995 wb_mem_dat[23]
.sym 17996 servant.mdu_rs1[30]
.sym 17997 wb_mem_dat[24]
.sym 17998 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 18001 servant.wb_timer_rdt[20]
.sym 18005 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18006 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 18008 servant.wb_timer_rdt[8]
.sym 18009 servant.wb_timer_rdt[23]
.sym 18011 servant.mdu_rs1[31]
.sym 18012 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 18013 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 18014 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 18015 wb_mem_dat[22]
.sym 18017 wb_mem_dat[15]
.sym 18018 servant.wb_dbus_ack
.sym 18019 servant.mdu_rs1[31]
.sym 18022 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18023 wb_mem_dat[21]
.sym 18024 servant.wb_dbus_ack
.sym 18027 servant.mdu_rs1[30]
.sym 18028 wb_mem_rdt[20]
.sym 18029 servant.mdu_rs1[31]
.sym 18030 servant.wb_timer_rdt[20]
.sym 18033 servant.mdu_rs1[30]
.sym 18034 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 18035 servant.mdu_rs1[31]
.sym 18036 servant.wb_timer_rdt[23]
.sym 18039 wb_mem_dat[23]
.sym 18041 servant.wb_dbus_ack
.sym 18042 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 18045 wb_mem_dat[22]
.sym 18046 servant.wb_dbus_ack
.sym 18048 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 18051 servant.wb_dbus_ack
.sym 18052 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 18054 wb_mem_dat[15]
.sym 18057 servant.mdu_rs1[31]
.sym 18058 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 18059 servant.wb_timer_rdt[8]
.sym 18060 servant.mdu_rs1[30]
.sym 18063 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 18065 servant.wb_dbus_ack
.sym 18066 wb_mem_dat[24]
.sym 18067 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 18068 i_clk$SB_IO_IN_$glb_clk
.sym 18070 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 18071 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 18072 $abc$8827$new_n1590_
.sym 18073 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 18074 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18075 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 18076 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 18077 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 18082 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18084 wb_mem_dat[14]
.sym 18085 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 18086 servant.mdu_rs1[30]
.sym 18087 dat[14]
.sym 18088 adr[9]
.sym 18089 servant.mdu_rs1[30]
.sym 18090 servant.mdu_rs1[31]
.sym 18091 wb_mem_dat[25]
.sym 18092 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 18093 adr[7]
.sym 18094 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18096 $abc$8827$ram.we[2]_new_
.sym 18097 $abc$8827$new_n1697_
.sym 18099 wb_mem_dat[21]
.sym 18100 $PACKER_VCC_NET
.sym 18101 adr[3]
.sym 18102 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18103 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18104 $PACKER_VCC_NET
.sym 18105 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 18112 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 18113 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 18114 wb_mem_dat[22]
.sym 18115 wb_mem_dat[24]
.sym 18120 adr[10]
.sym 18123 adr[11]
.sym 18126 wb_mem_dat[23]
.sym 18131 adr[12]
.sym 18137 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18141 wb_mem_dat[28]
.sym 18144 adr[12]
.sym 18145 adr[11]
.sym 18146 adr[10]
.sym 18151 adr[10]
.sym 18152 adr[11]
.sym 18153 adr[12]
.sym 18159 wb_mem_dat[28]
.sym 18164 wb_mem_dat[22]
.sym 18168 wb_mem_dat[23]
.sym 18174 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18175 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 18176 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 18180 wb_mem_dat[24]
.sym 18186 adr[11]
.sym 18187 adr[12]
.sym 18189 adr[10]
.sym 18190 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18192 wb_rst_$glb_sr
.sym 18193 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 18194 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 18195 servant.timer.mtimecmp[26]
.sym 18196 $abc$8827$new_n1589_
.sym 18197 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 18198 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 18199 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 18200 servant.timer.mtimecmp[30]
.sym 18205 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 18206 wb_mem_dat[9]
.sym 18207 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18214 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 18216 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18217 recieve
.sym 18218 dat[25]
.sym 18219 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18220 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 18221 recieve
.sym 18222 wb_mem_dat[19]
.sym 18223 servant.wb_timer_rdt[9]
.sym 18224 servant.wb_ibus_adr[31]
.sym 18225 adr[6]
.sym 18226 wb_mem_dat[22]
.sym 18227 dat[28]
.sym 18228 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 18234 $abc$8827$new_n1614_
.sym 18236 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 18237 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18238 adr[9]
.sym 18239 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 18240 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 18242 servant.wb_ibus_ack
.sym 18243 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 18244 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18245 $abc$8827$new_n1613_
.sym 18246 servant.cpu.cpu.rd_addr[2]
.sym 18248 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 18249 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 18252 servant.cpu.cpu.rd_addr[4]
.sym 18253 adr[8]
.sym 18254 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 18255 adr[7]
.sym 18257 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18258 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 18259 adr[6]
.sym 18261 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 18262 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 18263 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18265 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 18267 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 18268 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18273 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 18274 $abc$8827$new_n1614_
.sym 18275 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 18276 $abc$8827$new_n1613_
.sym 18280 servant.wb_ibus_ack
.sym 18281 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 18282 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18285 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 18286 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18287 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 18288 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 18291 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 18292 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18298 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 18299 servant.wb_ibus_ack
.sym 18300 servant.cpu.cpu.rd_addr[4]
.sym 18303 adr[9]
.sym 18304 adr[8]
.sym 18305 adr[6]
.sym 18306 adr[7]
.sym 18309 servant.cpu.cpu.rd_addr[2]
.sym 18311 servant.wb_ibus_ack
.sym 18312 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 18313 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 18314 i_clk$SB_IO_IN_$glb_clk
.sym 18316 dat[19]
.sym 18317 $abc$8827$new_n1697_
.sym 18318 dat[20]
.sym 18319 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 18320 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 18321 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 18322 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18323 $abc$8827$new_n1643_
.sym 18328 $abc$8827$new_n1614_
.sym 18329 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 18331 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18332 dat[13]
.sym 18336 dat[15]
.sym 18337 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 18338 dat[11]
.sym 18339 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18341 servant.mdu_rs1[31]
.sym 18342 $PACKER_VCC_NET
.sym 18346 wb_mem_dat[29]
.sym 18347 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18349 dat[19]
.sym 18350 dat[21]
.sym 18351 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18359 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 18361 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 18362 my_adr[27]
.sym 18363 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 18364 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 18367 my_adr[28]
.sym 18369 servant.mdu_rs1[31]
.sym 18370 my_adr[29]
.sym 18371 my_adr[30]
.sym 18372 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[6]_new_inv_
.sym 18375 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[7]_new_inv_
.sym 18377 recieve
.sym 18379 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 18380 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 18381 adr[30]
.sym 18383 my_adr[31]
.sym 18384 servant.wb_ibus_adr[31]
.sym 18386 adr[28]
.sym 18387 adr[29]
.sym 18388 adr[31]
.sym 18390 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 18391 my_adr[30]
.sym 18392 recieve
.sym 18396 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 18398 my_adr[27]
.sym 18399 recieve
.sym 18402 adr[31]
.sym 18403 adr[29]
.sym 18404 adr[28]
.sym 18405 adr[30]
.sym 18409 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[7]_new_inv_
.sym 18411 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[6]_new_inv_
.sym 18414 servant.wb_ibus_adr[31]
.sym 18416 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 18417 servant.mdu_rs1[31]
.sym 18420 my_adr[28]
.sym 18421 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 18423 recieve
.sym 18426 recieve
.sym 18428 my_adr[29]
.sym 18429 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 18433 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 18434 my_adr[31]
.sym 18435 recieve
.sym 18437 wb_clk_$glb_clk
.sym 18439 dat[25]
.sym 18440 dat[26]
.sym 18441 dat[31]
.sym 18442 dat[21]
.sym 18443 dat[29]
.sym 18444 dat[30]
.sym 18445 dat[18]
.sym 18446 $PACKER_VCC_NET
.sym 18451 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18452 servant.cpu.cpu.bufreg_en
.sym 18453 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 18455 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 18457 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 18458 dat[19]
.sym 18459 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 18461 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 18462 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18464 wb_mem_dat[30]
.sym 18470 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 18474 dat[26]
.sym 18480 servant.wb_ibus_adr[30]
.sym 18481 servant.mdu_rs1[27]
.sym 18482 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18485 servant.mdu_rs1[30]
.sym 18489 wb_mem_dat[24]
.sym 18493 recieve
.sym 18496 wb_mem_dat[22]
.sym 18497 wb_mem_dat[28]
.sym 18502 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 18506 servant.wb_ibus_adr[27]
.sym 18509 wb_mem_dat[27]
.sym 18510 wb_mem_dat[23]
.sym 18516 wb_mem_dat[23]
.sym 18522 recieve
.sym 18525 servant.wb_ibus_adr[30]
.sym 18527 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 18528 servant.mdu_rs1[30]
.sym 18532 wb_mem_dat[22]
.sym 18537 wb_mem_dat[24]
.sym 18545 wb_mem_dat[28]
.sym 18549 wb_mem_dat[27]
.sym 18555 servant.mdu_rs1[27]
.sym 18557 servant.wb_ibus_adr[27]
.sym 18558 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 18559 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18560 wb_clk_$glb_clk
.sym 18570 dat[23]
.sym 18571 dat[18]
.sym 18572 dat[28]
.sym 18573 dat[21]
.sym 18574 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 18575 $PACKER_VCC_NET
.sym 18578 wb_mem_dat[26]
.sym 18579 wb_mem_dat[25]
.sym 18580 dat[24]
.sym 18583 wb_mem_dat[21]
.sym 18585 dat[22]
.sym 18592 $PACKER_VCC_NET
.sym 18661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 18662 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 18663 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 18664 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 18665 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 18666 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 18667 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 18668 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 18677 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 18678 servant.timer.mtimecmp[30]
.sym 18683 $PACKER_VCC_NET
.sym 18684 $abc$8827$new_n1194_
.sym 18685 adr[8]
.sym 18693 rx_from_ble.state[1]
.sym 18705 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 18707 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18708 rx_from_ble.data_index[1]
.sym 18709 from_ble[0]
.sym 18710 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18711 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18713 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18714 $abc$8827$new_n1251_
.sym 18715 from_ble[3]
.sym 18717 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18719 from_ble[1]
.sym 18721 $abc$8827$new_n1261_
.sym 18722 $abc$8827$new_n1218_
.sym 18723 from_ble[3]
.sym 18724 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18728 from_ble[4]
.sym 18731 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18732 rx_from_ble.data_index[2]
.sym 18733 from_ble[0]
.sym 18734 rx_from_ble.data_index[0]
.sym 18736 from_ble[1]
.sym 18737 $abc$8827$new_n1218_
.sym 18739 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18742 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18744 $abc$8827$new_n1218_
.sym 18745 from_ble[4]
.sym 18748 rx_from_ble.data_index[2]
.sym 18749 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18750 rx_from_ble.data_index[0]
.sym 18751 rx_from_ble.data_index[1]
.sym 18754 rx_from_ble.data_index[1]
.sym 18755 rx_from_ble.data_index[2]
.sym 18756 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18757 rx_from_ble.data_index[0]
.sym 18760 from_ble[3]
.sym 18761 $abc$8827$new_n1218_
.sym 18763 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18766 from_ble[3]
.sym 18767 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18768 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18769 $abc$8827$new_n1251_
.sym 18773 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18774 from_ble[0]
.sym 18775 $abc$8827$new_n1218_
.sym 18778 from_ble[0]
.sym 18779 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18780 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18781 $abc$8827$new_n1261_
.sym 18782 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 18783 i_clk$SB_IO_IN_$glb_clk
.sym 18789 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 18790 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 18791 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 18792 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 18793 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 18794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 18795 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 18796 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 18799 dat[3]
.sym 18801 q$SB_IO_OUT
.sym 18802 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 18808 adr[6]
.sym 18814 dat[0]
.sym 18819 dat[4]
.sym 18820 dat[6]
.sym 18823 dat[7]
.sym 18824 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18826 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 18828 dat[5]
.sym 18829 rx_from_ble.data_index[0]
.sym 18832 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 18833 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 18834 adr[4]
.sym 18837 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 18838 adr[9]
.sym 18840 from_ble[2]
.sym 18842 dat[8]
.sym 18844 adr[8]
.sym 18845 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18850 adr[5]
.sym 18851 adr[6]
.sym 18855 adr[5]
.sym 18866 rx_from_ble.data_index[2]
.sym 18868 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 18870 rx_from_ble.data_index[1]
.sym 18871 rx_from_ble.state[0]
.sym 18876 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18877 rx_from_ble.data_index[0]
.sym 18878 rx_from_ble.state[1]
.sym 18879 rx_from_ble.state[0]
.sym 18886 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 18893 rx_done
.sym 18894 adr[8]
.sym 18898 $nextpnr_ICESTORM_LC_9$O
.sym 18901 rx_from_ble.data_index[0]
.sym 18904 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 18906 rx_from_ble.data_index[1]
.sym 18913 rx_from_ble.data_index[2]
.sym 18914 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 18917 rx_from_ble.state[1]
.sym 18918 rx_from_ble.state[0]
.sym 18919 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18920 rx_done
.sym 18924 rx_from_ble.state[1]
.sym 18926 rx_from_ble.state[0]
.sym 18931 adr[8]
.sym 18944 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 18945 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 18946 i_clk$SB_IO_IN_$glb_clk
.sym 18948 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 18949 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 18950 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 18951 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 18952 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 18953 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 18954 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 18955 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 18959 wb_mem_rdt[3]
.sym 18963 $PACKER_VCC_NET
.sym 18964 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 18967 adr[2]
.sym 18969 $PACKER_VCC_NET
.sym 18972 dat[10]
.sym 18973 adr[7]
.sym 18974 dat[11]
.sym 18975 dat[2]
.sym 18976 $PACKER_VCC_NET
.sym 18977 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 18979 adr[7]
.sym 18980 $PACKER_VCC_NET
.sym 18981 wb_mem_rdt[14]
.sym 18982 dat[7]
.sym 18983 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 18989 wb_mem_dat[7]
.sym 18991 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18992 dat[13]
.sym 18993 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18998 wb_mem_dat[8]
.sym 18999 $abc$8827$new_n1254_
.sym 19000 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 19001 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 19002 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19003 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 19006 from_ble[2]
.sym 19010 rx_from_ble.data_index[1]
.sym 19011 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 19012 rx_from_ble.data_index[2]
.sym 19019 servant.wb_dbus_ack
.sym 19020 rx_from_ble.data_index[0]
.sym 19022 wb_mem_dat[8]
.sym 19024 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19025 servant.wb_dbus_ack
.sym 19034 rx_from_ble.data_index[0]
.sym 19035 rx_from_ble.data_index[1]
.sym 19036 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 19037 rx_from_ble.data_index[2]
.sym 19047 servant.wb_dbus_ack
.sym 19048 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 19049 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 19052 from_ble[2]
.sym 19053 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 19054 $abc$8827$new_n1254_
.sym 19055 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 19058 wb_mem_dat[7]
.sym 19059 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 19061 servant.wb_dbus_ack
.sym 19066 dat[13]
.sym 19068 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19071 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 19072 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19073 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 19074 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 19075 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 19076 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19077 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 19078 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 19082 $abc$8827$ram.we[1]_new_
.sym 19085 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 19086 dat[1]
.sym 19087 wb_mem_dat[8]
.sym 19088 $abc$8827$new_n1218_
.sym 19089 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 19090 dat[0]
.sym 19093 adr[3]
.sym 19094 wb_mem_dat[8]
.sym 19095 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19096 dat[4]
.sym 19097 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19098 dat[6]
.sym 19099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19100 adr[2]
.sym 19101 wb_mem_rdt[2]
.sym 19102 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19103 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 19105 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 19106 rx_from_ble.data_index[0]
.sym 19113 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 19114 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 19115 rx_from_ble.state[0]
.sym 19116 servant.mdu_rs1[31]
.sym 19118 wb_mem_rdt[6]
.sym 19119 servant.cpu.rf_ram_if.rcnt[0]
.sym 19120 servant.mdu_rs1[30]
.sym 19125 servant.cpu.rf_wreq
.sym 19127 wb_mem_rdt[2]
.sym 19132 servant.cpu.rf_rreq
.sym 19134 $PACKER_VCC_NET
.sym 19135 servant.timer.mtimecmp[13]
.sym 19136 wb_mem_rdt[7]
.sym 19137 $abc$8827$new_n1194_
.sym 19138 servant.wb_timer_rdt[2]
.sym 19139 servant.wb_timer_rdt[13]
.sym 19142 servant.wb_timer_rdt[6]
.sym 19143 servant.wb_timer_rdt[7]
.sym 19145 servant.cpu.rf_rreq
.sym 19147 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 19151 servant.cpu.rf_ram_if.rcnt[0]
.sym 19152 $PACKER_VCC_NET
.sym 19158 rx_from_ble.state[0]
.sym 19163 servant.mdu_rs1[30]
.sym 19164 wb_mem_rdt[2]
.sym 19165 servant.wb_timer_rdt[2]
.sym 19166 servant.mdu_rs1[31]
.sym 19169 servant.wb_timer_rdt[13]
.sym 19171 $abc$8827$new_n1194_
.sym 19172 servant.timer.mtimecmp[13]
.sym 19175 servant.mdu_rs1[30]
.sym 19176 servant.mdu_rs1[31]
.sym 19177 wb_mem_rdt[7]
.sym 19178 servant.wb_timer_rdt[7]
.sym 19181 wb_mem_rdt[6]
.sym 19182 servant.mdu_rs1[30]
.sym 19183 servant.mdu_rs1[31]
.sym 19184 servant.wb_timer_rdt[6]
.sym 19187 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 19190 servant.cpu.rf_rreq
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19193 servant.cpu.rf_wreq
.sym 19194 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 19195 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19196 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 19197 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 19198 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 19199 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 19200 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 19201 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 19204 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 19205 servant.timer.mtimecmp[15]
.sym 19210 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 19211 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 19217 $PACKER_VCC_NET
.sym 19219 dat[8]
.sym 19220 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 19221 servant.timer.mtimecmp[13]
.sym 19223 data_to_ble[1]
.sym 19225 servant.cpu.rreg0[3]
.sym 19226 servant.cpu.rreg0[2]
.sym 19227 adr[4]
.sym 19228 $PACKER_VCC_NET
.sym 19229 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19235 servant.cpu.rreg0[2]
.sym 19236 servant.cpu.rreg0[0]
.sym 19237 servant.cpu.rreg0[1]
.sym 19238 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 19239 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 19241 servant.cpu.rreg0[3]
.sym 19242 wb_mem_rdt[13]
.sym 19249 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 19250 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 19251 wb_mem_rdt[14]
.sym 19252 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19253 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 19255 wb_mem_rdt[12]
.sym 19259 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 19261 servant.wb_ibus_ack
.sym 19262 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 19264 wb_mem_rdt[20]
.sym 19265 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 19266 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 19268 servant.cpu.rreg0[3]
.sym 19269 servant.wb_ibus_ack
.sym 19271 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 19274 servant.wb_ibus_ack
.sym 19275 servant.cpu.rreg0[1]
.sym 19276 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 19280 servant.cpu.rreg0[2]
.sym 19281 servant.wb_ibus_ack
.sym 19283 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 19286 wb_mem_rdt[13]
.sym 19287 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 19288 servant.wb_ibus_ack
.sym 19292 wb_mem_rdt[12]
.sym 19294 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 19295 servant.wb_ibus_ack
.sym 19298 servant.wb_ibus_ack
.sym 19299 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 19301 wb_mem_rdt[20]
.sym 19304 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 19305 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 19307 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19310 servant.cpu.rreg0[0]
.sym 19312 servant.wb_ibus_ack
.sym 19313 wb_mem_rdt[14]
.sym 19314 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 19315 i_clk$SB_IO_IN_$glb_clk
.sym 19317 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 19318 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 19319 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 19320 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 19321 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 19322 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 19323 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 19324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 19333 servant.cpu.rreg0[0]
.sym 19337 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 19341 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 19342 adr[8]
.sym 19343 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 19344 adr[7]
.sym 19345 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19346 adr[6]
.sym 19347 adr[5]
.sym 19348 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19349 servant.timer.mtimecmp[14]
.sym 19350 dat[9]
.sym 19352 adr[6]
.sym 19363 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19364 wb_mem_rdt[6]
.sym 19366 $abc$8827$ram.we[1]_new_
.sym 19367 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 19368 wb_mem_rdt[1]
.sym 19369 wb_mem_rdt[2]
.sym 19371 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19372 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19376 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 19379 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 19381 servant.timer.mtimecmp[13]
.sym 19385 $0\tx_active[0:0]
.sym 19387 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 19394 wb_mem_rdt[1]
.sym 19398 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 19400 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 19404 servant.timer.mtimecmp[13]
.sym 19409 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 19411 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19412 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19416 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19418 $abc$8827$ram.we[1]_new_
.sym 19423 $abc$8827$ram.we[1]_new_
.sym 19424 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 19429 wb_mem_rdt[6]
.sym 19436 wb_mem_rdt[2]
.sym 19437 $0\tx_active[0:0]
.sym 19438 wb_clk_$glb_clk
.sym 19440 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 19441 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 19442 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 19443 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19444 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 19445 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 19447 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 19451 servant.timer.mtimecmp[20]
.sym 19452 rx_from_ble.data_index[1]
.sym 19453 adr[2]
.sym 19455 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 19457 adr[8]
.sym 19460 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 19461 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 19462 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 19464 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19465 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19467 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19468 dat[10]
.sym 19469 dat[0]
.sym 19470 dat[11]
.sym 19471 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 19472 $PACKER_VCC_NET
.sym 19473 wb_mem_rdt[14]
.sym 19474 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19475 dat[2]
.sym 19481 wb_mem_rdt[0]
.sym 19482 $abc$8827$ram.we[0]_new_
.sym 19490 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 19491 servant.wb_timer_rdt[15]
.sym 19492 wb_mem_rdt[5]
.sym 19493 sel[1]
.sym 19499 $0\tx_active[0:0]
.sym 19503 servant.wb_timer_rdt[14]
.sym 19504 servant.timer.mtimecmp[20]
.sym 19508 servant.timer.mtimecmp[15]
.sym 19509 servant.timer.mtimecmp[14]
.sym 19512 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 19514 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 19517 sel[1]
.sym 19521 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 19522 $abc$8827$ram.we[0]_new_
.sym 19526 servant.timer.mtimecmp[15]
.sym 19533 wb_mem_rdt[0]
.sym 19539 servant.timer.mtimecmp[20]
.sym 19544 servant.timer.mtimecmp[14]
.sym 19545 servant.wb_timer_rdt[14]
.sym 19546 servant.wb_timer_rdt[15]
.sym 19547 servant.timer.mtimecmp[15]
.sym 19552 wb_mem_rdt[5]
.sym 19556 servant.timer.mtimecmp[14]
.sym 19560 $0\tx_active[0:0]
.sym 19561 wb_clk_$glb_clk
.sym 19563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 19564 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 19565 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 19566 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19567 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 19568 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19569 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 19570 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 19573 dat[21]
.sym 19575 wb_mem_rdt[0]
.sym 19577 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19578 dat[1]
.sym 19582 adr[3]
.sym 19585 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 19587 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 19588 $PACKER_VCC_NET
.sym 19589 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 19590 dat[6]
.sym 19591 dat[4]
.sym 19592 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19594 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19595 servant.timer.mtimecmp[15]
.sym 19597 dat[7]
.sym 19604 servant.timer.mtimecmp[6]
.sym 19605 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 19606 servant.timer.mtimecmp[15]
.sym 19608 servant.timer.mtimecmp[18]
.sym 19609 servant.wb_timer_rdt[14]
.sym 19612 $abc$8827$ram.we[1]_new_
.sym 19614 servant.wb_timer_rdt[6]
.sym 19618 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 19619 servant.wb_timer_rdt[15]
.sym 19620 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19621 servant.timer.mtimecmp[14]
.sym 19622 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 19624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19628 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19629 sel[0]
.sym 19630 servant.wb_timer_rdt[18]
.sym 19632 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19634 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19638 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19643 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 19644 sel[0]
.sym 19649 servant.timer.mtimecmp[6]
.sym 19650 servant.wb_timer_rdt[18]
.sym 19651 servant.timer.mtimecmp[18]
.sym 19652 servant.wb_timer_rdt[6]
.sym 19655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19657 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19658 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 19661 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19662 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 19668 servant.timer.mtimecmp[18]
.sym 19673 servant.timer.mtimecmp[15]
.sym 19674 servant.wb_timer_rdt[14]
.sym 19675 servant.wb_timer_rdt[15]
.sym 19676 servant.timer.mtimecmp[14]
.sym 19679 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19681 $abc$8827$ram.we[1]_new_
.sym 19686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 19687 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19688 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 19689 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 19690 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 19691 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 19692 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 19693 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 19697 dat[29]
.sym 19699 adr[3]
.sym 19701 wb_mem_dat[14]
.sym 19702 servant.wb_timer_rdt[6]
.sym 19709 adr[4]
.sym 19710 servant.timer.mtimecmp[27]
.sym 19711 dat[8]
.sym 19712 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19713 adr[4]
.sym 19714 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19715 dat[4]
.sym 19716 data_to_ble[7]
.sym 19717 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19718 adr[9]
.sym 19719 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19720 servant.timer.mtimecmp[13]
.sym 19721 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 19727 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 19728 $abc$8827$new_n1400_
.sym 19729 $abc$8827$new_n1210_
.sym 19730 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5509[2]_new_inv_
.sym 19731 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 19732 $abc$8827$new_n1211_
.sym 19733 $abc$8827$new_n1212_
.sym 19734 wb_mem_rdt[7]
.sym 19736 $abc$8827$ram.we[0]_new_
.sym 19738 $0\tx_active[0:0]
.sym 19739 servant.timer.mtimecmp[31]
.sym 19741 wb_mem_rdt[4]
.sym 19742 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 19744 $abc$8827$auto$alumacc.cc:490:replace_alu$1300[24]_new_inv_
.sym 19748 wb_mem_rdt[3]
.sym 19749 servant.wb_timer_rdt[30]
.sym 19750 servant.wb_timer_rdt[31]
.sym 19752 servant.timer.mtimecmp[30]
.sym 19755 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19757 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 19760 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 19761 $abc$8827$new_n1400_
.sym 19762 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 19763 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5509[2]_new_inv_
.sym 19768 wb_mem_rdt[3]
.sym 19772 servant.timer.mtimecmp[30]
.sym 19773 servant.wb_timer_rdt[31]
.sym 19774 servant.wb_timer_rdt[30]
.sym 19775 servant.timer.mtimecmp[31]
.sym 19778 wb_mem_rdt[4]
.sym 19784 $abc$8827$new_n1212_
.sym 19785 $abc$8827$new_n1211_
.sym 19786 $abc$8827$new_n1210_
.sym 19787 $abc$8827$auto$alumacc.cc:490:replace_alu$1300[24]_new_inv_
.sym 19790 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 19791 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 19797 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19798 $abc$8827$ram.we[0]_new_
.sym 19804 wb_mem_rdt[7]
.sym 19806 $0\tx_active[0:0]
.sym 19807 wb_clk_$glb_clk
.sym 19809 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 19810 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 19811 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 19812 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19813 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 19814 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19815 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 19816 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 19818 servant.timer.mtimecmp[30]
.sym 19819 servant.timer.mtimecmp[30]
.sym 19824 $0\tx_active[0:0]
.sym 19825 wb_mem_dat[15]
.sym 19827 adr[3]
.sym 19829 wb_mem_rdt[4]
.sym 19832 adr[6]
.sym 19833 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 19834 adr[7]
.sym 19835 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 19836 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19837 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19838 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 19839 adr[5]
.sym 19840 adr[7]
.sym 19841 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 19842 dat[9]
.sym 19843 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 19844 adr[6]
.sym 19850 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19851 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19853 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 19854 servant.timer.mtimecmp[26]
.sym 19855 servant.wb_timer_rdt[26]
.sym 19856 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19857 servant.wb_timer_rdt[27]
.sym 19858 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19859 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 19860 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19862 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19864 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19866 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19867 wb_mem_dat[16]
.sym 19870 servant.timer.mtimecmp[27]
.sym 19871 wb_mem_dat[15]
.sym 19872 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19873 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19874 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19875 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19886 wb_mem_dat[16]
.sym 19889 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19890 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19891 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19892 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19895 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 19896 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19901 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19902 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19903 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19904 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19907 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19909 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 19910 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 19913 servant.wb_timer_rdt[27]
.sym 19914 servant.timer.mtimecmp[26]
.sym 19915 servant.wb_timer_rdt[26]
.sym 19916 servant.timer.mtimecmp[27]
.sym 19922 wb_mem_dat[15]
.sym 19925 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19927 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19929 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 19930 i_clk$SB_IO_IN_$glb_clk
.sym 19931 wb_rst_$glb_sr
.sym 19932 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 19933 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19934 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19935 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19936 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 19937 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19938 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19939 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 19944 wb_mem_rdt[7]
.sym 19946 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 19947 adr[2]
.sym 19948 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19949 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 19950 servant.timer.mtimecmp[26]
.sym 19951 servant.wb_timer_rdt[25]
.sym 19952 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19955 servant.wb_timer_rdt[29]
.sym 19956 wb_mem_dat[18]
.sym 19957 wb_mem_rdt[14]
.sym 19958 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19959 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19960 dat[10]
.sym 19961 dat[15]
.sym 19962 dat[7]
.sym 19963 dat[2]
.sym 19964 dat[0]
.sym 19965 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 19966 dat[11]
.sym 19967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19973 $abc$8827$ram.we[1]_new_
.sym 19975 servant.cpu.cpu.bufreg_en
.sym 19976 $abc$8827$new_n1406_
.sym 19977 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19978 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 19979 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19980 $abc$8827$new_n1411_
.sym 19982 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 19983 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 19984 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 19985 $abc$8827$new_n1412_
.sym 19986 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19987 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19988 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 19991 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 19992 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19993 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19996 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 20000 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20002 servant.mdu_rs1[4]
.sym 20003 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 20004 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 20008 servant.mdu_rs1[4]
.sym 20014 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 20015 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20019 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 20020 $abc$8827$ram.we[1]_new_
.sym 20024 $abc$8827$new_n1412_
.sym 20025 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 20026 $abc$8827$new_n1411_
.sym 20027 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 20030 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20031 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 20032 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20033 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 20036 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 20037 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 20038 $abc$8827$new_n1406_
.sym 20039 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 20043 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 20044 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 20049 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 20051 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20052 servant.cpu.cpu.bufreg_en
.sym 20053 i_clk$SB_IO_IN_$glb_clk
.sym 20055 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 20056 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 20057 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 20058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 20059 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 20060 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 20061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 20062 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 20065 $PACKER_VCC_NET
.sym 20066 dat[19]
.sym 20067 $PACKER_VCC_NET
.sym 20068 adr[8]
.sym 20073 $PACKER_VCC_NET
.sym 20074 adr[2]
.sym 20075 adr[3]
.sym 20078 wb_mem_dat[21]
.sym 20079 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 20080 adr[3]
.sym 20081 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 20082 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 20083 dat[6]
.sym 20084 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 20085 $PACKER_VCC_NET
.sym 20086 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 20087 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 20088 dat[4]
.sym 20089 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20090 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 20096 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20097 servant.wb_timer_rdt[14]
.sym 20098 servant.mdu_rs1[31]
.sym 20099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 20104 wb_mem_dat[20]
.sym 20107 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 20108 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 20110 $abc$8827$ram.we[0]_new_
.sym 20111 servant.mdu_rs1[30]
.sym 20112 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20113 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 20115 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20116 servant.timer.mtimecmp[26]
.sym 20117 wb_mem_rdt[14]
.sym 20118 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 20122 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 20123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 20124 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20125 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 20127 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 20129 servant.timer.mtimecmp[26]
.sym 20135 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 20136 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20137 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20138 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 20141 servant.mdu_rs1[31]
.sym 20142 servant.wb_timer_rdt[14]
.sym 20143 servant.mdu_rs1[30]
.sym 20144 wb_mem_rdt[14]
.sym 20147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 20148 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20149 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 20150 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20153 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20154 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 20155 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20156 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 20161 $abc$8827$ram.we[0]_new_
.sym 20162 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 20166 wb_mem_dat[20]
.sym 20171 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20172 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 20173 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20174 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 20175 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 20176 i_clk$SB_IO_IN_$glb_clk
.sym 20177 wb_rst_$glb_sr
.sym 20178 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 20179 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 20180 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 20181 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 20182 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 20183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 20184 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 20185 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 20190 adr[4]
.sym 20193 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 20194 servant.mdu_rs1[31]
.sym 20195 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20197 wb_mem_rdt[12]
.sym 20199 adr[6]
.sym 20202 adr[4]
.sym 20203 wb_mem_dat[17]
.sym 20204 dat[8]
.sym 20205 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20206 dat[20]
.sym 20209 adr[9]
.sym 20210 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 20211 servant.timer.mtimecmp[13]
.sym 20212 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 20213 dat[21]
.sym 20219 servant.mdu_rs1[30]
.sym 20220 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 20221 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 20222 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20223 $abc$8827$new_n1603_
.sym 20225 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20226 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20227 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 20228 $abc$8827$new_n1604_
.sym 20230 $abc$8827$ram.we[0]_new_
.sym 20231 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20233 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 20234 servant.mdu_rs1[31]
.sym 20238 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 20239 $abc$8827$ram.we[1]_new_
.sym 20241 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 20242 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 20244 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 20245 servant.wb_timer_rdt[9]
.sym 20249 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20250 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 20252 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 20255 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20259 $abc$8827$ram.we[0]_new_
.sym 20260 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20264 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20265 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 20266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 20267 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20271 $abc$8827$ram.we[1]_new_
.sym 20272 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20277 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 20278 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 20282 servant.wb_timer_rdt[9]
.sym 20283 servant.mdu_rs1[30]
.sym 20284 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 20285 servant.mdu_rs1[31]
.sym 20288 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 20289 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20294 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 20295 $abc$8827$new_n1603_
.sym 20296 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 20297 $abc$8827$new_n1604_
.sym 20301 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 20302 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 20303 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 20304 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 20305 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 20306 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 20307 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 20308 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 20309 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20310 dat[3]
.sym 20313 adr[2]
.sym 20315 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 20316 adr[6]
.sym 20319 adr[3]
.sym 20321 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20322 servant.mdu_rs1[31]
.sym 20323 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 20324 $PACKER_VCC_NET
.sym 20325 wb_mem_dat[20]
.sym 20326 adr[5]
.sym 20327 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 20328 dat[23]
.sym 20329 $PACKER_VCC_NET
.sym 20330 adr[6]
.sym 20331 adr[5]
.sym 20332 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 20333 dat[9]
.sym 20334 adr[8]
.sym 20335 $PACKER_VCC_NET
.sym 20336 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 20342 wb_mem_dat[30]
.sym 20345 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 20346 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 20348 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20350 servant.wb_timer_rdt[11]
.sym 20351 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 20352 $abc$8827$new_n1590_
.sym 20353 $abc$8827$new_n1589_
.sym 20354 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20355 servant.mdu_rs1[30]
.sym 20356 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 20357 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 20358 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 20359 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 20360 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 20362 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 20363 servant.mdu_rs1[31]
.sym 20366 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20367 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 20368 wb_mem_dat[26]
.sym 20371 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 20375 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 20376 $abc$8827$new_n1590_
.sym 20377 $abc$8827$new_n1589_
.sym 20378 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 20382 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 20383 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 20384 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 20388 wb_mem_dat[26]
.sym 20393 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20394 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 20395 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20396 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 20399 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 20400 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 20401 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 20406 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 20408 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20411 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 20412 servant.mdu_rs1[31]
.sym 20413 servant.mdu_rs1[30]
.sym 20414 servant.wb_timer_rdt[11]
.sym 20418 wb_mem_dat[30]
.sym 20421 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 20422 i_clk$SB_IO_IN_$glb_clk
.sym 20423 wb_rst_$glb_sr
.sym 20424 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 20425 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 20426 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20427 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 20428 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 20429 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 20430 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 20431 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 20438 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 20440 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 20441 adr[8]
.sym 20442 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20443 servant.mdu_rs1[30]
.sym 20444 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20446 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 20448 wb_mem_dat[18]
.sym 20449 dat[10]
.sym 20451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 20452 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 20455 adr[7]
.sym 20456 wb_mem_dat[31]
.sym 20459 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 20465 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20466 wb_mem_dat[19]
.sym 20468 $abc$8827$ram.we[2]_new_
.sym 20469 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20472 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20474 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20476 $abc$8827$ram.we[3]_new_
.sym 20477 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 20478 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20480 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 20483 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20485 wb_mem_dat[20]
.sym 20487 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 20492 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 20493 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20494 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 20495 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 20499 wb_mem_dat[19]
.sym 20504 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20505 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20506 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 20507 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 20512 wb_mem_dat[20]
.sym 20517 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20519 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 20523 $abc$8827$ram.we[2]_new_
.sym 20524 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20529 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20531 $abc$8827$ram.we[3]_new_
.sym 20534 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 20537 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 20540 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20541 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 20542 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20543 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20544 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20545 wb_clk_$glb_clk
.sym 20547 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 20548 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 20549 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 20550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 20551 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20552 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 20553 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 20554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 20560 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 20561 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 20563 dat[22]
.sym 20564 $abc$8827$ram.we[3]_new_
.sym 20565 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 20567 adr[3]
.sym 20569 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20571 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20572 $PACKER_VCC_NET
.sym 20577 $PACKER_VCC_NET
.sym 20582 adr[7]
.sym 20590 wb_mem_dat[29]
.sym 20591 wb_mem_dat[26]
.sym 20598 wb_mem_dat[25]
.sym 20599 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20604 wb_mem_dat[30]
.sym 20608 wb_mem_dat[18]
.sym 20609 wb_mem_dat[21]
.sym 20616 wb_mem_dat[31]
.sym 20622 wb_mem_dat[25]
.sym 20629 wb_mem_dat[26]
.sym 20634 wb_mem_dat[31]
.sym 20641 wb_mem_dat[21]
.sym 20647 wb_mem_dat[29]
.sym 20652 wb_mem_dat[30]
.sym 20657 wb_mem_dat[18]
.sym 20667 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20668 wb_clk_$glb_clk
.sym 20683 adr[6]
.sym 20686 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20689 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 20693 dat[21]
.sym 20695 adr[4]
.sym 20698 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 20701 adr[9]
.sym 20709 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 20777 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 20789 adr[2]
.sym 20792 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 20793 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 20798 $PACKER_VCC_NET
.sym 20810 adr[6]
.sym 20811 dat[0]
.sym 20812 dat[7]
.sym 20813 adr[7]
.sym 20816 dat[5]
.sym 20817 dat[6]
.sym 20818 dat[2]
.sym 20821 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20823 $PACKER_VCC_NET
.sym 20824 dat[4]
.sym 20828 dat[1]
.sym 20829 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20830 adr[4]
.sym 20831 adr[3]
.sym 20832 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20833 adr[9]
.sym 20836 adr[5]
.sym 20837 adr[2]
.sym 20839 adr[8]
.sym 20841 dat[3]
.sym 20846 $abc$8827$new_n1223_
.sym 20847 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 20848 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 20849 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 20850 $abc$8827$new_n1234_
.sym 20851 from_ble[5]
.sym 20852 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 20854 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20855 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20856 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20857 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20858 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20859 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20860 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20861 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 i_clk$SB_IO_IN_$glb_clk
.sym 20874 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20886 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 20887 dat[15]
.sym 20888 dat[2]
.sym 20890 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 20891 adr[7]
.sym 20892 $PACKER_VCC_NET
.sym 20895 $PACKER_VCC_NET
.sym 20905 adr[3]
.sym 20906 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 20907 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 20910 dat[9]
.sym 20918 dat[13]
.sym 20921 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 20924 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 20925 rx_from_ble.data_index[2]
.sym 20927 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 20929 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 20930 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 20935 dat[9]
.sym 20936 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 20937 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 20942 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 20952 adr[2]
.sym 20955 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20956 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20957 dat[12]
.sym 20960 adr[3]
.sym 20961 adr[4]
.sym 20963 adr[6]
.sym 20966 dat[8]
.sym 20967 dat[9]
.sym 20968 adr[8]
.sym 20971 dat[14]
.sym 20972 dat[13]
.sym 20973 adr[7]
.sym 20974 dat[11]
.sym 20975 adr[9]
.sym 20978 adr[5]
.sym 20979 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 20980 dat[10]
.sym 20981 $PACKER_VCC_NET
.sym 20983 dat[15]
.sym 20984 $abc$8827$new_n1229_
.sym 20985 from_ble[6]
.sym 20986 from_ble[2]
.sym 20987 from_ble[7]
.sym 20988 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 20989 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 20990 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 20991 adr[9]
.sym 20992 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20993 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20994 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20995 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20996 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20997 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20998 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 20999 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 i_clk$SB_IO_IN_$glb_clk
.sym 21012 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21024 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 21025 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 21029 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 21032 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 21034 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 21038 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 21040 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 21041 dat[3]
.sym 21042 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 21044 dat[1]
.sym 21045 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 21047 dat[1]
.sym 21048 dat[12]
.sym 21054 adr[4]
.sym 21056 dat[3]
.sym 21058 $PACKER_VCC_NET
.sym 21059 adr[3]
.sym 21060 dat[1]
.sym 21061 adr[9]
.sym 21062 dat[0]
.sym 21064 adr[5]
.sym 21065 adr[6]
.sym 21070 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21072 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21075 dat[4]
.sym 21076 dat[5]
.sym 21077 dat[6]
.sym 21078 adr[7]
.sym 21080 dat[2]
.sym 21081 dat[7]
.sym 21083 adr[8]
.sym 21084 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21085 adr[2]
.sym 21093 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 21094 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21095 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21096 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21097 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21098 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21099 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21100 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21101 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 i_clk$SB_IO_IN_$glb_clk
.sym 21114 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 21129 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 21134 $PACKER_VCC_NET
.sym 21136 dat[8]
.sym 21138 adr[4]
.sym 21139 from_ble[2]
.sym 21140 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 21141 adr[3]
.sym 21142 from_ble[7]
.sym 21145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 21147 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 21148 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 21151 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 21156 adr[8]
.sym 21159 adr[7]
.sym 21160 $PACKER_VCC_NET
.sym 21161 dat[14]
.sym 21162 dat[11]
.sym 21163 adr[9]
.sym 21164 adr[3]
.sym 21166 adr[5]
.sym 21167 adr[6]
.sym 21168 dat[10]
.sym 21169 dat[9]
.sym 21170 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21174 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21176 adr[2]
.sym 21180 dat[8]
.sym 21181 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21183 dat[15]
.sym 21185 adr[4]
.sym 21186 dat[12]
.sym 21187 dat[13]
.sym 21188 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 21189 tx_to_ble.clock_count[2]
.sym 21190 tx_to_ble.clock_count[5]
.sym 21191 $abc$8827$new_n1871_
.sym 21192 tx_to_ble.clock_count[4]
.sym 21193 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 21194 tx_to_ble.clock_count[6]
.sym 21195 tx_to_ble.clock_count[0]
.sym 21196 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21197 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21198 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21199 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21200 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21201 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21202 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21203 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 i_clk$SB_IO_IN_$glb_clk
.sym 21216 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21227 $PACKER_VCC_NET
.sym 21228 $PACKER_VCC_NET
.sym 21229 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 21230 adr[8]
.sym 21232 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 21234 tx_active
.sym 21235 adr[6]
.sym 21242 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 21243 adr[9]
.sym 21244 dat[5]
.sym 21245 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 21246 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 21247 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 21248 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 21249 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 21250 dat[8]
.sym 21251 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 21252 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 21253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 21258 dat[7]
.sym 21263 dat[4]
.sym 21265 dat[6]
.sym 21266 adr[7]
.sym 21267 adr[2]
.sym 21268 dat[2]
.sym 21270 dat[0]
.sym 21271 $PACKER_VCC_NET
.sym 21273 dat[1]
.sym 21274 adr[4]
.sym 21275 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21276 dat[5]
.sym 21277 adr[9]
.sym 21279 adr[3]
.sym 21280 dat[3]
.sym 21283 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21284 adr[5]
.sym 21285 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21287 adr[8]
.sym 21289 adr[6]
.sym 21290 rx_from_ble.data_index[0]
.sym 21291 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21292 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21293 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21294 rx_from_ble.data_index[1]
.sym 21295 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 21296 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21297 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21298 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21299 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21300 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21301 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21302 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21303 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21304 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21305 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 i_clk$SB_IO_IN_$glb_clk
.sym 21318 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21330 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 21332 adr[7]
.sym 21333 dat[10]
.sym 21338 dat[0]
.sym 21342 dat[7]
.sym 21345 wb_mem_rdt[7]
.sym 21346 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 21347 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 21348 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 21349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 21350 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 21351 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 21352 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 21354 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21355 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 21363 adr[7]
.sym 21364 adr[2]
.sym 21365 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21366 adr[8]
.sym 21368 adr[3]
.sym 21371 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21373 adr[4]
.sym 21376 dat[9]
.sym 21378 dat[11]
.sym 21379 dat[14]
.sym 21380 adr[6]
.sym 21381 adr[9]
.sym 21383 adr[5]
.sym 21384 dat[10]
.sym 21385 dat[15]
.sym 21386 dat[12]
.sym 21387 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 21388 dat[8]
.sym 21389 $PACKER_VCC_NET
.sym 21391 dat[13]
.sym 21392 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 21393 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21394 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 21395 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21396 wb_mem_rdt[0]
.sym 21397 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 21398 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21399 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 21400 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21401 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21402 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21403 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21404 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21405 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21406 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21407 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 i_clk$SB_IO_IN_$glb_clk
.sym 21420 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21433 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 21437 dat[7]
.sym 21441 rx_from_ble.data_index[0]
.sym 21443 tx_to_ble.data_index[0]
.sym 21445 tx_to_ble.data_index[1]
.sym 21446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 21448 dat[12]
.sym 21449 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21450 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 21451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 21452 dat[12]
.sym 21453 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 21454 dat[3]
.sym 21455 dat[1]
.sym 21456 wb_mem_dat[18]
.sym 21457 dat[13]
.sym 21462 adr[4]
.sym 21464 dat[3]
.sym 21468 dat[1]
.sym 21469 adr[7]
.sym 21470 adr[3]
.sym 21472 adr[5]
.sym 21473 dat[5]
.sym 21475 adr[8]
.sym 21477 adr[6]
.sym 21479 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21483 adr[9]
.sym 21484 dat[7]
.sym 21485 dat[6]
.sym 21486 dat[4]
.sym 21487 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21488 dat[2]
.sym 21489 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21490 dat[0]
.sym 21491 $PACKER_VCC_NET
.sym 21493 adr[2]
.sym 21494 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 21495 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 21496 servant.timer.mtimecmp[14]
.sym 21497 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 21498 servant.timer.mtimecmp[18]
.sym 21499 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 21500 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 21501 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 21502 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21503 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21504 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21505 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21506 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21507 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21508 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21509 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 i_clk$SB_IO_IN_$glb_clk
.sym 21522 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21536 data_to_ble[7]
.sym 21542 data_to_ble[1]
.sym 21544 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 21548 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 21549 servant.wb_timer_rdt[9]
.sym 21551 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 21552 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 21553 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 21554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 21555 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 21556 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 21557 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 21558 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 21559 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 21564 dat[9]
.sym 21566 dat[11]
.sym 21568 adr[4]
.sym 21570 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21571 adr[5]
.sym 21572 dat[10]
.sym 21573 adr[6]
.sym 21574 adr[7]
.sym 21575 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21576 adr[3]
.sym 21577 adr[8]
.sym 21578 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21581 adr[9]
.sym 21583 dat[14]
.sym 21584 adr[2]
.sym 21585 dat[8]
.sym 21590 dat[12]
.sym 21591 dat[15]
.sym 21593 $PACKER_VCC_NET
.sym 21595 dat[13]
.sym 21596 $abc$8827$new_n1668_
.sym 21597 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 21598 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 21599 $abc$8827$new_n1394_
.sym 21600 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 21601 wb_mem_dat[15]
.sym 21602 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 21603 wb_mem_rdt[4]
.sym 21604 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21605 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21606 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21607 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21608 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21609 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21610 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21611 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 i_clk$SB_IO_IN_$glb_clk
.sym 21624 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21638 adr[8]
.sym 21639 adr[6]
.sym 21641 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 21645 adr[8]
.sym 21647 adr[5]
.sym 21649 servant.timer.mtimecmp[14]
.sym 21650 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 21651 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 21652 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 21653 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 21654 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 21655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 21656 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 21658 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 21659 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 21660 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 21661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 21667 adr[3]
.sym 21670 adr[6]
.sym 21671 adr[7]
.sym 21672 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21673 dat[6]
.sym 21674 dat[4]
.sym 21676 dat[2]
.sym 21677 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21678 dat[0]
.sym 21679 $PACKER_VCC_NET
.sym 21680 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21681 dat[7]
.sym 21682 dat[1]
.sym 21683 adr[9]
.sym 21684 adr[4]
.sym 21688 adr[8]
.sym 21692 adr[5]
.sym 21693 adr[2]
.sym 21695 dat[5]
.sym 21697 dat[3]
.sym 21698 $abc$8827$new_n1418_
.sym 21699 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 21700 $abc$8827$new_n2042_
.sym 21701 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 21702 wb_mem_rdt[7]
.sym 21703 $abc$8827$new_n2044_
.sym 21704 $abc$8827$new_n1971_
.sym 21705 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 21706 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21707 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21708 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21709 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21710 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21711 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21712 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21713 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 i_clk$SB_IO_IN_$glb_clk
.sym 21726 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21727 dat[0]
.sym 21728 dat[1]
.sym 21729 dat[2]
.sym 21730 dat[3]
.sym 21731 dat[4]
.sym 21732 dat[5]
.sym 21733 dat[6]
.sym 21734 dat[7]
.sym 21735 $PACKER_VCC_NET
.sym 21740 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 21741 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21745 wb_mem_rdt[4]
.sym 21747 adr[7]
.sym 21749 dat[7]
.sym 21752 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 21753 wb_mem_rdt[7]
.sym 21754 adr[8]
.sym 21755 $abc$8827$new_n1667_
.sym 21756 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 21757 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 21758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 21759 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 21760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 21761 servant.wb_timer_rdt[31]
.sym 21762 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 21763 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 21769 adr[7]
.sym 21772 $PACKER_VCC_NET
.sym 21773 dat[8]
.sym 21774 adr[2]
.sym 21775 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21776 adr[3]
.sym 21777 adr[8]
.sym 21780 adr[9]
.sym 21783 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21784 dat[9]
.sym 21786 adr[6]
.sym 21787 dat[14]
.sym 21788 adr[4]
.sym 21790 dat[13]
.sym 21791 adr[5]
.sym 21792 dat[10]
.sym 21793 dat[11]
.sym 21794 dat[12]
.sym 21795 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 21799 dat[15]
.sym 21800 $abc$8827$new_n1424_
.sym 21801 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 21802 $abc$8827$new_n2043_
.sym 21803 servant.timer.mtimecmp[9]
.sym 21804 servant.timer.mtimecmp[31]
.sym 21805 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 21806 servant.timer.mtimecmp[27]
.sym 21807 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 21808 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21809 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21810 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21811 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21812 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21813 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21814 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21815 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 i_clk$SB_IO_IN_$glb_clk
.sym 21828 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[10]
.sym 21831 dat[11]
.sym 21832 dat[12]
.sym 21833 dat[13]
.sym 21834 dat[14]
.sym 21835 dat[15]
.sym 21836 dat[8]
.sym 21837 dat[9]
.sym 21841 adr[2]
.sym 21842 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 21843 adr[7]
.sym 21844 tx_to_ble.data_index[0]
.sym 21846 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 21848 $PACKER_VCC_NET
.sym 21851 $PACKER_VCC_NET
.sym 21852 adr[3]
.sym 21853 adr[8]
.sym 21854 dat[5]
.sym 21855 dat[12]
.sym 21856 dat[13]
.sym 21857 dat[13]
.sym 21858 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 21859 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 21860 dat[12]
.sym 21861 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 21863 dat[1]
.sym 21864 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21865 dat[3]
.sym 21870 adr[2]
.sym 21871 adr[9]
.sym 21872 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21873 adr[3]
.sym 21874 adr[8]
.sym 21875 adr[7]
.sym 21879 dat[5]
.sym 21880 adr[5]
.sym 21881 adr[4]
.sym 21882 dat[4]
.sym 21883 $PACKER_VCC_NET
.sym 21885 adr[6]
.sym 21886 dat[1]
.sym 21887 dat[0]
.sym 21888 dat[3]
.sym 21891 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21894 dat[6]
.sym 21899 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21900 dat[2]
.sym 21901 dat[7]
.sym 21902 $abc$8827$new_n1436_
.sym 21903 $abc$8827$new_n1667_
.sym 21904 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 21905 $abc$8827$new_n1423_
.sym 21906 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 21907 $abc$8827$new_n1393_
.sym 21908 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 21909 dat[9]
.sym 21910 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21911 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21912 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21913 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21914 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21915 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21916 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21917 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 i_clk$SB_IO_IN_$glb_clk
.sym 21930 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21931 dat[0]
.sym 21932 dat[1]
.sym 21933 dat[2]
.sym 21934 dat[3]
.sym 21935 dat[4]
.sym 21936 dat[5]
.sym 21937 dat[6]
.sym 21938 dat[7]
.sym 21939 $PACKER_VCC_NET
.sym 21945 servant.timer.mtimecmp[27]
.sym 21946 adr[5]
.sym 21947 adr[4]
.sym 21948 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21952 wb_mem_dat[29]
.sym 21953 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 21954 servant.timer.mtimecmp[13]
.sym 21956 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 21957 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 21958 servant.timer.mtimecmp[9]
.sym 21959 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 21960 adr[2]
.sym 21961 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 21962 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 21963 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 21964 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 21965 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 21967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 21974 adr[6]
.sym 21976 $PACKER_VCC_NET
.sym 21978 dat[11]
.sym 21980 dat[10]
.sym 21981 dat[15]
.sym 21982 adr[5]
.sym 21983 adr[8]
.sym 21985 adr[4]
.sym 21989 adr[7]
.sym 21990 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21991 dat[14]
.sym 21992 adr[2]
.sym 21993 dat[12]
.sym 21994 dat[13]
.sym 21996 adr[3]
.sym 21998 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21999 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 22000 adr[9]
.sym 22002 dat[8]
.sym 22003 dat[9]
.sym 22004 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 22005 wb_mem_rdt[14]
.sym 22006 wb_mem_dat[9]
.sym 22007 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 22008 $abc$8827$new_n1430_
.sym 22009 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 22010 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 22011 $abc$8827$new_n1442_
.sym 22012 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22013 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22014 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22015 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22016 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22017 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22018 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22019 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 i_clk$SB_IO_IN_$glb_clk
.sym 22032 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[10]
.sym 22035 dat[11]
.sym 22036 dat[12]
.sym 22037 dat[13]
.sym 22038 dat[14]
.sym 22039 dat[15]
.sym 22040 dat[8]
.sym 22041 dat[9]
.sym 22048 adr[5]
.sym 22051 dat[9]
.sym 22052 $PACKER_VCC_NET
.sym 22054 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 22056 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 22057 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 22058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 22059 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 22060 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 22062 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 22064 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 22065 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 22066 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 22067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 22068 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 22069 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22075 adr[3]
.sym 22076 dat[3]
.sym 22077 dat[0]
.sym 22078 $PACKER_VCC_NET
.sym 22079 dat[4]
.sym 22080 adr[6]
.sym 22082 dat[6]
.sym 22083 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22084 adr[7]
.sym 22085 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22087 adr[2]
.sym 22088 dat[2]
.sym 22089 dat[7]
.sym 22090 dat[1]
.sym 22095 adr[5]
.sym 22096 dat[5]
.sym 22097 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22099 adr[4]
.sym 22102 adr[9]
.sym 22103 adr[8]
.sym 22106 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 22107 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 22108 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 22109 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 22110 $abc$8827$new_n1596_
.sym 22111 $abc$8827$new_n1597_
.sym 22112 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 22113 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 22114 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22115 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22116 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22117 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22118 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22119 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22120 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22121 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 i_clk$SB_IO_IN_$glb_clk
.sym 22134 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22135 dat[0]
.sym 22136 dat[1]
.sym 22137 dat[2]
.sym 22138 dat[3]
.sym 22139 dat[4]
.sym 22140 dat[5]
.sym 22141 dat[6]
.sym 22142 dat[7]
.sym 22143 $PACKER_VCC_NET
.sym 22144 dat[15]
.sym 22148 dat[10]
.sym 22150 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 22152 adr[7]
.sym 22153 dat[0]
.sym 22154 dat[15]
.sym 22156 dat[11]
.sym 22157 wb_mem_rdt[14]
.sym 22160 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 22161 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 22164 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 22165 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 22166 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 22167 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 22169 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 22170 servant.cpu.rdata[1]
.sym 22171 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 22179 adr[9]
.sym 22180 adr[4]
.sym 22182 adr[8]
.sym 22184 adr[7]
.sym 22187 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 22189 adr[2]
.sym 22190 dat[8]
.sym 22192 dat[11]
.sym 22194 dat[13]
.sym 22195 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22196 adr[6]
.sym 22197 dat[10]
.sym 22198 dat[15]
.sym 22199 adr[5]
.sym 22200 dat[14]
.sym 22201 dat[9]
.sym 22202 dat[12]
.sym 22203 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22204 adr[3]
.sym 22205 $PACKER_VCC_NET
.sym 22208 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 22209 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 22210 $abc$8827$new_n1454_
.sym 22211 $abc$8827$new_n1447_
.sym 22212 $abc$8827$new_n1582_
.sym 22213 $abc$8827$new_n1453_
.sym 22214 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 22215 $abc$8827$new_n1583_
.sym 22216 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22217 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22218 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22219 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22220 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22221 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22222 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22223 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 i_clk$SB_IO_IN_$glb_clk
.sym 22236 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[10]
.sym 22239 dat[11]
.sym 22240 dat[12]
.sym 22241 dat[13]
.sym 22242 dat[14]
.sym 22243 dat[15]
.sym 22244 dat[8]
.sym 22245 dat[9]
.sym 22246 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 22250 $PACKER_VCC_NET
.sym 22251 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 22253 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 22255 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 22256 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 22260 adr[7]
.sym 22264 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 22266 dat[14]
.sym 22267 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 22268 dat[12]
.sym 22269 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 22271 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 22273 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 22278 dat[19]
.sym 22279 adr[9]
.sym 22280 dat[17]
.sym 22281 adr[3]
.sym 22282 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22283 adr[5]
.sym 22285 dat[22]
.sym 22286 dat[16]
.sym 22287 adr[4]
.sym 22288 dat[20]
.sym 22289 adr[6]
.sym 22290 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22291 adr[8]
.sym 22293 dat[23]
.sym 22296 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22301 adr[7]
.sym 22305 dat[21]
.sym 22307 $PACKER_VCC_NET
.sym 22308 dat[18]
.sym 22309 adr[2]
.sym 22310 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 22312 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 22313 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 22314 servant.mdu_rs1[10]
.sym 22315 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 22316 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 22317 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 22318 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22319 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22320 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22321 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22322 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22323 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22324 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22325 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22339 dat[16]
.sym 22340 dat[17]
.sym 22341 dat[18]
.sym 22342 dat[19]
.sym 22343 dat[20]
.sym 22344 dat[21]
.sym 22345 dat[22]
.sym 22346 dat[23]
.sym 22347 $PACKER_VCC_NET
.sym 22353 adr[9]
.sym 22354 dat[17]
.sym 22357 adr[6]
.sym 22360 wb_mem_dat[17]
.sym 22363 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 22364 adr[2]
.sym 22370 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 22371 adr[3]
.sym 22380 dat[25]
.sym 22381 dat[26]
.sym 22382 dat[31]
.sym 22383 adr[7]
.sym 22384 dat[29]
.sym 22385 dat[30]
.sym 22386 adr[6]
.sym 22388 adr[5]
.sym 22389 adr[2]
.sym 22391 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 22393 $PACKER_VCC_NET
.sym 22394 adr[3]
.sym 22400 dat[27]
.sym 22401 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22403 adr[9]
.sym 22404 dat[24]
.sym 22405 adr[4]
.sym 22406 dat[28]
.sym 22407 adr[8]
.sym 22409 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22416 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22417 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22418 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22419 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22420 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22421 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22422 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22423 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 i_clk$SB_IO_IN_$glb_clk
.sym 22436 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[26]
.sym 22439 dat[27]
.sym 22440 dat[28]
.sym 22441 dat[29]
.sym 22442 dat[30]
.sym 22443 dat[31]
.sym 22444 dat[24]
.sym 22445 dat[25]
.sym 22446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 22450 servant.mdu_rs1[11]
.sym 22465 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 22472 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 22544 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 22545 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 22546 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 22547 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 22548 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 22549 rx_from_ble.clock_count[6]
.sym 22555 dat[9]
.sym 22556 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22557 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 22558 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 22591 $PACKER_VCC_NET
.sym 22599 $PACKER_VCC_NET
.sym 22600 rx_from_ble.clock_count[4]
.sym 22602 rx_from_ble.clock_count[3]
.sym 22605 rx_from_ble.clock_count[0]
.sym 22606 rx_from_ble.clock_count[1]
.sym 22611 rx_from_ble.clock_count[5]
.sym 22612 rx_from_ble.clock_count[2]
.sym 22615 rx_from_ble.clock_count[6]
.sym 22616 $nextpnr_ICESTORM_LC_6$O
.sym 22618 rx_from_ble.clock_count[0]
.sym 22622 $auto$alumacc.cc:474:replace_alu$1312.C[2]
.sym 22624 rx_from_ble.clock_count[1]
.sym 22628 $auto$alumacc.cc:474:replace_alu$1312.C[3]
.sym 22630 rx_from_ble.clock_count[2]
.sym 22634 $auto$alumacc.cc:474:replace_alu$1312.C[4]
.sym 22636 rx_from_ble.clock_count[3]
.sym 22637 $PACKER_VCC_NET
.sym 22640 $auto$alumacc.cc:474:replace_alu$1312.C[5]
.sym 22642 $PACKER_VCC_NET
.sym 22643 rx_from_ble.clock_count[4]
.sym 22646 $auto$alumacc.cc:474:replace_alu$1312.C[6]
.sym 22648 rx_from_ble.clock_count[5]
.sym 22652 $nextpnr_ICESTORM_LC_7$I3
.sym 22655 rx_from_ble.clock_count[6]
.sym 22658 $nextpnr_ICESTORM_LC_7$COUT
.sym 22660 $PACKER_VCC_NET
.sym 22662 $nextpnr_ICESTORM_LC_7$I3
.sym 22670 rx_from_ble.clock_count[4]
.sym 22671 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 22672 rx_from_ble.clock_count[3]
.sym 22673 rx_from_ble.clock_count[5]
.sym 22674 rx_from_ble.clock_count[2]
.sym 22675 rx_from_ble.clock_count[0]
.sym 22676 rx_from_ble.clock_count[1]
.sym 22677 $abc$8827$new_n1237_
.sym 22680 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 22700 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22701 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22702 rx_from_ble.data_index[1]
.sym 22703 rx_from_ble.data_index[0]
.sym 22719 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22722 $abc$8827$new_n1236_
.sym 22725 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22726 dat[8]
.sym 22729 $PACKER_VCC_NET
.sym 22730 rx_from_ble.state[1]
.sym 22732 tx_to_ble.clock_count[3]
.sym 22736 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22742 $nextpnr_ICESTORM_LC_7$COUT
.sym 22748 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 22749 rx_from_ble.data_index[2]
.sym 22753 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 22754 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22757 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22758 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22759 rx_from_ble.data_index[0]
.sym 22760 rx_from_ble.data_index[1]
.sym 22761 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22762 rx_from_ble.clock_count[6]
.sym 22765 rx_from_ble.clock_count[3]
.sym 22766 $abc$8827$new_n1218_
.sym 22767 $abc$8827$new_n1234_
.sym 22768 rx_from_ble.clock_count[0]
.sym 22769 rx_from_ble.clock_count[1]
.sym 22771 rx_from_ble.clock_count[4]
.sym 22773 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22774 rx_from_ble.clock_count[5]
.sym 22775 rx_from_ble.clock_count[2]
.sym 22776 from_ble[5]
.sym 22780 rx_from_ble.data_index[2]
.sym 22781 rx_from_ble.data_index[0]
.sym 22782 rx_from_ble.data_index[1]
.sym 22783 $nextpnr_ICESTORM_LC_7$COUT
.sym 22786 rx_from_ble.clock_count[2]
.sym 22787 rx_from_ble.clock_count[3]
.sym 22788 rx_from_ble.clock_count[0]
.sym 22789 rx_from_ble.clock_count[1]
.sym 22792 $abc$8827$new_n1234_
.sym 22793 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22794 from_ble[5]
.sym 22795 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22801 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 22804 rx_from_ble.data_index[1]
.sym 22805 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22806 rx_from_ble.data_index[2]
.sym 22807 rx_from_ble.data_index[0]
.sym 22810 $abc$8827$new_n1218_
.sym 22811 from_ble[5]
.sym 22812 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22816 rx_from_ble.clock_count[6]
.sym 22817 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 22818 rx_from_ble.clock_count[5]
.sym 22819 rx_from_ble.clock_count[4]
.sym 22826 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22827 i_clk$SB_IO_IN_$glb_clk
.sym 22829 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 22831 dat[16]
.sym 22832 $abc$8827$new_n1218_
.sym 22834 $abc$8827$new_n1236_
.sym 22836 dat[8]
.sym 22840 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 22843 from_ble[5]
.sym 22853 $PACKER_GND_NET
.sym 22854 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 22856 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 22859 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22860 clock_gen.pll.rst_reg[1]
.sym 22863 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 22870 $abc$8827$new_n1223_
.sym 22871 from_ble[6]
.sym 22872 from_ble[2]
.sym 22874 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 22878 adr[9]
.sym 22880 rx_from_ble.data_index[2]
.sym 22881 from_ble[7]
.sym 22882 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 22885 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22886 rx_from_ble.state[0]
.sym 22887 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22888 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22889 $abc$8827$new_n1218_
.sym 22890 rx_from_ble.data_index[0]
.sym 22892 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22894 $abc$8827$new_n1229_
.sym 22895 rx_from_ble.state[1]
.sym 22897 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22898 rx_from_ble.data_index[1]
.sym 22899 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22904 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22905 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22906 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 22909 $abc$8827$new_n1218_
.sym 22911 from_ble[6]
.sym 22912 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22915 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22917 from_ble[2]
.sym 22918 $abc$8827$new_n1218_
.sym 22921 $abc$8827$new_n1218_
.sym 22922 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 22923 $abc$8827$new_n1229_
.sym 22924 from_ble[7]
.sym 22927 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22928 rx_from_ble.data_index[2]
.sym 22929 rx_from_ble.data_index[0]
.sym 22930 rx_from_ble.data_index[1]
.sym 22933 from_ble[6]
.sym 22934 $abc$8827$new_n1223_
.sym 22935 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22936 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22939 rx_from_ble.state[0]
.sym 22941 rx_from_ble.state[1]
.sym 22947 adr[9]
.sym 22949 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22952 rx_from_ble.state[0]
.sym 22953 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22954 $abc$8827$new_n1811_
.sym 22955 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 22956 $auto$ice40_ffinit.cc:140:execute$8424
.sym 22957 o_data$SB_IO_OUT
.sym 22958 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 22959 tx_to_ble.state[0]
.sym 22962 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 22963 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 22965 dat[13]
.sym 22966 rx_from_ble.data_index[2]
.sym 22968 from_ble[6]
.sym 22969 dat[8]
.sym 22975 dat[16]
.sym 22976 rx_from_ble.data_index[0]
.sym 22979 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 22980 servant.wb_dbus_ack
.sym 22981 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 22982 wb_mem_dat[16]
.sym 22983 tx_to_ble.state[0]
.sym 22984 rx_from_ble.data_index[1]
.sym 22985 rx_from_ble.state[0]
.sym 22986 dat[14]
.sym 22994 tx_to_ble.clock_count[2]
.sym 22995 tx_to_ble.clock_count[5]
.sym 22997 tx_to_ble.clock_count[4]
.sym 22999 tx_to_ble.clock_count[6]
.sym 23000 tx_to_ble.clock_count[0]
.sym 23003 $PACKER_VCC_NET
.sym 23006 $PACKER_VCC_NET
.sym 23007 tx_to_ble.clock_count[3]
.sym 23024 tx_to_ble.clock_count[1]
.sym 23025 $nextpnr_ICESTORM_LC_13$O
.sym 23027 tx_to_ble.clock_count[0]
.sym 23031 $auto$alumacc.cc:474:replace_alu$1294.C[2]
.sym 23033 tx_to_ble.clock_count[1]
.sym 23037 $auto$alumacc.cc:474:replace_alu$1294.C[3]
.sym 23039 tx_to_ble.clock_count[2]
.sym 23043 $auto$alumacc.cc:474:replace_alu$1294.C[4]
.sym 23045 $PACKER_VCC_NET
.sym 23046 tx_to_ble.clock_count[3]
.sym 23049 $auto$alumacc.cc:474:replace_alu$1294.C[5]
.sym 23051 $PACKER_VCC_NET
.sym 23052 tx_to_ble.clock_count[4]
.sym 23055 $auto$alumacc.cc:474:replace_alu$1294.C[6]
.sym 23057 tx_to_ble.clock_count[5]
.sym 23061 $nextpnr_ICESTORM_LC_14$I3
.sym 23064 tx_to_ble.clock_count[6]
.sym 23067 $nextpnr_ICESTORM_LC_14$COUT
.sym 23069 $PACKER_VCC_NET
.sym 23071 $nextpnr_ICESTORM_LC_14$I3
.sym 23077 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 23078 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 23079 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 23080 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 23081 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 23082 tx_to_ble.clock_count[1]
.sym 23094 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 23100 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 23103 $abc$8827$ram.we[1]_new_
.sym 23104 servant.timer.mtimecmp[10]
.sym 23107 wb_mem_rdt[0]
.sym 23108 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 23109 data_to_ble[0]
.sym 23110 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23111 $nextpnr_ICESTORM_LC_14$COUT
.sym 23121 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 23123 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23124 rx_from_ble.data_index[0]
.sym 23126 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23129 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 23131 tx_to_ble.state[0]
.sym 23134 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 23136 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 23137 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 23138 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 23139 tx_to_ble.clock_count[0]
.sym 23141 tx_to_ble.state[1]
.sym 23144 $PACKER_VCC_NET
.sym 23145 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23146 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23149 tx_to_ble.state[1]
.sym 23150 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23151 tx_to_ble.state[0]
.sym 23152 $nextpnr_ICESTORM_LC_14$COUT
.sym 23157 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23158 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 23162 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 23164 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23167 rx_from_ble.data_index[0]
.sym 23169 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23170 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 23173 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 23174 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23179 tx_to_ble.clock_count[0]
.sym 23181 $PACKER_VCC_NET
.sym 23185 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 23186 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23191 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23193 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 23196 i_clk$SB_IO_IN_$glb_clk
.sym 23197 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23198 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 23199 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 23200 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 23201 $abc$8827$new_n1082_
.sym 23202 $abc$8827$new_n1090_
.sym 23203 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 23204 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23205 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 23208 $abc$8827$new_n1393_
.sym 23218 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 23222 rx_from_ble.state[1]
.sym 23223 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 23224 servant.cpu.rf_ram_if.rcnt[0]
.sym 23225 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 23227 tx_to_ble.state[1]
.sym 23228 $abc$8827$ram.we[0]_new_
.sym 23229 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23230 $PACKER_VCC_NET
.sym 23231 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23233 tx_to_ble.clock_count[3]
.sym 23241 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 23242 $abc$8827$new_n1871_
.sym 23247 rx_from_ble.data_index[0]
.sym 23248 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 23251 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 23253 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 23254 $abc$8827$ram.we[0]_new_
.sym 23255 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 23256 $PACKER_VCC_NET
.sym 23258 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 23259 rx_from_ble.data_index[1]
.sym 23260 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23262 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 23263 $abc$8827$ram.we[1]_new_
.sym 23264 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 23269 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 23272 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 23273 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 23275 $abc$8827$new_n1871_
.sym 23279 $abc$8827$ram.we[0]_new_
.sym 23280 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 23284 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 23287 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 23290 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 23291 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 23296 rx_from_ble.data_index[1]
.sym 23297 rx_from_ble.data_index[0]
.sym 23298 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 23299 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23302 $PACKER_VCC_NET
.sym 23304 rx_from_ble.data_index[0]
.sym 23309 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 23310 $abc$8827$ram.we[0]_new_
.sym 23314 $abc$8827$ram.we[1]_new_
.sym 23316 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 23318 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23321 $abc$8827$new_n1093_
.sym 23322 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 23323 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 23324 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 23325 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 23326 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 23327 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 23328 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 23345 data_to_ble[3]
.sym 23347 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 23348 clock_gen.pll.rst_reg[1]
.sym 23349 data_to_ble[4]
.sym 23350 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 23351 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 23352 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23354 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 23355 wb_mem_dat[15]
.sym 23356 wb_mem_rdt[13]
.sym 23362 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 23364 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 23368 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 23369 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23372 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 23374 servant.timer.mtimecmp[10]
.sym 23375 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 23376 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 23377 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 23378 $abc$8827$ram.we[1]_new_
.sym 23379 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 23380 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 23388 $abc$8827$ram.we[0]_new_
.sym 23390 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23396 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 23397 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 23398 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23401 $abc$8827$ram.we[0]_new_
.sym 23402 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 23408 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23410 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 23413 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 23416 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 23419 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 23421 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 23422 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23425 servant.timer.mtimecmp[10]
.sym 23431 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 23433 $abc$8827$ram.we[1]_new_
.sym 23437 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23440 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 23444 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 23445 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 23446 tx_to_ble.state[1]
.sym 23447 wb_rst
.sym 23448 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23449 tx_to_ble.clock_count[3]
.sym 23450 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 23451 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 23454 dat[9]
.sym 23459 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23466 wb_mem_rdt[0]
.sym 23468 servant.wb_timer_rdt[12]
.sym 23469 tx_to_ble.data_index[0]
.sym 23470 tx_to_ble.state[0]
.sym 23471 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 23472 tx_to_ble.data_index[2]
.sym 23473 servant.wb_timer_rdt[10]
.sym 23474 tx_to_ble.data_index[1]
.sym 23475 servant.wb_timer_rdt[10]
.sym 23476 dat[15]
.sym 23477 servant.wb_dbus_ack
.sym 23478 dat[14]
.sym 23479 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 23485 $abc$8827$new_n1668_
.sym 23487 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 23488 $abc$8827$new_n1394_
.sym 23491 wb_mem_dat[18]
.sym 23492 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23493 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 23495 $abc$8827$new_n1667_
.sym 23499 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 23501 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23503 $abc$8827$new_n1393_
.sym 23504 wb_mem_dat[14]
.sym 23505 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 23507 servant.mdu_rs1[31]
.sym 23509 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 23511 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 23512 servant.wb_timer_rdt[15]
.sym 23513 servant.mdu_rs1[30]
.sym 23514 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 23518 $abc$8827$new_n1393_
.sym 23519 $abc$8827$new_n1394_
.sym 23520 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 23521 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 23525 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 23531 wb_mem_dat[14]
.sym 23536 servant.mdu_rs1[30]
.sym 23537 servant.wb_timer_rdt[15]
.sym 23538 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 23539 servant.mdu_rs1[31]
.sym 23542 wb_mem_dat[18]
.sym 23549 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 23554 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23555 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23560 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 23561 $abc$8827$new_n1668_
.sym 23562 $abc$8827$new_n1667_
.sym 23563 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 23564 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 23565 i_clk$SB_IO_IN_$glb_clk
.sym 23566 wb_rst_$glb_sr
.sym 23569 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 23570 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23571 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 23572 servant.timer.mtimecmp[19]
.sym 23573 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 23574 servant.timer.mtimecmp[17]
.sym 23578 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23580 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 23583 $abc$8827$new_n1667_
.sym 23586 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 23591 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23592 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23593 servant.wb_timer_rdt[21]
.sym 23594 wb_mem_dat[17]
.sym 23596 servant.timer.mtimecmp[10]
.sym 23597 servant.wb_timer_rdt[17]
.sym 23598 servant.timer.mtimecmp[25]
.sym 23599 servant.wb_timer_rdt[27]
.sym 23600 servant.timer.mtimecmp[11]
.sym 23601 servant.wb_timer_rdt[19]
.sym 23602 wb_mem_dat[19]
.sym 23608 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 23609 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 23610 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 23613 servant.timer.mtimecmp[30]
.sym 23614 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23615 wb_mem_dat[16]
.sym 23616 $abc$8827$new_n1418_
.sym 23617 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 23618 tx_to_ble.state[1]
.sym 23619 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 23623 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 23624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 23625 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 23626 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 23629 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23630 tx_to_ble.state[0]
.sym 23631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23632 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23635 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23636 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 23637 servant.wb_dbus_ack
.sym 23641 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 23642 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23643 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23644 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23648 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 23650 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23655 tx_to_ble.state[0]
.sym 23656 tx_to_ble.state[1]
.sym 23659 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 23660 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 23661 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23662 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23665 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 23666 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 23667 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 23668 $abc$8827$new_n1418_
.sym 23671 wb_mem_dat[16]
.sym 23672 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 23674 servant.wb_dbus_ack
.sym 23678 servant.timer.mtimecmp[30]
.sym 23683 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23685 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 23686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 23687 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 23688 i_clk$SB_IO_IN_$glb_clk
.sym 23690 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 23691 $abc$8827$new_n1199_
.sym 23692 $abc$8827$new_n1200_
.sym 23693 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 23694 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 23695 $abc$8827$new_n1198_
.sym 23696 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 23697 $abc$8827$new_n2045_
.sym 23700 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23701 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23711 wb_mem_dat[16]
.sym 23714 $abc$8827$new_n1436_
.sym 23715 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 23716 dat[14]
.sym 23717 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 23718 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 23719 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 23720 wb_mem_dat[25]
.sym 23721 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23722 $PACKER_VCC_NET
.sym 23723 servant.wb_timer_rdt[13]
.sym 23724 servant.cpu.rf_ram_if.rcnt[0]
.sym 23725 rx_from_ble.state[1]
.sym 23731 servant.wb_timer_rdt[9]
.sym 23732 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 23733 $abc$8827$new_n2043_
.sym 23734 servant.timer.mtimecmp[9]
.sym 23735 servant.timer.mtimecmp[31]
.sym 23736 $abc$8827$new_n1203_
.sym 23737 $abc$8827$new_n1971_
.sym 23738 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23739 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 23740 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 23741 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 23742 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23743 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 23744 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23745 servant.wb_timer_rdt[10]
.sym 23746 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23747 servant.wb_timer_rdt[31]
.sym 23748 servant.wb_timer_rdt[29]
.sym 23749 servant.timer.mtimecmp[10]
.sym 23750 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23751 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 23752 $abc$8827$new_n1206_
.sym 23754 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23755 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23757 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 23758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 23759 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 23761 servant.timer.mtimecmp[29]
.sym 23762 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 23764 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23765 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23766 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 23767 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 23770 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 23771 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23772 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 23773 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23776 servant.wb_timer_rdt[9]
.sym 23777 servant.timer.mtimecmp[9]
.sym 23778 servant.timer.mtimecmp[10]
.sym 23779 servant.wb_timer_rdt[10]
.sym 23782 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 23783 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 23784 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23785 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23789 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 23790 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 23791 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 23794 $abc$8827$new_n1206_
.sym 23795 $abc$8827$new_n1971_
.sym 23796 $abc$8827$new_n1203_
.sym 23797 $abc$8827$new_n2043_
.sym 23800 servant.wb_timer_rdt[31]
.sym 23801 servant.wb_timer_rdt[29]
.sym 23802 servant.timer.mtimecmp[31]
.sym 23803 servant.timer.mtimecmp[29]
.sym 23806 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 23807 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23808 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23809 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 23813 servant.timer.mtimecmp[13]
.sym 23814 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 23815 servant.timer.mtimecmp[10]
.sym 23816 servant.timer.mtimecmp[25]
.sym 23817 servant.timer.mtimecmp[11]
.sym 23818 servant.timer.mtimecmp[21]
.sym 23819 servant.timer.mtimecmp[29]
.sym 23820 servant.timer.mtimecmp[12]
.sym 23826 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 23828 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23832 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23833 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23834 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23837 servant.timer.mtimecmp[31]
.sym 23838 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 23840 wb_mem_rdt[13]
.sym 23841 wb_mem_dat[9]
.sym 23842 wb_mem_rdt[7]
.sym 23843 wb_mem_dat[15]
.sym 23844 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 23845 servant.cpu.rf_ram_if.rdata0[1]
.sym 23846 dat[10]
.sym 23847 $abc$8827$new_n2045_
.sym 23856 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23857 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 23859 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 23861 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 23862 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23863 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 23864 wb_mem_dat[31]
.sym 23865 servant.wb_timer_rdt[21]
.sym 23867 wb_mem_dat[9]
.sym 23868 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 23873 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23874 $abc$8827$new_n1436_
.sym 23877 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 23879 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23881 wb_mem_dat[27]
.sym 23882 servant.timer.mtimecmp[11]
.sym 23883 servant.timer.mtimecmp[21]
.sym 23884 servant.wb_timer_rdt[11]
.sym 23885 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 23887 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 23888 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23889 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23890 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 23893 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 23894 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 23895 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 23896 $abc$8827$new_n1436_
.sym 23899 servant.wb_timer_rdt[21]
.sym 23900 servant.wb_timer_rdt[11]
.sym 23901 servant.timer.mtimecmp[21]
.sym 23902 servant.timer.mtimecmp[11]
.sym 23906 wb_mem_dat[9]
.sym 23914 wb_mem_dat[31]
.sym 23917 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 23920 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23923 wb_mem_dat[27]
.sym 23929 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23931 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 23933 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 23934 i_clk$SB_IO_IN_$glb_clk
.sym 23935 wb_rst_$glb_sr
.sym 23936 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 23937 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 23938 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 23939 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 23940 wb_mem_rdt[12]
.sym 23941 rx_from_ble.state[1]
.sym 23942 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 23943 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5421[2]_new_inv_
.sym 23950 wb_mem_dat[31]
.sym 23959 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 23960 dat[15]
.sym 23961 servant.wb_timer_rdt[10]
.sym 23962 dat[11]
.sym 23963 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 23964 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23965 servant.wb_timer_rdt[12]
.sym 23966 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 23967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 23968 dat[13]
.sym 23969 servant.wb_dbus_ack
.sym 23970 dat[14]
.sym 23971 servant.wb_dbus_ack
.sym 23977 $abc$8827$new_n1424_
.sym 23979 wb_mem_dat[9]
.sym 23980 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23981 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 23983 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 23984 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 23987 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 23988 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 23989 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 23993 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 23996 $abc$8827$new_n1423_
.sym 23997 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23998 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 23999 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 24000 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 24002 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24003 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24004 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 24005 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 24007 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24008 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 24010 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 24011 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 24012 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24013 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24016 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 24017 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24018 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 24019 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24022 $abc$8827$new_n1424_
.sym 24023 $abc$8827$new_n1423_
.sym 24024 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 24025 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 24028 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 24029 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24030 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24031 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 24034 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 24035 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24040 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 24042 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 24043 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24046 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 24047 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24048 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 24049 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24055 wb_mem_dat[9]
.sym 24056 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 24057 wb_clk_$glb_clk
.sym 24060 dat[12]
.sym 24061 dat[13]
.sym 24062 dat[14]
.sym 24063 dat[10]
.sym 24064 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 24065 dat[15]
.sym 24066 dat[11]
.sym 24072 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 24074 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24078 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 24080 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 24082 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 24083 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24084 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24085 wb_mem_dat[10]
.sym 24086 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24088 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24089 wb_mem_dat[11]
.sym 24090 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24091 wb_mem_dat[13]
.sym 24092 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 24093 wb_mem_dat[12]
.sym 24094 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24100 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 24101 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 24103 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24104 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 24105 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 24106 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 24107 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24108 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 24109 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24111 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 24112 $abc$8827$new_n1430_
.sym 24113 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 24114 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24115 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 24121 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24123 wb_mem_dat[10]
.sym 24125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 24126 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 24128 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 24129 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 24131 servant.wb_dbus_ack
.sym 24133 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 24134 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 24135 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 24136 $abc$8827$new_n1430_
.sym 24139 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24140 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 24142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 24146 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 24147 servant.wb_dbus_ack
.sym 24148 wb_mem_dat[10]
.sym 24152 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 24153 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24157 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 24158 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 24159 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24160 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24163 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24165 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 24169 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 24172 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24175 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 24176 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 24177 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24178 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24179 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 24180 i_clk$SB_IO_IN_$glb_clk
.sym 24182 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 24183 wb_mem_dat[11]
.sym 24184 wb_mem_dat[13]
.sym 24185 wb_mem_dat[12]
.sym 24186 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 24187 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 24188 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 24189 wb_mem_dat[10]
.sym 24197 dat[14]
.sym 24203 dat[12]
.sym 24204 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 24205 dat[13]
.sym 24206 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 24207 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24208 dat[14]
.sym 24209 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 24210 servant.mdu_rs1[30]
.sym 24212 servant.cpu.rf_ram_if.rcnt[0]
.sym 24213 servant.mdu_rs1[31]
.sym 24214 $PACKER_VCC_NET
.sym 24216 servant.wb_timer_rdt[13]
.sym 24217 wb_mem_dat[14]
.sym 24223 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24224 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 24228 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 24232 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 24233 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 24234 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 24237 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24238 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 24239 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24240 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24241 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 24244 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 24247 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 24249 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 24250 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24252 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 24258 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 24263 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 24268 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 24269 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 24271 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24274 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 24280 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24281 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 24282 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24283 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 24286 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24287 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24288 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 24289 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 24294 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 24298 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 24303 i_clk$SB_IO_IN_$glb_clk
.sym 24305 $abc$8827$new_n1448_
.sym 24306 dat[17]
.sym 24307 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 24308 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 24309 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 24310 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 24311 $abc$8827$new_n1389_
.sym 24312 wb_mem_rdt[13]
.sym 24317 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24320 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 24321 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24323 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 24332 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 24336 wb_mem_rdt[13]
.sym 24337 servant.cpu.rf_ram_if.rdata0[1]
.sym 24340 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24346 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24347 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 24349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 24350 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 24351 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 24352 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24353 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 24354 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24355 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24357 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24358 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 24359 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 24360 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 24361 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24362 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24366 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 24367 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 24368 $abc$8827$new_n1389_
.sym 24370 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 24371 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 24376 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 24379 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 24386 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 24387 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 24388 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 24391 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24392 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 24393 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24394 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 24397 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 24398 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24399 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 24400 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24403 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24404 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24405 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 24406 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 24409 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24410 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 24411 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 24412 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 24415 $abc$8827$new_n1389_
.sym 24417 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24418 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 24421 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 24422 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 24423 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 24424 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 24426 i_clk$SB_IO_IN_$glb_clk
.sym 24430 servant.cpu.rf_ram_if.rdata0[1]
.sym 24431 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 24433 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 24440 servant.mdu_rs1[31]
.sym 24449 dat[17]
.sym 24451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 24456 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 24459 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 24463 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 24472 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 24473 $abc$8827$new_n1582_
.sym 24474 $abc$8827$new_n1453_
.sym 24475 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24479 $abc$8827$new_n1454_
.sym 24480 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 24481 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24482 servant.mdu_rs1[11]
.sym 24484 $abc$8827$new_n1583_
.sym 24485 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 24488 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 24491 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 24492 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 24495 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 24496 servant.cpu.cpu.bufreg_en
.sym 24499 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 24503 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 24505 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24514 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24516 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 24520 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24522 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 24528 servant.mdu_rs1[11]
.sym 24532 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 24533 $abc$8827$new_n1582_
.sym 24534 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 24535 $abc$8827$new_n1583_
.sym 24538 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24541 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 24544 $abc$8827$new_n1453_
.sym 24545 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 24546 $abc$8827$new_n1454_
.sym 24547 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 24548 servant.cpu.cpu.bufreg_en
.sym 24549 i_clk$SB_IO_IN_$glb_clk
.sym 24562 servant.cpu.rdata[1]
.sym 24569 servant.mdu_rs1[10]
.sym 24578 servant.cpu.cpu.bufreg_en
.sym 24655 $abc$8827$new_n1093_
.sym 24657 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 24662 $abc$8827$new_n1090_
.sym 24664 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 24665 tx_to_ble.state[0]
.sym 24667 rx_from_ble.state[0]
.sym 24685 rx_from_ble.clock_count[4]
.sym 24687 rx_from_ble.clock_count[3]
.sym 24688 rx_from_ble.clock_count[5]
.sym 24689 rx_from_ble.clock_count[2]
.sym 24691 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 24692 rx_from_ble.clock_count[6]
.sym 24698 rx_from_ble.clock_count[0]
.sym 24699 rx_from_ble.clock_count[1]
.sym 24703 $PACKER_VCC_NET
.sym 24711 $abc$8827$new_n1236_
.sym 24717 $nextpnr_ICESTORM_LC_4$O
.sym 24720 rx_from_ble.clock_count[0]
.sym 24723 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 24726 rx_from_ble.clock_count[1]
.sym 24729 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 24732 rx_from_ble.clock_count[2]
.sym 24733 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 24735 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 24737 rx_from_ble.clock_count[3]
.sym 24739 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 24741 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 24744 rx_from_ble.clock_count[4]
.sym 24745 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 24747 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 24750 rx_from_ble.clock_count[5]
.sym 24751 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 24755 rx_from_ble.clock_count[6]
.sym 24757 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 24760 $abc$8827$new_n1236_
.sym 24763 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 24764 $PACKER_VCC_NET
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24786 dat[16]
.sym 24855 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 24856 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 24857 $abc$8827$new_n1236_
.sym 24861 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 24862 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 24863 $abc$8827$new_n1218_
.sym 24865 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 24866 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 24867 $abc$8827$new_n1237_
.sym 24870 $PACKER_VCC_NET
.sym 24874 $PACKER_VCC_NET
.sym 24881 rx_from_ble.clock_count[0]
.sym 24882 rx_from_ble.clock_count[1]
.sym 24885 $abc$8827$new_n1237_
.sym 24886 $abc$8827$new_n1236_
.sym 24887 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 24892 $PACKER_VCC_NET
.sym 24894 rx_from_ble.clock_count[0]
.sym 24898 $abc$8827$new_n1236_
.sym 24900 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 24903 $abc$8827$new_n1236_
.sym 24904 $abc$8827$new_n1237_
.sym 24906 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 24910 $abc$8827$new_n1236_
.sym 24912 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 24916 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 24917 $abc$8827$new_n1236_
.sym 24918 $abc$8827$new_n1237_
.sym 24921 $abc$8827$new_n1237_
.sym 24922 rx_from_ble.clock_count[1]
.sym 24923 rx_from_ble.clock_count[0]
.sym 24924 $abc$8827$new_n1236_
.sym 24927 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 24930 $abc$8827$new_n1218_
.sym 24931 $PACKER_VCC_NET
.sym 24932 i_clk$SB_IO_IN_$glb_clk
.sym 24940 dat[12]
.sym 24950 rx_from_ble.data_index[0]
.sym 25007 rx_from_ble.state[0]
.sym 25008 rx_from_ble.state[1]
.sym 25015 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 25016 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 25022 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25030 wb_mem_dat[8]
.sym 25033 wb_mem_dat[16]
.sym 25034 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 25037 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 25040 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 25043 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 25055 wb_mem_dat[16]
.sym 25058 rx_from_ble.state[1]
.sym 25059 rx_from_ble.state[0]
.sym 25060 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 25070 rx_from_ble.state[1]
.sym 25071 rx_from_ble.state[0]
.sym 25072 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 25073 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25082 wb_mem_dat[8]
.sym 25086 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 25087 wb_clk_$glb_clk
.sym 25091 i_data$SB_IO_IN
.sym 25093 dat[13]
.sym 25095 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25096 dat[13]
.sym 25162 rx_from_ble.state[0]
.sym 25163 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 25166 $auto$ice40_ffinit.cc:140:execute$8424
.sym 25168 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 25169 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25170 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25172 $abc$8827$new_n1811_
.sym 25174 tx_to_ble.state[1]
.sym 25175 $abc$8827$new_n1236_
.sym 25177 tx_to_ble.state[0]
.sym 25178 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 25180 tx_active
.sym 25182 $abc$8827$new_n1090_
.sym 25184 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 25185 $abc$8827$new_n1093_
.sym 25190 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 25192 i_data$SB_IO_IN
.sym 25193 tx_to_ble.clock_count[0]
.sym 25195 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 25196 $abc$8827$new_n1811_
.sym 25198 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 25202 $auto$ice40_ffinit.cc:140:execute$8424
.sym 25207 $abc$8827$new_n1236_
.sym 25208 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 25209 rx_from_ble.state[0]
.sym 25213 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25214 tx_to_ble.clock_count[0]
.sym 25215 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25222 i_data$SB_IO_IN
.sym 25226 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 25231 $abc$8827$new_n1090_
.sym 25232 tx_to_ble.state[1]
.sym 25233 tx_to_ble.state[0]
.sym 25234 $abc$8827$new_n1093_
.sym 25238 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 25239 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25240 tx_active
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25250 dat[14]
.sym 25253 rx_from_ble.state[1]
.sym 25258 tx_to_ble.state[1]
.sym 25262 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25318 tx_to_ble.clock_count[2]
.sym 25323 tx_to_ble.clock_count[6]
.sym 25324 tx_to_ble.clock_count[0]
.sym 25327 tx_to_ble.clock_count[5]
.sym 25328 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 25329 tx_to_ble.clock_count[4]
.sym 25332 tx_to_ble.clock_count[1]
.sym 25340 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25346 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25348 tx_to_ble.clock_count[3]
.sym 25349 $nextpnr_ICESTORM_LC_15$O
.sym 25351 tx_to_ble.clock_count[0]
.sym 25355 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 25357 tx_to_ble.clock_count[1]
.sym 25361 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 25363 tx_to_ble.clock_count[2]
.sym 25365 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 25367 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 25369 tx_to_ble.clock_count[3]
.sym 25371 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 25373 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 25375 tx_to_ble.clock_count[4]
.sym 25377 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 25379 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 25382 tx_to_ble.clock_count[5]
.sym 25383 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 25386 tx_to_ble.clock_count[6]
.sym 25389 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 25393 tx_to_ble.clock_count[1]
.sym 25394 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25396 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 25397 i_clk$SB_IO_IN_$glb_clk
.sym 25398 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25416 $PACKER_GND_NET
.sym 25472 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 25473 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25474 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25475 data_to_ble[6]
.sym 25477 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25478 data_to_ble[0]
.sym 25479 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25481 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25482 tx_to_ble.data_index[2]
.sym 25485 data_to_ble[2]
.sym 25486 tx_to_ble.state[0]
.sym 25487 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 25489 tx_to_ble.data_index[1]
.sym 25490 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25492 tx_to_ble.state[1]
.sym 25495 tx_to_ble.data_index[0]
.sym 25498 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25499 $abc$8827$new_n1082_
.sym 25501 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25502 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25506 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25507 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25508 tx_to_ble.data_index[2]
.sym 25511 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25512 data_to_ble[0]
.sym 25513 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25514 $abc$8827$new_n1082_
.sym 25517 $abc$8827$new_n1082_
.sym 25518 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25519 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25520 data_to_ble[6]
.sym 25523 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25525 tx_to_ble.state[0]
.sym 25526 tx_to_ble.state[1]
.sym 25529 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 25530 tx_to_ble.data_index[1]
.sym 25531 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 25532 tx_to_ble.data_index[0]
.sym 25535 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25536 $abc$8827$new_n1082_
.sym 25537 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25538 data_to_ble[2]
.sym 25541 tx_to_ble.state[1]
.sym 25542 tx_to_ble.state[0]
.sym 25544 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25547 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25549 tx_to_ble.data_index[2]
.sym 25550 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25551 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25562 servant.wb_timer_rdt[10]
.sym 25564 tx_to_ble.data_index[2]
.sym 25629 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25630 $abc$8827$new_n1082_
.sym 25631 data_to_ble[5]
.sym 25632 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25633 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25636 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25638 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 25640 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25641 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25642 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 25643 data_to_ble[7]
.sym 25645 tx_to_ble.data_index[1]
.sym 25647 data_to_ble[1]
.sym 25648 tx_to_ble.data_index[0]
.sym 25651 tx_to_ble.data_index[2]
.sym 25652 data_to_ble[3]
.sym 25653 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25654 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25655 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 25656 data_to_ble[4]
.sym 25660 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 25661 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 25662 tx_to_ble.data_index[1]
.sym 25663 tx_to_ble.data_index[0]
.sym 25666 $abc$8827$new_n1082_
.sym 25667 data_to_ble[4]
.sym 25668 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25669 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25672 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25673 $abc$8827$new_n1082_
.sym 25674 data_to_ble[7]
.sym 25675 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25678 $abc$8827$new_n1082_
.sym 25679 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 25680 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25681 data_to_ble[1]
.sym 25685 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25686 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 25687 tx_to_ble.data_index[2]
.sym 25690 $abc$8827$new_n1082_
.sym 25691 data_to_ble[5]
.sym 25692 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25693 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25696 data_to_ble[3]
.sym 25697 $abc$8827$new_n1082_
.sym 25698 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25699 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25702 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25704 tx_to_ble.data_index[2]
.sym 25705 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25706 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25723 data_to_ble[5]
.sym 25784 tx_to_ble.state[1]
.sym 25789 servant.timer.mtimecmp[17]
.sym 25792 tx_to_ble.state[1]
.sym 25795 servant.timer.mtimecmp[19]
.sym 25797 clock_gen.pll.rst_reg[1]
.sym 25802 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25807 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 25809 servant.timer.mtimecmp[25]
.sym 25810 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25812 tx_to_ble.state[0]
.sym 25815 servant.timer.mtimecmp[19]
.sym 25822 servant.timer.mtimecmp[25]
.sym 25827 tx_to_ble.state[1]
.sym 25828 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25830 tx_to_ble.state[0]
.sym 25834 clock_gen.pll.rst_reg[1]
.sym 25840 tx_to_ble.state[0]
.sym 25842 tx_to_ble.state[1]
.sym 25847 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25848 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 25852 servant.timer.mtimecmp[17]
.sym 25859 tx_to_ble.state[1]
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25863 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25883 $PACKER_VCC_NET
.sym 25937 tx_to_ble.data_index[2]
.sym 25939 tx_to_ble.data_index[1]
.sym 25942 tx_to_ble.data_index[0]
.sym 25947 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 25954 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25955 wb_mem_dat[17]
.sym 25958 tx_to_ble.state[0]
.sym 25963 wb_mem_dat[19]
.sym 25964 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 25969 $nextpnr_ICESTORM_LC_5$O
.sym 25971 tx_to_ble.data_index[0]
.sym 25975 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 25977 tx_to_ble.data_index[1]
.sym 25984 tx_to_ble.data_index[2]
.sym 25985 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 25989 tx_to_ble.data_index[2]
.sym 25990 tx_to_ble.data_index[0]
.sym 25991 tx_to_ble.data_index[1]
.sym 25997 tx_to_ble.state[0]
.sym 26000 wb_mem_dat[19]
.sym 26006 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 26007 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 26008 tx_to_ble.data_index[2]
.sym 26009 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 26013 wb_mem_dat[17]
.sym 26016 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 26017 i_clk$SB_IO_IN_$glb_clk
.sym 26018 wb_rst_$glb_sr
.sym 26028 dat[10]
.sym 26093 servant.wb_timer_rdt[12]
.sym 26094 $abc$8827$new_n2042_
.sym 26095 servant.timer.mtimecmp[25]
.sym 26096 servant.wb_timer_rdt[27]
.sym 26097 $abc$8827$new_n2044_
.sym 26098 servant.wb_timer_rdt[19]
.sym 26099 servant.timer.mtimecmp[12]
.sym 26100 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 26102 servant.wb_timer_rdt[17]
.sym 26103 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 26104 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 26105 servant.timer.mtimecmp[19]
.sym 26106 servant.timer.mtimecmp[29]
.sym 26107 servant.timer.mtimecmp[17]
.sym 26108 servant.wb_timer_rdt[25]
.sym 26109 $PACKER_VCC_NET
.sym 26110 tx_to_ble.data_index[0]
.sym 26117 $abc$8827$new_n1199_
.sym 26118 $abc$8827$new_n1200_
.sym 26121 $abc$8827$new_n1198_
.sym 26122 servant.timer.mtimecmp[27]
.sym 26127 tx_to_ble.data_index[0]
.sym 26128 $PACKER_VCC_NET
.sym 26131 servant.timer.mtimecmp[25]
.sym 26132 servant.wb_timer_rdt[25]
.sym 26133 servant.timer.mtimecmp[27]
.sym 26134 servant.wb_timer_rdt[27]
.sym 26137 servant.timer.mtimecmp[19]
.sym 26138 servant.wb_timer_rdt[12]
.sym 26139 servant.wb_timer_rdt[19]
.sym 26140 servant.timer.mtimecmp[12]
.sym 26143 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 26144 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 26145 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 26146 tx_to_ble.data_index[0]
.sym 26150 servant.timer.mtimecmp[12]
.sym 26155 $abc$8827$new_n1200_
.sym 26156 servant.timer.mtimecmp[17]
.sym 26157 servant.wb_timer_rdt[17]
.sym 26158 $abc$8827$new_n1199_
.sym 26164 servant.timer.mtimecmp[29]
.sym 26168 $abc$8827$new_n2042_
.sym 26169 $abc$8827$new_n2044_
.sym 26170 $abc$8827$new_n1198_
.sym 26182 tx_to_ble.data_index[2]
.sym 26247 wb_mem_dat[11]
.sym 26249 wb_mem_dat[25]
.sym 26250 wb_mem_dat[12]
.sym 26253 servant.timer.mtimecmp[27]
.sym 26257 wb_mem_dat[13]
.sym 26258 wb_mem_dat[10]
.sym 26267 wb_mem_dat[21]
.sym 26277 wb_mem_dat[29]
.sym 26281 wb_mem_dat[13]
.sym 26289 servant.timer.mtimecmp[27]
.sym 26292 wb_mem_dat[10]
.sym 26301 wb_mem_dat[25]
.sym 26306 wb_mem_dat[11]
.sym 26311 wb_mem_dat[21]
.sym 26317 wb_mem_dat[29]
.sym 26324 wb_mem_dat[12]
.sym 26326 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 26327 i_clk$SB_IO_IN_$glb_clk
.sym 26328 wb_rst_$glb_sr
.sym 26336 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 26337 wb_mem_dat[11]
.sym 26339 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 26340 wb_mem_dat[12]
.sym 26341 wb_mem_dat[13]
.sym 26342 wb_mem_dat[10]
.sym 26346 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26402 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 26406 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 26407 servant.timer.mtimecmp[21]
.sym 26408 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26410 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 26412 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 26413 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 26414 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 26415 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 26416 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 26417 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5421[2]_new_inv_
.sym 26418 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 26419 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 26421 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26423 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26424 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 26425 $abc$8827$new_n1442_
.sym 26426 rx_from_ble.state[0]
.sym 26427 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 26431 rx_from_ble.state[1]
.sym 26433 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 26436 rx_from_ble.state[0]
.sym 26437 rx_from_ble.state[1]
.sym 26442 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 26443 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26448 servant.timer.mtimecmp[21]
.sym 26453 $abc$8827$new_n1442_
.sym 26454 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 26455 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 26456 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5421[2]_new_inv_
.sym 26459 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 26460 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 26461 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 26465 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 26466 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 26467 rx_from_ble.state[0]
.sym 26468 rx_from_ble.state[1]
.sym 26471 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26472 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 26477 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 26478 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 26479 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26480 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 26482 i_clk$SB_IO_IN_$glb_clk
.sym 26483 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 26492 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 26496 $PACKER_VCC_NET
.sym 26558 servant.wb_timer_rdt[12]
.sym 26564 wb_mem_dat[15]
.sym 26566 wb_mem_dat[11]
.sym 26567 wb_mem_dat[13]
.sym 26568 wb_mem_dat[12]
.sym 26569 wb_mem_rdt[12]
.sym 26572 wb_mem_dat[10]
.sym 26573 servant.mdu_rs1[30]
.sym 26575 servant.mdu_rs1[31]
.sym 26584 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26588 wb_mem_dat[14]
.sym 26599 wb_mem_dat[12]
.sym 26605 wb_mem_dat[13]
.sym 26609 wb_mem_dat[14]
.sym 26616 wb_mem_dat[10]
.sym 26620 servant.wb_timer_rdt[12]
.sym 26621 servant.mdu_rs1[30]
.sym 26622 wb_mem_rdt[12]
.sym 26623 servant.mdu_rs1[31]
.sym 26627 wb_mem_dat[15]
.sym 26635 wb_mem_dat[11]
.sym 26636 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26637 wb_clk_$glb_clk
.sym 26712 servant.wb_timer_rdt[10]
.sym 26714 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 26716 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 26717 $abc$8827$new_n1597_
.sym 26718 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 26719 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26720 servant.wb_dbus_ack
.sym 26721 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 26722 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 26724 $abc$8827$new_n1596_
.sym 26725 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 26726 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26729 wb_mem_dat[11]
.sym 26730 wb_mem_dat[14]
.sym 26732 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 26733 servant.mdu_rs1[30]
.sym 26738 wb_mem_dat[13]
.sym 26739 wb_mem_dat[12]
.sym 26740 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 26741 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 26742 servant.mdu_rs1[31]
.sym 26745 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 26746 $abc$8827$new_n1596_
.sym 26747 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 26748 $abc$8827$new_n1597_
.sym 26751 servant.wb_dbus_ack
.sym 26752 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 26754 wb_mem_dat[12]
.sym 26758 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 26759 wb_mem_dat[14]
.sym 26760 servant.wb_dbus_ack
.sym 26763 wb_mem_dat[13]
.sym 26764 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 26765 servant.wb_dbus_ack
.sym 26770 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 26772 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26775 servant.mdu_rs1[31]
.sym 26776 servant.wb_timer_rdt[10]
.sym 26777 servant.mdu_rs1[30]
.sym 26778 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 26781 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 26782 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26787 wb_mem_dat[11]
.sym 26789 servant.wb_dbus_ack
.sym 26790 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 26791 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 26792 i_clk$SB_IO_IN_$glb_clk
.sym 26867 $abc$8827$new_n1448_
.sym 26870 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 26871 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 26872 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 26873 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 26874 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 26875 servant.mdu_rs1[30]
.sym 26877 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 26878 $abc$8827$new_n1447_
.sym 26880 servant.mdu_rs1[31]
.sym 26881 servant.wb_timer_rdt[13]
.sym 26882 wb_mem_rdt[13]
.sym 26883 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 26884 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26885 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26886 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 26889 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26890 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 26891 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 26892 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26894 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 26895 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 26897 wb_mem_dat[17]
.sym 26898 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26900 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 26901 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 26902 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26903 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 26906 wb_mem_dat[17]
.sym 26912 wb_mem_rdt[13]
.sym 26913 servant.mdu_rs1[30]
.sym 26914 servant.mdu_rs1[31]
.sym 26915 servant.wb_timer_rdt[13]
.sym 26919 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26921 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 26924 $abc$8827$new_n1447_
.sym 26925 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 26926 $abc$8827$new_n1448_
.sym 26927 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 26930 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 26933 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26936 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26937 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 26938 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 26939 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 26942 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 26944 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 26945 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 26946 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26947 wb_clk_$glb_clk
.sym 27028 servant.cpu.rdata[1]
.sym 27035 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 27037 servant.cpu.rf_ram_if.rcnt[0]
.sym 27049 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 27069 servant.cpu.rdata[1]
.sym 27076 servant.cpu.rf_ram_if.rcnt[0]
.sym 27088 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 27102 i_clk$SB_IO_IN_$glb_clk
.sym 27103 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 27247 q$SB_IO_OUT
.sym 27310 o_data$SB_IO_OUT
.sym 27332 o_data$SB_IO_OUT
.sym 27365 dat[10]
.sym 27366 $PACKER_GND_NET
.sym 27367 q$SB_IO_OUT
.sym 27429 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 27444 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27472 wb_rst
.sym 27479 q$SB_IO_OUT
.sym 27486 $PACKER_GND_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27529 $PACKER_GND_NET
.sym 27537 $PACKER_VCC_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_VCC_NET
.sym 27568 $PACKER_VCC_NET
.sym 27571 $PACKER_GND_NET
.sym 27682 clock_gen.pll.locked
.sym 27694 tx_to_pc.data_index[0]
.sym 27695 tx_to_pc.data_index[1]
.sym 27696 tx_to_pc.data_index[2]
.sym 27702 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 27703 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 27704 tx_to_pc.data_index[0]
.sym 27705 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27707 $PACKER_VCC_NET
.sym 27708 tx_to_pc.data_index[0]
.sym 27715 tx_to_pc.clock_count[0]
.sym 27720 tx_to_pc.clock_count[1]
.sym 27724 tx_to_pc.clock_count[2]
.sym 27725 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 27728 tx_to_pc.clock_count[3]
.sym 27729 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 27732 tx_to_pc.clock_count[4]
.sym 27733 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 27736 tx_to_pc.clock_count[5]
.sym 27737 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 27740 tx_to_pc.clock_count[6]
.sym 27741 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 27742 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27743 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 27747 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27748 servant.cpu.cpu.state.o_cnt[2]
.sym 27752 servant.cpu.cpu.mem_bytecnt[0]
.sym 27753 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 27756 servant.cpu.cpu.mem_bytecnt[1]
.sym 27757 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 27758 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27762 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27763 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27764 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27765 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27766 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27767 servant.cpu.cpu.state.o_cnt[2]
.sym 27768 servant.cpu.cpu.mem_bytecnt[0]
.sym 27769 servant.cpu.cpu.mem_bytecnt[1]
.sym 27770 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27775 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27776 servant.cpu.cpu.state.o_cnt[2]
.sym 27778 tx_to_pc.state[0]
.sym 27779 tx_to_pc.state[1]
.sym 27782 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27783 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27784 servant.wb_ibus_adr[0]
.sym 27785 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27786 servant.wb_ibus_adr[0]
.sym 27787 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27788 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27789 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27790 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 27791 tx_to_pc.clock_count[0]
.sym 27792 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27794 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27795 tx_to_pc.clock_count[1]
.sym 27798 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 27799 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 27800 servant.cpu.cpu.jump
.sym 27801 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 27802 servant.cpu.cpu.state.o_cnt[2]
.sym 27803 servant.cpu.cpu.mem_bytecnt[0]
.sym 27804 servant.cpu.cpu.mem_bytecnt[1]
.sym 27806 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27807 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 27808 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 27810 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27811 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 27814 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 27815 $abc$8827$new_n1575_
.sym 27816 $abc$8827$new_n1983_
.sym 27818 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27819 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 27822 servant.cpu.cpu.alu.cmp_r
.sym 27823 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27824 servant.mdu_op[1]
.sym 27825 servant.mdu_op[2]
.sym 27826 servant.cpu.cpu.cnt_done
.sym 27827 servant.cpu.cpu.csr.mcause31
.sym 27828 servant.cpu.cpu.csr.mcause3_0[0]
.sym 27829 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27830 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27831 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 27834 servant.mdu_op[2]
.sym 27835 servant.mdu_op[1]
.sym 27836 $abc$8827$new_n1982_
.sym 27837 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 27838 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 27839 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27840 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 27842 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27843 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 27844 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 27845 servant.cpu.cpu.branch_op
.sym 27846 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27847 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 27848 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 27849 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 27850 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 27851 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 27852 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 27854 servant.cpu.cpu.ebreak
.sym 27855 $abc$8827$new_n1135_
.sym 27856 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 27857 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 27858 servant.mdu_op[2]
.sym 27859 servant.mdu_op[0]
.sym 27860 servant.cpu.rdata0
.sym 27861 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 27862 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 27863 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 27864 $abc$8827$new_n2041_
.sym 27865 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 27866 servant.cpu.rdata0
.sym 27867 servant.cpu.cpu.alu.add_cy_r
.sym 27868 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 27869 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 27870 servant.cpu.cpu.csr.mcause3_0[3]
.sym 27871 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27872 servant.cpu.cpu.new_irq
.sym 27873 servant.cpu.cpu.branch_op
.sym 27874 servant.cpu.cpu.csr_in
.sym 27875 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27878 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 27879 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 27880 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 27882 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 27883 servant.cpu.cpu.new_irq
.sym 27886 servant.cpu.cpu.branch_op
.sym 27887 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 27888 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27890 servant.cpu.cpu.ebreak
.sym 27891 servant.cpu.cpu.cnt_en
.sym 27892 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 27894 $abc$8827$new_n1509_
.sym 27895 $abc$8827$new_n1527_
.sym 27896 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 27897 $abc$8827$new_n1976_
.sym 27898 servant.cpu.cpu.ebreak
.sym 27899 servant.cpu.cpu.cnt_done
.sym 27900 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 27901 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27902 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 27903 servant.cpu.cpu.decode.op21
.sym 27906 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 27907 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 27910 servant.mdu_op[1]
.sym 27911 servant.mdu_op[0]
.sym 27912 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 27913 servant.cpu.rdata0
.sym 27914 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 27915 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 27918 servant.cpu.rdata0
.sym 27919 servant.cpu.cpu.alu.add_cy_r
.sym 27922 tx_to_pc.state[0]
.sym 27926 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 27927 tx_to_pc.data_index[0]
.sym 27928 tx_to_pc.data_index[1]
.sym 27929 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 27930 servant.cpu.rdata0
.sym 27931 servant.cpu.rreg0[0]
.sym 27932 servant.mdu_op[2]
.sym 27934 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 27935 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 27936 servant.mdu_op[1]
.sym 27937 servant.mdu_op[0]
.sym 27938 add
.sym 27942 servant.wb_ibus_adr[2]
.sym 27946 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 27947 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 27948 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27949 $abc$8827$new_n1704_
.sym 27950 servant.wb_ibus_adr[3]
.sym 27958 servant.wb_ibus_adr[1]
.sym 27962 servant.wb_ibus_adr[5]
.sym 27966 servant.wb_ibus_adr[4]
.sym 27971 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 27976 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 27980 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 27984 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 27988 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 27992 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 27996 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 28000 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 28004 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 28008 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 28012 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 28016 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 28020 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 28024 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 28028 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 28032 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 28035 $PACKER_VCC_NET
.sym 28036 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 28040 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 28044 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 28048 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 28052 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 28056 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 28059 $PACKER_VCC_NET
.sym 28060 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 28063 $PACKER_VCC_NET
.sym 28064 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 28068 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 28072 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 28076 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 28080 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 28084 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 28088 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 28092 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 28096 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 28101 $nextpnr_ICESTORM_LC_3$I3
.sym 28102 my_adr[14]
.sym 28106 my_adr[16]
.sym 28110 my_adr[9]
.sym 28114 my_adr[21]
.sym 28118 servant.mdu_rs1[7]
.sym 28122 my_adr[17]
.sym 28126 my_adr[13]
.sym 28130 my_adr[25]
.sym 28134 my_adr[18]
.sym 28138 add
.sym 28139 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 28142 my_adr[29]
.sym 28146 my_adr[30]
.sym 28150 my_adr[28]
.sym 28154 my_adr[20]
.sym 28158 my_adr[27]
.sym 28162 servant.mdu_rs1[9]
.sym 28166 servant.mdu_rs1[8]
.sym 28170 servant.mdu_rs1[23]
.sym 28174 servant.mdu_rs1[26]
.sym 28178 servant.mdu_rs1[25]
.sym 28182 servant.mdu_rs1[24]
.sym 28186 servant.mdu_rs1[27]
.sym 28190 servant.mdu_rs1[10]
.sym 28195 tx_to_pc.clock_count[0]
.sym 28199 tx_to_pc.clock_count[1]
.sym 28203 tx_to_pc.clock_count[2]
.sym 28207 tx_to_pc.clock_count[3]
.sym 28208 $PACKER_VCC_NET
.sym 28211 tx_to_pc.clock_count[4]
.sym 28212 $PACKER_VCC_NET
.sym 28215 tx_to_pc.clock_count[5]
.sym 28219 tx_to_pc.clock_count[6]
.sym 28223 $PACKER_VCC_NET
.sym 28225 $nextpnr_ICESTORM_LC_12$I3
.sym 28226 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 28227 tx_to_pc.state[1]
.sym 28228 tx_to_pc.state[0]
.sym 28229 $nextpnr_ICESTORM_LC_12$COUT
.sym 28230 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28231 servant.cpu.cpu.cnt_done
.sym 28234 servant.cpu.rf_rreq
.sym 28238 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28242 servant.cpu.rf_ram_if.rreq_r
.sym 28246 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 28247 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 28248 tx_to_pc.data_index[2]
.sym 28249 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 28250 servant.cpu.rf_wreq
.sym 28251 servant.cpu.rf_ram_if.rgnt
.sym 28252 servant.cpu.cpu.cnt_en
.sym 28253 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 28254 servant.cpu.cpu.cnt_done
.sym 28255 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28258 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28259 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28262 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28266 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28267 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28268 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28270 servant.cpu.cpu.mem_bytecnt[1]
.sym 28271 servant.mdu_rs1[1]
.sym 28272 servant.mdu_rs1[0]
.sym 28273 servant.cpu.cpu.mem_bytecnt[0]
.sym 28274 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 28278 servant.cpu.cpu.cnt_en
.sym 28279 servant.cpu.cpu.decode.opcode[2]
.sym 28280 servant.cpu.cpu.branch_op
.sym 28281 servant.cpu.cpu.state.init_done
.sym 28282 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 28283 servant.mdu_rs1[1]
.sym 28284 $abc$8827$new_n1828_
.sym 28286 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28287 servant.cpu.cpu.state.init_done
.sym 28288 servant.cpu.cpu.new_irq
.sym 28289 servant.cpu.cpu.branch_op
.sym 28290 $abc$8827$new_n1502_
.sym 28291 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28294 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 28295 $abc$8827$new_n1848_
.sym 28298 servant.cpu.cpu.decode.opcode[0]
.sym 28299 servant.cpu.cpu.alu_cmp
.sym 28300 servant.mdu_op[0]
.sym 28301 $abc$8827$new_n1827_
.sym 28302 servant.cpu.cpu.ebreak
.sym 28303 servant.cpu.cpu.state.o_cnt[2]
.sym 28304 servant.cpu.cpu.decode.op22
.sym 28305 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28306 servant.cpu.cpu.state.o_cnt[2]
.sym 28307 servant.cpu.cpu.mem_bytecnt[0]
.sym 28308 servant.cpu.cpu.mem_bytecnt[1]
.sym 28309 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28310 servant.cpu.cpu.state.misalign_trap_sync
.sym 28311 servant.cpu.cpu.csr.mcause3_0[2]
.sym 28312 servant.cpu.cpu.branch_op
.sym 28313 servant.wb_dbus_we
.sym 28314 servant.cpu.cpu.state.misalign_trap_sync
.sym 28315 servant.cpu.cpu.csr.mcause3_0[1]
.sym 28316 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 28318 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28319 servant.cpu.wdata0
.sym 28320 servant.cpu.rf_ram_if.wcnt[0]
.sym 28322 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 28323 clock_gen.pll.rst_reg[1]
.sym 28326 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_
.sym 28327 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28328 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28329 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28330 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28331 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28334 $abc$8827$new_n1135_
.sym 28335 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28336 servant.cpu.cpu.new_irq
.sym 28338 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 28339 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28342 servant.cpu.cpu.bufreg_en
.sym 28343 servant.mdu_rs1[0]
.sym 28344 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 28345 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28346 servant.cpu.cpu.mem_bytecnt[0]
.sym 28347 servant.cpu.cpu.mem_bytecnt[1]
.sym 28348 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 28349 $abc$8827$new_n1275_
.sym 28350 servant.cpu.cpu.decode.op22
.sym 28351 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28352 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28353 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 28354 servant.cpu.cpu.bufreg_en
.sym 28355 servant.mdu_rs1[0]
.sym 28358 servant.cpu.cpu.csr.timer_irq
.sym 28362 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 28363 servant.cpu.cpu.csr.mstatus_mie
.sym 28364 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28365 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28366 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 28367 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 28368 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28370 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28371 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28372 servant.cpu.cpu.rs2_addr[1]
.sym 28373 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 28374 servant.cpu.cpu.ebreak
.sym 28375 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 28376 servant.cpu.cpu.decode.op26
.sym 28377 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28378 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28379 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28382 servant.cpu.cpu.branch_op
.sym 28383 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 28386 servant.cpu.cpu.decode.op26
.sym 28387 servant.cpu.cpu.ebreak
.sym 28388 servant.cpu.cpu.rd_addr[1]
.sym 28389 servant.cpu.rf_ram_if.wcnt[0]
.sym 28390 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 28391 $abc$8827$new_n1975_
.sym 28392 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28393 $abc$8827$new_n1541_
.sym 28394 servant.cpu.cpu.branch_op
.sym 28395 servant.cpu.cpu.decode.opcode[0]
.sym 28396 servant.cpu.cpu.decode.opcode[2]
.sym 28398 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28399 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28400 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 28401 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28402 servant.cpu.cpu.ebreak
.sym 28403 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 28404 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 28406 $abc$8827$new_n1514_
.sym 28407 $abc$8827$new_n1513_
.sym 28408 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28409 servant.wb_dbus_we
.sym 28410 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28411 servant.cpu.cpu.csr.mstatus_mpie
.sym 28412 servant.cpu.cpu.csr_in
.sym 28413 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28414 servant.cpu.rf_ram.regzero
.sym 28415 servant.cpu.rf_ram.rdata[0]
.sym 28416 servant.cpu.rf_ram_if.rdata1
.sym 28417 servant.cpu.rf_ram_if.rtrig1
.sym 28418 servant.wb_ibus_adr[0]
.sym 28419 servant.cpu.cpu.csr_in
.sym 28420 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28422 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28423 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28424 servant.cpu.cpu.cnt_en
.sym 28426 servant.cpu.rf_ram_if.wdata0_r
.sym 28427 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28428 servant.cpu.rf_ram_if.wcnt[0]
.sym 28430 servant.cpu.rf_ram_if.rcnt[0]
.sym 28434 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 28435 servant.mdu_op[2]
.sym 28436 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 28437 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 28438 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28442 servant.mdu_op[2]
.sym 28443 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 28444 servant.mdu_op[1]
.sym 28445 servant.cpu.cpu.alu.cmp_r
.sym 28446 servant.cpu.wdata0
.sym 28450 servant.cpu.cpu.csr_in
.sym 28455 servant.cpu.rf_ram_if.rcnt[0]
.sym 28457 $PACKER_VCC_NET
.sym 28458 servant.cpu.cpu.csr.mie_mtie
.sym 28459 servant.timer_irq
.sym 28460 servant.cpu.cpu.csr.mstatus_mie
.sym 28462 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 28463 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 28464 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5189[2]_new_inv_
.sym 28465 $abc$8827$new_n1478_
.sym 28466 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28467 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 28473 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 28474 servant.cpu.rf_ram.regzero
.sym 28475 servant.cpu.rf_ram.rdata[1]
.sym 28478 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 28479 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 28480 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28481 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 28482 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 28483 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 28486 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 28487 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 28490 servant.mdu_rs1[3]
.sym 28491 servant.wb_ibus_adr[3]
.sym 28492 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28494 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 28495 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 28498 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 28499 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 28502 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 28503 tx_to_ble.data_index[0]
.sym 28504 tx_to_ble.data_index[1]
.sym 28505 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 28506 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 28507 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 28508 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28509 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 28510 my_adr[0]
.sym 28514 my_adr[4]
.sym 28518 my_adr[7]
.sym 28524 my_adr[0]
.sym 28526 my_adr[6]
.sym 28530 my_adr[5]
.sym 28534 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 28538 my_adr[2]
.sym 28542 my_adr[3]
.sym 28546 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 28547 my_adr[1]
.sym 28548 add
.sym 28550 my_adr[12]
.sym 28554 my_adr[8]
.sym 28558 my_adr[11]
.sym 28562 my_adr[10]
.sym 28566 my_adr[19]
.sym 28570 $add$src/servant_1.2.1/service/service.v:186$37_Y[2]
.sym 28574 my_adr[15]
.sym 28579 my_adr[1]
.sym 28584 my_adr[2]
.sym 28588 my_adr[3]
.sym 28589 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 28592 my_adr[4]
.sym 28593 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 28596 my_adr[5]
.sym 28597 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 28600 my_adr[6]
.sym 28601 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 28604 my_adr[7]
.sym 28605 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 28608 my_adr[8]
.sym 28609 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 28612 my_adr[9]
.sym 28613 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 28616 my_adr[10]
.sym 28617 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 28620 my_adr[11]
.sym 28621 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 28624 my_adr[12]
.sym 28625 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 28628 my_adr[13]
.sym 28629 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 28632 my_adr[14]
.sym 28633 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 28636 my_adr[15]
.sym 28637 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 28640 my_adr[16]
.sym 28641 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 28644 my_adr[17]
.sym 28645 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 28648 my_adr[18]
.sym 28649 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 28652 my_adr[19]
.sym 28653 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 28656 my_adr[20]
.sym 28657 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 28660 my_adr[21]
.sym 28661 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 28664 my_adr[22]
.sym 28665 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 28668 my_adr[23]
.sym 28669 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 28672 my_adr[24]
.sym 28673 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 28676 my_adr[25]
.sym 28677 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 28680 my_adr[26]
.sym 28681 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 28684 my_adr[27]
.sym 28685 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 28688 my_adr[28]
.sym 28689 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 28692 my_adr[29]
.sym 28693 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 28696 my_adr[30]
.sym 28697 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 28700 my_adr[31]
.sym 28701 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 28702 my_adr[31]
.sym 28706 servant.cpu.cpu.cnt_done
.sym 28707 clock_gen.pll.rst_reg[1]
.sym 28710 wb_mem_dat[1]
.sym 28711 from_ble[1]
.sym 28712 recieve
.sym 28714 add
.sym 28715 rx_done
.sym 28718 wb_mem_dat[3]
.sym 28719 from_ble[3]
.sym 28720 recieve
.sym 28722 recieve
.sym 28726 clock_gen.pll.rst_reg[0]
.sym 28730 from_ble[0]
.sym 28731 wb_mem_dat[0]
.sym 28732 recieve
.sym 28734 wb_mem_dat[2]
.sym 28735 from_ble[2]
.sym 28736 recieve
.sym 28738 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 28739 servant.cpu.cpu.bufreg_en
.sym 28740 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28742 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28743 servant.cpu.cpu.cnt_en
.sym 28746 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28747 servant.cpu.cpu.cnt_done
.sym 28750 servant.cpu.cpu.state.stage_two_req
.sym 28751 $abc$8827$new_n1519_
.sym 28754 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28755 servant.mdu_rs1[2]
.sym 28756 $abc$8827$new_n1560_
.sym 28758 servant.mdu_rs1[1]
.sym 28762 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 28763 clock_gen.pll.rst_reg[1]
.sym 28766 servant.wb_dbus_we
.sym 28767 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28768 servant.mdu_rs1[31]
.sym 28769 clock_gen.pll.rst_reg[1]
.sym 28770 servant.cpu.waddr[9]
.sym 28771 servant.cpu.cpu.rd_addr[2]
.sym 28774 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 28775 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28776 servant.cpu.cpu.cnt_en
.sym 28777 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 28778 servant.mdu_rs1[0]
.sym 28779 servant.mdu_rs1[1]
.sym 28780 servant.mdu_op[1]
.sym 28782 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 28783 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 28786 servant.mdu_rs1[30]
.sym 28787 servant.mdu_rs1[31]
.sym 28788 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28789 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28790 servant.cpu.cpu.decode.opcode[2]
.sym 28791 servant.cpu.cpu.branch_op
.sym 28792 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28793 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 28794 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28795 servant.wb_dbus_we
.sym 28798 servant.mdu_op[0]
.sym 28799 servant.mdu_rs1[1]
.sym 28800 servant.mdu_op[1]
.sym 28801 servant.mdu_rs1[0]
.sym 28803 servant.cpu.rf_ram_if.rcnt[0]
.sym 28807 servant.cpu.raddr[0]
.sym 28811 servant.cpu.raddr[1]
.sym 28812 $PACKER_VCC_NET
.sym 28813 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 28815 servant.cpu.raddr[2]
.sym 28816 $PACKER_VCC_NET
.sym 28817 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 28819 servant.cpu.raddr[3]
.sym 28820 $PACKER_VCC_NET
.sym 28821 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 28822 servant.cpu.cpu.csr.timer_irq_r
.sym 28823 servant.cpu.cpu.csr.timer_irq
.sym 28826 servant.cpu.rf_ram_if.wcnt[0]
.sym 28827 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28830 servant.cpu.cpu.branch_op
.sym 28831 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28832 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28834 servant.cpu.cpu.branch_op
.sym 28835 servant.cpu.cpu.decode.opcode[2]
.sym 28836 servant.cpu.cpu.decode.opcode[0]
.sym 28838 $abc$8827$new_n1135_
.sym 28839 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28840 servant.cpu.cpu.new_irq
.sym 28841 servant.cpu.cpu.state.misalign_trap_sync
.sym 28842 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28843 servant.cpu.cpu.cnt_done
.sym 28846 servant.mdu_op[0]
.sym 28847 servant.cpu.cpu.mem_bytecnt[0]
.sym 28848 servant.cpu.cpu.mem_bytecnt[1]
.sym 28849 servant.mdu_op[1]
.sym 28850 servant.cpu.cpu.csr.mstatus_mie
.sym 28854 $abc$8827$ram.we[2]_new_
.sym 28855 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28858 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 28859 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 28862 servant.cpu.cpu.decode.opcode[0]
.sym 28863 servant.cpu.cpu.branch_op
.sym 28864 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28865 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28866 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 28867 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 28871 $PACKER_VCC_NET
.sym 28872 tx_to_pc.clock_count[0]
.sym 28874 $abc$8827$ram.we[3]_new_
.sym 28875 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28878 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 28879 servant.cpu.cpu.bufreg2_q
.sym 28880 servant.cpu.cpu.decode.opcode[2]
.sym 28881 servant.cpu.cpu.mem_if.dat_valid
.sym 28882 servant.cpu.cpu.decode.opcode[0]
.sym 28883 $abc$8827$new_n2039_
.sym 28884 $abc$8827$new_n2040_
.sym 28886 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 28887 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 28890 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 28891 tx_to_pc.state[0]
.sym 28892 tx_to_pc.state[1]
.sym 28894 servant.mdu_op[2]
.sym 28895 servant.mdu_op[1]
.sym 28896 servant.mdu_op[0]
.sym 28898 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28899 servant.cpu.cpu.decode.op26
.sym 28900 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28902 $abc$8827$new_n1513_
.sym 28903 $abc$8827$new_n1514_
.sym 28906 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 28907 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 28910 servant.cpu.cpu.bufreg2_q
.sym 28914 servant.mdu_op[2]
.sym 28915 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28916 servant.cpu.cpu.immdec.imm31
.sym 28917 servant.cpu.cpu.cnt_done
.sym 28918 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28919 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28920 servant.cpu.cpu.decode.op21
.sym 28922 servant.mdu_op[2]
.sym 28923 servant.cpu.cpu.mem_if.signbit
.sym 28926 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28927 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28930 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28931 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 28934 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28935 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 28938 servant.cpu.raddr[4]
.sym 28939 servant.cpu.raddr[9]
.sym 28940 $abc$8827$new_n1300_
.sym 28942 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28943 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 28946 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 28947 sel[2]
.sym 28950 $abc$8827$ram.we[3]_new_
.sym 28951 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 28954 servant.cpu.rf_ram.regzero
.sym 28955 servant.cpu.rf_ram.rdata[0]
.sym 28956 servant.cpu.rf_ram_if.rdata0[1]
.sym 28957 servant.cpu.rf_ram_if.rcnt[0]
.sym 28958 $abc$8827$ram.we[2]_new_
.sym 28959 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 28962 servant.mdu_rs1[2]
.sym 28963 servant.wb_ibus_adr[2]
.sym 28964 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28966 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 28967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 28968 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28969 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 28970 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28971 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 28974 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 28975 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 28978 $abc$8827$ram.we[2]_new_
.sym 28979 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 28982 $abc$8827$ram.we[3]_new_
.sym 28983 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 28986 servant.cpu.rdata[1]
.sym 28990 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 28991 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 28994 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 28995 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 28996 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28997 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 28998 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 28999 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29000 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 29002 my_adr[2]
.sym 29003 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 29004 recieve
.sym 29006 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29007 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 29010 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 29011 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 29012 $abc$8827$new_n1489_
.sym 29013 $abc$8827$new_n1490_
.sym 29014 $abc$8827$ram.we[3]_new_
.sym 29015 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 29018 my_adr[3]
.sym 29019 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 29020 recieve
.sym 29022 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 29023 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 29024 $abc$8827$new_n1674_
.sym 29025 $abc$8827$new_n1675_
.sym 29026 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29027 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 29028 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29029 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 29030 servant.mdu_rs1[3]
.sym 29034 servant.mdu_rs1[5]
.sym 29038 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 29039 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 29042 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29043 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 29046 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29047 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 29050 $abc$8827$ram.we[2]_new_
.sym 29051 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 29054 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29055 servant.mdu_rs1[31]
.sym 29056 servant.cpu.cpu.bufreg_sh_signed
.sym 29057 $abc$8827$new_n1560_
.sym 29058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 29059 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29060 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 29062 servant.mdu_rs1[31]
.sym 29066 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 29070 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 29071 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[59]_new_
.sym 29072 $abc$8827$new_n1635_
.sym 29073 $abc$8827$new_n1636_
.sym 29074 my_adr[1]
.sym 29078 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 29079 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[61]_new_
.sym 29080 $abc$8827$new_n1649_
.sym 29081 $abc$8827$new_n1650_
.sym 29082 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29083 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 29084 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29085 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 29086 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29087 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 29090 $abc$8827$ram.we[2]_new_
.sym 29091 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 29094 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 29095 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29096 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29097 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 29098 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 29100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29101 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 29102 $add$src/servant_1.2.1/service/service.v:186$37_Y[1]
.sym 29106 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29107 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 29108 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29109 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 29110 $abc$8827$ram.we[3]_new_
.sym 29111 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 29114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 29115 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29116 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29117 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 29118 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 29119 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 29122 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 29124 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 29126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 29127 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29128 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29129 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 29130 $abc$8827$ram.we[3]_new_
.sym 29131 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 29134 servant.mdu_rs1[17]
.sym 29138 servant.mdu_rs1[6]
.sym 29142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 29143 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 29146 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 29148 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29149 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 29150 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29151 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 29152 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29153 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 29154 servant.mdu_rs1[19]
.sym 29158 servant.mdu_rs1[20]
.sym 29162 servant.mdu_rs1[18]
.sym 29166 servant.mdu_rs1[22]
.sym 29170 $abc$8827$ram.we[2]_new_
.sym 29171 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 29174 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 29175 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 29178 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29179 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 29180 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29181 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 29182 servant.mdu_rs1[21]
.sym 29186 servant.wb_ibus_adr[22]
.sym 29190 my_adr[26]
.sym 29194 servant.mdu_rs1[22]
.sym 29195 servant.wb_ibus_adr[22]
.sym 29196 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29198 servant.wb_ibus_adr[23]
.sym 29202 servant.mdu_rs1[24]
.sym 29203 servant.wb_ibus_adr[24]
.sym 29204 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29206 servant.wb_ibus_adr[25]
.sym 29210 servant.mdu_rs1[23]
.sym 29211 servant.wb_ibus_adr[23]
.sym 29212 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29214 servant.wb_ibus_adr[24]
.sym 29219 tx_to_pc.data_index[0]
.sym 29224 tx_to_pc.data_index[1]
.sym 29228 tx_to_pc.data_index[2]
.sym 29229 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 29230 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 29231 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 29232 tx_to_pc.data_index[1]
.sym 29233 tx_to_pc.data_index[0]
.sym 29234 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 29238 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 29239 clock_gen.pll.rst_reg[1]
.sym 29242 servant.wb_ibus_ack
.sym 29243 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 29246 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 29247 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 29248 tx_to_pc.data_index[2]
.sym 29250 servant.wb_dbus_ack
.sym 29251 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29254 clock_gen.pll.rst_reg[1]
.sym 29255 servant.cpu.cpu.state.ibus_cyc
.sym 29258 servant.cpu.cpu.state.stage_two_req
.sym 29259 servant.cpu.cpu.state.misalign_trap_sync
.sym 29260 servant.wb_ibus_ack
.sym 29262 wb_mem_ack
.sym 29263 cyc
.sym 29266 tx_to_pc.state[0]
.sym 29267 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 29268 tx_to_pc.state[1]
.sym 29270 tx_to_pc.state[1]
.sym 29271 tx_to_pc.state[0]
.sym 29272 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 29275 $PACKER_VCC_NET
.sym 29276 servant.wb_timer_rdt[0]
.sym 29278 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 29279 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 29280 tx_to_pc.data_index[2]
.sym 29282 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 29283 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 29284 servant.cpu.cpu.bufreg.c_r
.sym 29285 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29286 servant.cpu.waddr[9]
.sym 29287 servant.cpu.cpu.rd_addr[4]
.sym 29290 $abc$8827$new_n1079_
.sym 29291 data_to[0]
.sym 29292 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 29293 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29294 servant.cpu.waddr[9]
.sym 29295 servant.cpu.cpu.rd_addr[3]
.sym 29298 $abc$8827$new_n1079_
.sym 29299 data_to[4]
.sym 29300 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 29301 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29302 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 29303 servant.cpu.cpu.cnt_en
.sym 29304 servant.cpu.cpu.state.misalign_trap_sync
.sym 29305 servant.cpu.cpu.state.init_done
.sym 29306 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29307 servant.cpu.cpu.state.init_done
.sym 29308 servant.cpu.cpu.new_irq
.sym 29310 wb_mem_dat[5]
.sym 29311 servant.mdu_op[2]
.sym 29312 servant.cpu.cpu.state.init_done
.sym 29313 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29315 servant.cpu.rf_ram_if.rcnt[0]
.sym 29320 servant.cpu.raddr[0]
.sym 29324 servant.cpu.raddr[1]
.sym 29325 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 29328 servant.cpu.raddr[2]
.sym 29329 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 29332 servant.cpu.raddr[3]
.sym 29333 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 29334 servant.cpu.cpu.branch_op
.sym 29335 servant.cpu.cpu.decode.opcode[0]
.sym 29336 $abc$8827$new_n1279_
.sym 29337 servant.cpu.cpu.decode.opcode[2]
.sym 29338 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 29339 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 29340 servant.wb_dbus_ack
.sym 29342 servant.cpu.cpu.decode.opcode[2]
.sym 29343 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 29344 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 29346 wb_mem_rdt[5]
.sym 29350 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 29351 servant.wb_ibus_adr[0]
.sym 29354 servant.mdu_op[2]
.sym 29355 servant.wb_dbus_we
.sym 29356 servant.cpu.cpu.bufreg_sh_signed
.sym 29357 servant.mdu_op[1]
.sym 29358 wb_mem_rdt[13]
.sym 29362 wb_mem_rdt[4]
.sym 29366 servant.mdu_op[0]
.sym 29367 servant.mdu_op[2]
.sym 29368 servant.mdu_op[1]
.sym 29370 wb_mem_rdt[6]
.sym 29374 wb_mem_rdt[2]
.sym 29378 servant.mdu_op[2]
.sym 29379 servant.mdu_op[1]
.sym 29380 servant.mdu_op[0]
.sym 29381 servant.cpu.cpu.decode.op21
.sym 29382 wb_mem_rdt[12]
.sym 29386 wb_mem_rdt[14]
.sym 29390 servant.cpu.cpu.bufreg_sh_signed
.sym 29391 servant.wb_dbus_we
.sym 29392 servant.mdu_op[1]
.sym 29393 servant.mdu_op[0]
.sym 29394 servant.cpu.rreg0[1]
.sym 29395 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 29396 servant.cpu.rf_ram_if.rcnt[0]
.sym 29398 servant.cpu.cpu.decode.opcode[2]
.sym 29399 servant.cpu.cpu.branch_op
.sym 29402 servant.cpu.cpu.rs2_addr[0]
.sym 29403 servant.cpu.cpu.rd_addr[0]
.sym 29404 servant.cpu.cpu.cnt_done
.sym 29405 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 29406 wb_mem_dat[0]
.sym 29407 wb_mem_dat[16]
.sym 29408 servant.mdu_rs1[0]
.sym 29409 $abc$8827$new_n1978_
.sym 29410 servant.cpu.cpu.decode.op21
.sym 29411 servant.cpu.cpu.decode.op26
.sym 29414 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 29415 servant.cpu.cpu.rd_addr[0]
.sym 29416 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 29417 servant.cpu.rf_ram_if.wcnt[0]
.sym 29418 wb_mem_rdt[21]
.sym 29422 wb_mem_rdt[30]
.sym 29426 servant.cpu.cpu.rs2_addr[0]
.sym 29427 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 29428 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 29429 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29430 servant.cpu.raddr[8]
.sym 29431 servant.cpu.raddr[7]
.sym 29432 servant.cpu.raddr[6]
.sym 29433 servant.cpu.raddr[5]
.sym 29434 $abc$8827$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 29435 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29436 servant.cpu.rf_ram_if.rcnt[0]
.sym 29438 $abc$8827$new_n1968_
.sym 29439 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 29440 servant.cpu.rreg0[0]
.sym 29441 servant.cpu.rf_ram_if.rcnt[0]
.sym 29442 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29443 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 29444 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 29446 wb_mem_rdt[31]
.sym 29450 servant.cpu.rf_ram_if.rcnt[0]
.sym 29451 servant.cpu.raddr[0]
.sym 29454 wb_mem_rdt[26]
.sym 29458 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29459 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 29462 wb_mem_rdt[22]
.sym 29466 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 29467 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 29468 $abc$8827$new_n1688_
.sym 29469 $abc$8827$new_n1689_
.sym 29470 cyc
.sym 29471 we
.sym 29474 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29475 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 29476 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 29478 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 29479 sel[3]
.sym 29482 servant.cpu.rf_rreq
.sym 29483 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 29486 servant.cpu.rf_rreq
.sym 29487 servant.cpu.waddr[0]
.sym 29490 servant.cpu.rf_rreq
.sym 29491 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 29494 servant.mdu_rs1[30]
.sym 29495 wb_mem_rdt[30]
.sym 29496 servant.wb_timer_rdt[30]
.sym 29497 servant.mdu_rs1[31]
.sym 29498 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 29499 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29500 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 29502 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29503 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 29504 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 29506 adr[0]
.sym 29507 adr[1]
.sym 29508 $abc$8827$new_n1289_
.sym 29510 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 29514 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29515 servant.wb_ibus_adr[1]
.sym 29516 my_adr[1]
.sym 29517 recieve
.sym 29518 adr[2]
.sym 29519 adr[3]
.sym 29520 adr[4]
.sym 29521 adr[5]
.sym 29522 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 29523 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 29524 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 29525 $abc$8827$new_n1697_
.sym 29526 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29527 servant.wb_ibus_adr[0]
.sym 29528 my_adr[0]
.sym 29529 recieve
.sym 29530 servant.mdu_rs1[4]
.sym 29531 servant.wb_ibus_adr[4]
.sym 29532 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29534 my_adr[4]
.sym 29535 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 29536 recieve
.sym 29538 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29539 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 29542 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29543 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 29546 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 29547 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29548 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 29550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 29551 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29552 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 29554 servant.cpu.cpu.alu_cmp
.sym 29558 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 29559 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 29560 $abc$8827$new_n1465_
.sym 29561 $abc$8827$new_n1466_
.sym 29562 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 29563 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29564 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29565 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 29566 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29567 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 29570 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29571 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 29574 servant.mdu_rs1[5]
.sym 29575 servant.wb_ibus_adr[5]
.sym 29576 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29578 my_adr[6]
.sym 29579 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 29580 recieve
.sym 29582 my_adr[5]
.sym 29583 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 29584 recieve
.sym 29586 my_adr[8]
.sym 29587 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 29588 recieve
.sym 29590 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29591 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 29594 my_adr[7]
.sym 29595 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 29596 recieve
.sym 29598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 29599 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 29600 $abc$8827$new_n1627_
.sym 29601 $abc$8827$new_n1628_
.sym 29602 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 29603 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29604 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29605 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 29606 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29607 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 29608 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29609 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 29610 $add$src/servant_1.2.1/service/service.v:186$37_Y[22]
.sym 29611 add
.sym 29614 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29615 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 29616 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29617 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 29618 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 29619 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29620 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29621 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 29622 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 29623 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 29626 $add$src/servant_1.2.1/service/service.v:186$37_Y[23]
.sym 29627 add
.sym 29630 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 29631 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29632 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29633 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 29634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 29635 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29636 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 29638 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 29639 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 29642 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 29643 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 29644 $abc$8827$new_n1483_
.sym 29645 $abc$8827$new_n1484_
.sym 29646 servant.mdu_rs1[6]
.sym 29647 servant.wb_ibus_adr[6]
.sym 29648 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29650 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 29654 servant.wb_ibus_adr[6]
.sym 29658 servant.wb_ibus_adr[7]
.sym 29662 servant.mdu_rs1[7]
.sym 29663 servant.wb_ibus_adr[7]
.sym 29664 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29666 servant.mdu_rs1[21]
.sym 29667 servant.wb_ibus_adr[21]
.sym 29668 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29670 servant.mdu_rs1[18]
.sym 29671 servant.wb_ibus_adr[18]
.sym 29672 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29674 servant.wb_ibus_adr[19]
.sym 29678 servant.mdu_rs1[20]
.sym 29679 servant.wb_ibus_adr[20]
.sym 29680 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29682 servant.mdu_rs1[19]
.sym 29683 servant.wb_ibus_adr[19]
.sym 29684 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29686 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 29690 servant.wb_ibus_adr[18]
.sym 29694 my_adr[24]
.sym 29698 servant.mdu_rs1[8]
.sym 29699 servant.wb_ibus_adr[8]
.sym 29700 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29702 servant.wb_ibus_adr[20]
.sym 29706 servant.wb_ibus_adr[10]
.sym 29710 servant.wb_ibus_adr[8]
.sym 29714 servant.wb_ibus_adr[21]
.sym 29718 servant.mdu_rs1[9]
.sym 29719 servant.wb_ibus_adr[9]
.sym 29720 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29722 servant.wb_ibus_adr[9]
.sym 29726 servant.mdu_rs1[25]
.sym 29727 servant.wb_ibus_adr[25]
.sym 29728 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29730 $abc$8827$new_n1079_
.sym 29731 data_to[1]
.sym 29732 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 29733 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29734 $abc$8827$new_n1079_
.sym 29735 data_to[6]
.sym 29736 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 29737 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29738 $abc$8827$new_n1079_
.sym 29739 data_to[5]
.sym 29740 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 29741 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29742 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 29743 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 29744 tx_to_pc.data_index[2]
.sym 29746 $abc$8827$new_n1079_
.sym 29747 data_to[3]
.sym 29748 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 29749 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29750 $abc$8827$new_n1079_
.sym 29751 data_to[7]
.sym 29752 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 29753 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29754 $abc$8827$new_n1079_
.sym 29755 data_to[2]
.sym 29756 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 29757 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29758 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 29759 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 29760 tx_to_pc.data_index[2]
.sym 29762 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 29763 servant.cpu.cpu.cnt_done
.sym 29764 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29765 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29766 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 29767 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 29768 servant.cpu.cpu.bufreg.c_r
.sym 29769 servant.cpu.cpu.bufreg_en
.sym 29770 tx_to_pc.state[0]
.sym 29771 tx_to_pc.state[1]
.sym 29774 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 29775 pc_active
.sym 29776 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 29778 tx_to_pc.state[1]
.sym 29782 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29783 wb_mem_ack
.sym 29786 $abc$8827$new_n1107_
.sym 29787 $abc$8827$new_n1104_
.sym 29788 tx_to_pc.state[0]
.sym 29789 tx_to_pc.state[1]
.sym 29790 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 29791 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 29792 tx_to_pc.data_index[0]
.sym 29793 tx_to_pc.data_index[1]
.sym 29794 wb_mem_dat[6]
.sym 29795 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29796 $abc$8827$new_n1724_
.sym 29798 wb_mem_dat[2]
.sym 29799 wb_mem_dat[1]
.sym 29800 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29802 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29803 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29806 servant.cpu.rreg0[4]
.sym 29807 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 29808 servant.wb_ibus_ack
.sym 29810 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29811 servant.mdu_op[2]
.sym 29812 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29813 $abc$8827$new_n1822_
.sym 29814 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 29815 servant.cpu.cpu.cnt_en
.sym 29816 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29817 servant.wb_dbus_ack
.sym 29818 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 29819 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 29820 servant.wb_ibus_ack
.sym 29822 servant.wb_dbus_ack
.sym 29823 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29824 wb_mem_dat[0]
.sym 29825 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 29826 servant.cpu.cpu.decode.opcode[2]
.sym 29827 servant.cpu.cpu.decode.opcode[1]
.sym 29828 servant.cpu.cpu.decode.opcode[0]
.sym 29829 $abc$8827$new_n1524_
.sym 29830 servant.cpu.cpu.decode.opcode[1]
.sym 29831 servant.cpu.cpu.decode.opcode[0]
.sym 29832 servant.cpu.cpu.branch_op
.sym 29833 servant.cpu.rdata0
.sym 29834 servant.cpu.cpu.decode.opcode[2]
.sym 29835 servant.cpu.cpu.ebreak
.sym 29836 servant.wb_dbus_we
.sym 29837 servant.cpu.cpu.branch_op
.sym 29838 wb_mem_rdt[0]
.sym 29842 servant.cpu.cpu.decode.opcode[1]
.sym 29843 servant.cpu.cpu.decode.opcode[0]
.sym 29844 servant.cpu.cpu.branch_op
.sym 29845 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 29846 servant.cpu.cpu.decode.opcode[2]
.sym 29847 $abc$8827$new_n1823_
.sym 29848 servant.wb_dbus_ack
.sym 29849 servant.cpu.cpu.branch_op
.sym 29850 servant.mdu_op[1]
.sym 29851 servant.cpu.cpu.decode.opcode[2]
.sym 29854 wb_mem_rdt[7]
.sym 29858 wb_mem_rdt[2]
.sym 29862 wb_mem_rdt[5]
.sym 29866 servant.cpu.cpu.decode.opcode[2]
.sym 29867 servant.cpu.cpu.decode.opcode[1]
.sym 29868 servant.cpu.cpu.decode.opcode[0]
.sym 29870 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 29871 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 29872 $abc$8827$new_n1985_
.sym 29873 servant.cpu.cpu.decode.opcode[0]
.sym 29874 servant.mdu_op[2]
.sym 29875 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29876 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 29878 servant.cpu.cpu.decode.opcode[1]
.sym 29879 servant.cpu.cpu.decode.opcode[2]
.sym 29880 servant.cpu.cpu.decode.opcode[0]
.sym 29881 servant.wb_dbus_we
.sym 29882 servant.cpu.cpu.decode.opcode[0]
.sym 29883 servant.cpu.cpu.decode.opcode[1]
.sym 29884 servant.cpu.cpu.decode.opcode[2]
.sym 29886 wb_mem_rdt[4]
.sym 29890 wb_mem_dat[4]
.sym 29891 from_ble[4]
.sym 29892 recieve
.sym 29894 wb_mem_dat[6]
.sym 29895 from_ble[6]
.sym 29896 recieve
.sym 29898 servant.cpu.cpu.rs2_addr[0]
.sym 29899 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 29900 servant.cpu.cpu.branch_op
.sym 29902 wb_mem_dat[5]
.sym 29903 from_ble[5]
.sym 29904 recieve
.sym 29906 wb_mem_dat[7]
.sym 29907 from_ble[7]
.sym 29908 recieve
.sym 29910 $0\pc_active[0:0]
.sym 29914 servant.cpu.rreg0[3]
.sym 29915 servant.cpu.cpu.rs2_addr[3]
.sym 29916 servant.cpu.raddr[9]
.sym 29917 servant.cpu.rf_ram_if.rcnt[0]
.sym 29918 $0\tx_active[0:0]
.sym 29922 servant.mdu_rs1[30]
.sym 29923 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 29924 servant.wb_timer_rdt[18]
.sym 29925 servant.mdu_rs1[31]
.sym 29926 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 29927 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29928 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 29930 servant.cpu.rreg0[4]
.sym 29931 servant.cpu.cpu.rs2_addr[4]
.sym 29932 servant.cpu.raddr[9]
.sym 29933 servant.cpu.rf_ram_if.rcnt[0]
.sym 29934 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 29935 $abc$8827$new_n1874_
.sym 29936 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 29938 wb_mem_dat[8]
.sym 29939 wb_mem_dat[24]
.sym 29940 servant.mdu_rs1[0]
.sym 29941 servant.mdu_rs1[1]
.sym 29942 servant.cpu.rreg0[2]
.sym 29943 servant.cpu.cpu.rs2_addr[2]
.sym 29944 servant.cpu.raddr[9]
.sym 29945 servant.cpu.rf_ram_if.rcnt[0]
.sym 29946 servant.mdu_op[2]
.sym 29947 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29948 servant.cpu.cpu.immdec.imm31
.sym 29950 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29951 servant.cpu.cpu.decode.opcode[0]
.sym 29952 servant.wb_dbus_we
.sym 29954 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 29955 servant.cpu.cpu.cnt_en
.sym 29956 servant.wb_ibus_ack
.sym 29958 servant.cpu.cpu.immdec.imm7
.sym 29959 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 29960 servant.cpu.cpu.decode.opcode[0]
.sym 29961 servant.cpu.cpu.branch_op
.sym 29962 servant.cpu.cpu.branch_op
.sym 29963 servant.wb_dbus_we
.sym 29964 servant.cpu.cpu.decode.opcode[2]
.sym 29965 servant.cpu.cpu.decode.opcode[0]
.sym 29966 servant.cpu.cpu.decode.opcode[2]
.sym 29967 servant.wb_dbus_we
.sym 29968 servant.cpu.cpu.branch_op
.sym 29969 servant.cpu.cpu.decode.opcode[0]
.sym 29970 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29971 servant.cpu.cpu.cnt_en
.sym 29972 servant.wb_ibus_ack
.sym 29974 servant.cpu.cpu.rd_addr[1]
.sym 29975 $abc$8827$new_n1866_
.sym 29976 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29978 servant.cpu.cpu.rd_addr[3]
.sym 29979 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 29980 servant.wb_ibus_ack
.sym 29982 servant.cpu.cpu.rd_addr[4]
.sym 29983 servant.cpu.cpu.rd_addr[3]
.sym 29984 servant.cpu.cpu.rd_addr[2]
.sym 29985 servant.cpu.cpu.rd_addr[0]
.sym 29986 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 29987 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29988 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 29990 servant.cpu.cpu.immdec.imm30_25[5]
.sym 29991 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 29992 servant.wb_ibus_ack
.sym 29994 servant.cpu.cpu.immdec.imm30_25[3]
.sym 29995 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 29996 servant.wb_ibus_ack
.sym 29998 wb_mem_rdt[30]
.sym 29999 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 30000 servant.wb_ibus_ack
.sym 30002 servant.cpu.cpu.immdec.imm30_25[2]
.sym 30003 wb_mem_rdt[26]
.sym 30004 servant.wb_ibus_ack
.sym 30006 servant.mdu_rs1[30]
.sym 30007 wb_mem_rdt[26]
.sym 30008 servant.wb_timer_rdt[26]
.sym 30009 servant.mdu_rs1[31]
.sym 30010 servant.cpu.cpu.immdec.imm30_25[1]
.sym 30011 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 30012 servant.wb_ibus_ack
.sym 30014 servant.cpu.cpu.immdec.imm30_25[4]
.sym 30015 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 30016 servant.wb_ibus_ack
.sym 30018 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30019 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 30020 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 30022 wb_mem_dat[31]
.sym 30023 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 30024 servant.wb_dbus_ack
.sym 30026 servant.mdu_rs1[30]
.sym 30027 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 30028 servant.wb_timer_rdt[29]
.sym 30029 servant.mdu_rs1[31]
.sym 30030 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 30031 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 30032 servant.wb_dbus_ack
.sym 30034 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30035 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 30036 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 30038 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 30039 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 30042 servant.mdu_rs1[30]
.sym 30043 wb_mem_rdt[31]
.sym 30044 servant.wb_timer_rdt[31]
.sym 30045 servant.mdu_rs1[31]
.sym 30046 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 30047 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30048 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 30050 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 30051 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 30054 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 30055 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30056 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 30058 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 30059 servant.cpu.cpu.cnt_en
.sym 30060 servant.wb_ibus_ack
.sym 30062 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 30063 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 30064 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5221[2]_new_inv_
.sym 30065 $abc$8827$new_n1472_
.sym 30066 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 30070 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30071 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 30074 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 30075 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 30076 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 30077 $abc$8827$new_n1643_
.sym 30078 servant.cpu.cpu.rd_addr[1]
.sym 30079 wb_mem_rdt[7]
.sym 30080 servant.wb_ibus_ack
.sym 30082 servant.mdu_op[0]
.sym 30083 servant.mdu_rs1[0]
.sym 30084 servant.mdu_rs1[1]
.sym 30085 servant.mdu_op[1]
.sym 30086 servant.mdu_op[0]
.sym 30087 servant.mdu_rs1[0]
.sym 30088 servant.mdu_rs1[1]
.sym 30089 servant.mdu_op[1]
.sym 30090 servant.mdu_rs1[0]
.sym 30091 servant.mdu_rs1[1]
.sym 30094 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30095 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 30098 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 30102 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 30103 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 30104 $abc$8827$new_n1681_
.sym 30105 $abc$8827$new_n1682_
.sym 30106 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 30107 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30108 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 30110 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30111 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 30114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 30115 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30116 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30117 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 30118 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 30119 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 30120 recieve
.sym 30122 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 30126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 30127 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30128 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30129 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 30130 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 30131 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 30132 recieve
.sym 30134 my_adr[21]
.sym 30135 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 30136 recieve
.sym 30138 my_adr[12]
.sym 30139 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 30140 recieve
.sym 30142 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 30143 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 30144 $abc$8827$new_n1620_
.sym 30145 $abc$8827$new_n1621_
.sym 30146 servant.mdu_rs1[16]
.sym 30147 servant.wb_ibus_adr[16]
.sym 30148 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30150 servant.mdu_rs1[15]
.sym 30154 servant.mdu_rs1[13]
.sym 30155 servant.wb_ibus_adr[13]
.sym 30156 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30158 servant.mdu_rs1[14]
.sym 30162 servant.mdu_rs1[16]
.sym 30166 servant.mdu_rs1[13]
.sym 30170 servant.mdu_rs1[14]
.sym 30171 servant.wb_ibus_adr[14]
.sym 30172 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30174 servant.mdu_rs1[12]
.sym 30175 servant.wb_ibus_adr[12]
.sym 30176 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30178 servant.mdu_rs1[17]
.sym 30179 servant.wb_ibus_adr[17]
.sym 30180 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30182 servant.wb_ibus_adr[14]
.sym 30186 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30187 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 30188 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30189 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 30190 servant.wb_ibus_adr[17]
.sym 30194 servant.mdu_rs1[15]
.sym 30195 servant.wb_ibus_adr[15]
.sym 30196 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30198 servant.wb_ibus_adr[13]
.sym 30202 servant.wb_ibus_adr[15]
.sym 30206 servant.wb_ibus_adr[16]
.sym 30210 servant.wb_ibus_adr[12]
.sym 30214 servant.wb_ibus_adr[28]
.sym 30218 servant.wb_ibus_adr[31]
.sym 30222 servant.wb_ibus_adr[30]
.sym 30226 servant.wb_ibus_adr[27]
.sym 30230 servant.wb_ibus_adr[26]
.sym 30234 servant.wb_ibus_adr[29]
.sym 30238 servant.wb_ibus_adr[11]
.sym 30243 wb_mem_dat[0]
.sym 30247 wb_mem_dat[1]
.sym 30248 $PACKER_VCC_NET
.sym 30251 wb_mem_dat[2]
.sym 30252 $PACKER_VCC_NET
.sym 30253 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 30255 wb_mem_dat[3]
.sym 30256 $PACKER_VCC_NET
.sym 30257 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 30259 wb_mem_dat[4]
.sym 30260 $PACKER_VCC_NET
.sym 30261 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 30263 wb_mem_dat[5]
.sym 30264 $PACKER_VCC_NET
.sym 30265 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 30266 wb_mem_dat[0]
.sym 30274 wb_mem_rdt[1]
.sym 30278 wb_mem_rdt[6]
.sym 30285 $0\pc_active[0:0]
.sym 30286 wb_mem_rdt[3]
.sym 30290 wb_mem_dat[4]
.sym 30291 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 30292 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 30298 wb_mem_dat[5]
.sym 30299 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 30300 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 30302 servant.mdu_rs1[31]
.sym 30303 servant.mdu_rs1[30]
.sym 30304 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30305 servant.wb_dbus_we
.sym 30306 wb_mem_dat[2]
.sym 30310 servant.timer.mtimecmp[0]
.sym 30314 wb_mem_dat[7]
.sym 30318 wb_mem_dat[0]
.sym 30322 servant.timer.mtimecmp[5]
.sym 30326 servant.wb_timer_rdt[0]
.sym 30327 servant.timer.mtimecmp[0]
.sym 30328 servant.wb_timer_rdt[7]
.sym 30329 servant.timer.mtimecmp[7]
.sym 30330 servant.timer.mtimecmp[7]
.sym 30334 wb_mem_dat[8]
.sym 30338 servant.mdu_rs1[30]
.sym 30339 wb_mem_rdt[1]
.sym 30340 servant.wb_timer_rdt[1]
.sym 30341 servant.mdu_rs1[31]
.sym 30342 wb_mem_rdt[20]
.sym 30346 servant.timer.mtimecmp[3]
.sym 30350 servant.timer.mtimecmp[8]
.sym 30354 servant.timer.mtimecmp[1]
.sym 30358 servant.wb_timer_rdt[2]
.sym 30359 servant.timer.mtimecmp[2]
.sym 30360 servant.wb_timer_rdt[8]
.sym 30361 servant.timer.mtimecmp[8]
.sym 30362 servant.timer.mtimecmp[2]
.sym 30366 wb_mem_rdt[3]
.sym 30371 servant.wb_timer_rdt[0]
.sym 30372 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 30375 servant.wb_timer_rdt[1]
.sym 30376 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 30379 servant.wb_timer_rdt[2]
.sym 30380 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 30383 servant.wb_timer_rdt[3]
.sym 30384 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 30387 servant.wb_timer_rdt[4]
.sym 30388 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 30391 servant.wb_timer_rdt[5]
.sym 30392 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 30395 servant.wb_timer_rdt[6]
.sym 30396 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 30399 servant.wb_timer_rdt[7]
.sym 30400 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 30403 servant.wb_timer_rdt[8]
.sym 30404 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 30407 servant.wb_timer_rdt[9]
.sym 30408 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 30411 servant.wb_timer_rdt[10]
.sym 30412 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 30415 servant.wb_timer_rdt[11]
.sym 30416 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 30419 servant.wb_timer_rdt[12]
.sym 30420 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 30423 servant.wb_timer_rdt[13]
.sym 30424 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 30427 servant.wb_timer_rdt[14]
.sym 30428 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 30431 servant.wb_timer_rdt[15]
.sym 30432 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 30435 servant.wb_timer_rdt[16]
.sym 30436 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 30439 servant.wb_timer_rdt[17]
.sym 30440 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 30443 servant.wb_timer_rdt[18]
.sym 30444 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 30447 servant.wb_timer_rdt[19]
.sym 30448 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 30451 servant.wb_timer_rdt[20]
.sym 30452 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 30455 servant.wb_timer_rdt[21]
.sym 30456 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 30459 servant.wb_timer_rdt[22]
.sym 30460 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 30463 servant.wb_timer_rdt[23]
.sym 30464 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 30467 servant.wb_timer_rdt[24]
.sym 30468 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 30471 servant.wb_timer_rdt[25]
.sym 30472 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 30475 servant.wb_timer_rdt[26]
.sym 30476 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 30479 servant.wb_timer_rdt[27]
.sym 30480 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 30483 servant.wb_timer_rdt[28]
.sym 30484 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 30487 servant.wb_timer_rdt[29]
.sym 30488 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 30491 servant.wb_timer_rdt[30]
.sym 30492 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 30495 servant.wb_timer_rdt[31]
.sym 30496 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 30498 $abc$8827$new_n2045_
.sym 30499 $abc$8827$new_n1191_
.sym 30500 $abc$8827$new_n1207_
.sym 30501 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 30502 servant.cpu.rf_ram_if.wen0_r
.sym 30503 servant.cpu.rf_ram_if.wen1_r
.sym 30504 servant.cpu.rf_ram_if.wcnt[0]
.sym 30506 servant.timer.mtimecmp[28]
.sym 30510 servant.timer.mtimecmp[22]
.sym 30514 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 30515 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30516 servant.cpu.cpu.cnt_en
.sym 30518 servant.timer.mtimecmp[24]
.sym 30522 servant.timer.mtimecmp[31]
.sym 30526 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 30527 $abc$8827$new_n1865_
.sym 30528 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 30529 servant.cpu.cpu.cnt_en
.sym 30530 servant.timer.mtimecmp[23]
.sym 30534 servant.mdu_rs1[30]
.sym 30535 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 30536 servant.wb_timer_rdt[24]
.sym 30537 servant.mdu_rs1[31]
.sym 30538 servant.mdu_rs1[30]
.sym 30539 wb_mem_rdt[3]
.sym 30540 servant.wb_timer_rdt[3]
.sym 30541 servant.mdu_rs1[31]
.sym 30542 servant.mdu_rs1[30]
.sym 30543 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 30544 servant.wb_timer_rdt[28]
.sym 30545 servant.mdu_rs1[31]
.sym 30546 wb_mem_dat[25]
.sym 30547 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 30548 servant.wb_dbus_ack
.sym 30550 wb_mem_dat[27]
.sym 30551 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 30552 servant.wb_dbus_ack
.sym 30554 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 30555 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 30556 servant.wb_dbus_ack
.sym 30558 servant.mdu_rs1[30]
.sym 30559 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 30560 servant.wb_timer_rdt[19]
.sym 30561 servant.mdu_rs1[31]
.sym 30562 servant.mdu_rs1[30]
.sym 30563 wb_mem_rdt[21]
.sym 30564 servant.wb_timer_rdt[21]
.sym 30565 servant.mdu_rs1[31]
.sym 30566 servant.mdu_rs1[30]
.sym 30567 wb_mem_rdt[22]
.sym 30568 servant.wb_timer_rdt[22]
.sym 30569 servant.mdu_rs1[31]
.sym 30570 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30571 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 30572 servant.wb_ibus_ack
.sym 30574 servant.cpu.cpu.rs2_addr[1]
.sym 30575 wb_mem_rdt[20]
.sym 30576 servant.wb_ibus_ack
.sym 30578 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 30579 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30580 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 30582 servant.cpu.cpu.rs2_addr[2]
.sym 30583 wb_mem_rdt[21]
.sym 30584 servant.wb_ibus_ack
.sym 30586 servant.cpu.cpu.rs2_addr[3]
.sym 30587 wb_mem_rdt[22]
.sym 30588 servant.wb_ibus_ack
.sym 30590 servant.cpu.cpu.rs2_addr[4]
.sym 30591 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 30592 servant.wb_ibus_ack
.sym 30594 adr[12]
.sym 30595 adr[10]
.sym 30596 adr[11]
.sym 30598 adr[10]
.sym 30599 adr[12]
.sym 30600 adr[11]
.sym 30602 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30603 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 30604 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 30606 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 30607 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 30608 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30609 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 30610 servant.mdu_rs1[30]
.sym 30611 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 30612 servant.wb_timer_rdt[25]
.sym 30613 servant.mdu_rs1[31]
.sym 30614 wb_mem_dat[26]
.sym 30615 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 30616 servant.wb_dbus_ack
.sym 30618 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 30619 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[68]_new_
.sym 30620 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[1]_new_inv_
.sym 30621 $abc$8827$new_n1460_
.sym 30622 adr[12]
.sym 30623 adr[10]
.sym 30624 adr[11]
.sym 30626 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 30627 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 30628 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 30629 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[5]_new_inv_
.sym 30630 my_adr[10]
.sym 30631 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 30632 recieve
.sym 30634 adr[10]
.sym 30635 adr[11]
.sym 30636 adr[12]
.sym 30638 $abc$8827$new_n1288_
.sym 30639 $abc$8827$new_n1290_
.sym 30640 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 30642 my_adr[11]
.sym 30643 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 30644 recieve
.sym 30646 adr[20]
.sym 30647 adr[22]
.sym 30648 adr[21]
.sym 30649 adr[23]
.sym 30650 adr[20]
.sym 30651 adr[22]
.sym 30652 adr[21]
.sym 30653 adr[23]
.sym 30654 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1748[0]_new_inv_
.sym 30655 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1743[3]_new_inv_
.sym 30656 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[4]_new_inv_
.sym 30657 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1808[5]_new_inv_
.sym 30658 my_adr[17]
.sym 30659 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 30660 recieve
.sym 30662 my_adr[14]
.sym 30663 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 30664 recieve
.sym 30666 my_adr[19]
.sym 30667 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 30668 recieve
.sym 30670 my_adr[15]
.sym 30671 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 30672 recieve
.sym 30674 adr[13]
.sym 30675 adr[14]
.sym 30676 adr[15]
.sym 30677 $abc$8827$new_n1291_
.sym 30678 my_adr[16]
.sym 30679 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 30680 recieve
.sym 30682 my_adr[13]
.sym 30683 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 30684 recieve
.sym 30686 adr[16]
.sym 30687 adr[17]
.sym 30688 adr[18]
.sym 30689 adr[19]
.sym 30690 my_adr[9]
.sym 30691 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 30692 recieve
.sym 30694 servant.mdu_rs1[11]
.sym 30695 servant.wb_ibus_adr[11]
.sym 30696 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30698 my_adr[20]
.sym 30699 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 30700 recieve
.sym 30702 my_adr[18]
.sym 30703 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 30704 recieve
.sym 30706 my_adr[24]
.sym 30707 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 30708 recieve
.sym 30710 my_adr[26]
.sym 30711 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 30712 recieve
.sym 30714 my_adr[25]
.sym 30715 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 30716 recieve
.sym 30718 adr[24]
.sym 30719 adr[25]
.sym 30720 adr[26]
.sym 30721 adr[27]
.sym 30722 servant.mdu_rs1[29]
.sym 30726 servant.mdu_rs1[28]
.sym 30730 servant.mdu_rs1[12]
.sym 30734 servant.mdu_rs1[26]
.sym 30735 servant.wb_ibus_adr[26]
.sym 30736 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30738 servant.mdu_rs1[10]
.sym 30739 servant.wb_ibus_adr[10]
.sym 30740 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30742 servant.mdu_rs1[30]
.sym 30746 servant.mdu_rs1[28]
.sym 30747 servant.wb_ibus_adr[28]
.sym 30748 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30750 servant.mdu_rs1[29]
.sym 30751 servant.wb_ibus_adr[29]
.sym 30752 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30754 from_ble[1]
.sym 30755 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 30756 $abc$8827$new_n1257_
.sym 30757 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 30762 from_ble[4]
.sym 30763 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 30764 $abc$8827$new_n1248_
.sym 30765 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 30766 rx_from_ble.data_index[1]
.sym 30767 rx_from_ble.data_index[2]
.sym 30768 rx_from_ble.data_index[0]
.sym 30769 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 30774 q$SB_IO_OUT
.sym 30782 rx_from_ble.data_index[0]
.sym 30783 rx_from_ble.data_index[1]
.sym 30784 rx_from_ble.data_index[2]
.sym 30785 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 30786 servant.mdu_rs1[30]
.sym 30787 servant.wb_gpio_rdt
.sym 30788 servant.wb_timer_rdt[0]
.sym 30789 servant.mdu_rs1[31]
.sym 30790 servant.mdu_rs1[30]
.sym 30791 servant.mdu_rs1[31]
.sym 30792 wb_mem_rdt[0]
.sym 30793 $abc$8827$new_n1709_
.sym 30794 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 30795 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 30796 servant.wb_dbus_ack
.sym 30798 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 30799 rx_from_ble.data_index[2]
.sym 30800 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 30802 wb_mem_dat[1]
.sym 30803 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 30804 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 30807 wb_mem_dat[0]
.sym 30809 $PACKER_VCC_NET
.sym 30813 servant.wb_dbus_ack
.sym 30818 wb_mem_dat[6]
.sym 30822 wb_mem_dat[3]
.sym 30826 wb_mem_dat[4]
.sym 30830 wb_mem_dat[5]
.sym 30834 wb_mem_dat[3]
.sym 30835 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 30836 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 30838 wb_mem_dat[1]
.sym 30842 servant.wb_timer_rdt[0]
.sym 30843 clock_gen.pll.rst_reg[1]
.sym 30846 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30847 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 30848 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 30850 servant.wb_timer_rdt[1]
.sym 30851 servant.timer.mtimecmp[1]
.sym 30852 servant.wb_timer_rdt[4]
.sym 30853 servant.timer.mtimecmp[4]
.sym 30854 servant.timer.mtimecmp[4]
.sym 30858 servant.wb_timer_rdt[5]
.sym 30859 servant.timer.mtimecmp[5]
.sym 30860 $abc$8827$new_n1197_
.sym 30862 servant.timer.mtimecmp[6]
.sym 30866 servant.wb_timer_rdt[3]
.sym 30867 servant.timer.mtimecmp[3]
.sym 30868 $abc$8827$new_n1193_
.sym 30869 $abc$8827$new_n1195_
.sym 30870 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 30871 servant.cpu.cpu.cnt_en
.sym 30872 servant.wb_ibus_ack
.sym 30874 servant.wb_timer_rdt[20]
.sym 30875 servant.timer.mtimecmp[20]
.sym 30876 $abc$8827$new_n1192_
.sym 30877 $abc$8827$new_n1196_
.sym 30878 servant.wb_timer_rdt[1]
.sym 30883 servant.wb_timer_rdt[0]
.sym 30888 servant.wb_timer_rdt[1]
.sym 30892 servant.wb_timer_rdt[2]
.sym 30893 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 30896 servant.wb_timer_rdt[3]
.sym 30897 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 30900 servant.wb_timer_rdt[4]
.sym 30901 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 30904 servant.wb_timer_rdt[5]
.sym 30905 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 30908 servant.wb_timer_rdt[6]
.sym 30909 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 30912 servant.wb_timer_rdt[7]
.sym 30913 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 30916 servant.wb_timer_rdt[8]
.sym 30917 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 30920 servant.wb_timer_rdt[9]
.sym 30921 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 30924 servant.wb_timer_rdt[10]
.sym 30925 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 30928 servant.wb_timer_rdt[11]
.sym 30929 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 30932 servant.wb_timer_rdt[12]
.sym 30933 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 30936 servant.wb_timer_rdt[13]
.sym 30937 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 30940 servant.wb_timer_rdt[14]
.sym 30941 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 30944 servant.wb_timer_rdt[15]
.sym 30945 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 30948 servant.wb_timer_rdt[16]
.sym 30949 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 30952 servant.wb_timer_rdt[17]
.sym 30953 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 30956 servant.wb_timer_rdt[18]
.sym 30957 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 30960 servant.wb_timer_rdt[19]
.sym 30961 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 30964 servant.wb_timer_rdt[20]
.sym 30965 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 30968 servant.wb_timer_rdt[21]
.sym 30969 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 30972 servant.wb_timer_rdt[22]
.sym 30973 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 30976 servant.wb_timer_rdt[23]
.sym 30977 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 30980 servant.wb_timer_rdt[24]
.sym 30981 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 30984 servant.wb_timer_rdt[25]
.sym 30985 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 30988 servant.wb_timer_rdt[26]
.sym 30989 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 30992 servant.wb_timer_rdt[27]
.sym 30993 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 30996 servant.wb_timer_rdt[28]
.sym 30997 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 31000 servant.wb_timer_rdt[29]
.sym 31001 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 31004 servant.wb_timer_rdt[30]
.sym 31005 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 31008 servant.wb_timer_rdt[31]
.sym 31009 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 31010 wb_mem_dat[19]
.sym 31011 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 31012 servant.wb_dbus_ack
.sym 31014 wb_mem_dat[17]
.sym 31015 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 31016 servant.wb_dbus_ack
.sym 31018 servant.mdu_rs1[30]
.sym 31019 wb_mem_rdt[4]
.sym 31020 servant.wb_timer_rdt[4]
.sym 31021 servant.mdu_rs1[31]
.sym 31022 servant.mdu_rs1[30]
.sym 31023 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 31024 servant.wb_timer_rdt[16]
.sym 31025 servant.mdu_rs1[31]
.sym 31026 $abc$8827$new_n1208_
.sym 31027 $abc$8827$new_n1213_
.sym 31028 $abc$8827$new_n1214_
.sym 31030 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 31031 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 31032 servant.wb_dbus_ack
.sym 31034 servant.mdu_rs1[30]
.sym 31035 wb_mem_rdt[5]
.sym 31036 servant.wb_timer_rdt[5]
.sym 31037 servant.mdu_rs1[31]
.sym 31038 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 31039 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 31040 servant.wb_dbus_ack
.sym 31042 servant.timer.mtimecmp[11]
.sym 31046 servant.wb_timer_rdt[24]
.sym 31047 servant.timer.mtimecmp[24]
.sym 31050 servant.wb_ibus_ack
.sym 31051 servant.cpu.cpu.cnt_en
.sym 31054 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 31055 wb_mem_rdt[7]
.sym 31056 servant.wb_ibus_ack
.sym 31058 servant.wb_timer_rdt[16]
.sym 31059 servant.timer.mtimecmp[16]
.sym 31060 servant.wb_timer_rdt[23]
.sym 31061 servant.timer.mtimecmp[23]
.sym 31062 servant.timer.mtimecmp[9]
.sym 31066 servant.timer.mtimecmp[16]
.sym 31070 servant.wb_timer_rdt[22]
.sym 31071 servant.timer.mtimecmp[22]
.sym 31072 servant.wb_timer_rdt[28]
.sym 31073 servant.timer.mtimecmp[28]
.sym 31074 wb_mem_dat[9]
.sym 31075 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 31076 servant.wb_dbus_ack
.sym 31078 wb_mem_dat[30]
.sym 31079 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 31080 servant.wb_dbus_ack
.sym 31082 wb_mem_dat[20]
.sym 31083 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 31084 servant.wb_dbus_ack
.sym 31086 wb_mem_dat[28]
.sym 31087 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 31088 servant.wb_dbus_ack
.sym 31090 wb_mem_dat[18]
.sym 31091 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 31092 servant.wb_dbus_ack
.sym 31094 wb_mem_dat[29]
.sym 31095 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 31096 servant.wb_dbus_ack
.sym 31098 servant.mdu_rs1[30]
.sym 31099 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 31100 servant.wb_timer_rdt[17]
.sym 31101 servant.mdu_rs1[31]
.sym 31102 servant.mdu_rs1[30]
.sym 31103 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 31104 servant.wb_timer_rdt[27]
.sym 31105 servant.mdu_rs1[31]
.sym 31106 wb_mem_dat[21]
.sym 31107 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 31108 servant.wb_dbus_ack
.sym 31110 servant.mdu_rs1[30]
.sym 31111 wb_mem_rdt[20]
.sym 31112 servant.wb_timer_rdt[20]
.sym 31113 servant.mdu_rs1[31]
.sym 31114 servant.mdu_rs1[30]
.sym 31115 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 31116 servant.wb_timer_rdt[23]
.sym 31117 servant.mdu_rs1[31]
.sym 31118 wb_mem_dat[23]
.sym 31119 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 31120 servant.wb_dbus_ack
.sym 31122 wb_mem_dat[22]
.sym 31123 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 31124 servant.wb_dbus_ack
.sym 31126 wb_mem_dat[15]
.sym 31127 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 31128 servant.wb_dbus_ack
.sym 31130 servant.mdu_rs1[30]
.sym 31131 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 31132 servant.wb_timer_rdt[8]
.sym 31133 servant.mdu_rs1[31]
.sym 31134 wb_mem_dat[24]
.sym 31135 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 31136 servant.wb_dbus_ack
.sym 31138 adr[12]
.sym 31139 adr[11]
.sym 31140 adr[10]
.sym 31142 adr[12]
.sym 31143 adr[10]
.sym 31144 adr[11]
.sym 31146 wb_mem_dat[28]
.sym 31150 wb_mem_dat[22]
.sym 31154 wb_mem_dat[23]
.sym 31158 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 31159 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31160 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 31162 wb_mem_dat[24]
.sym 31166 adr[11]
.sym 31167 adr[10]
.sym 31168 adr[12]
.sym 31170 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31171 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 31174 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 31175 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 31176 $abc$8827$new_n1613_
.sym 31177 $abc$8827$new_n1614_
.sym 31178 servant.cpu.cpu.immdec.imm30_25[0]
.sym 31179 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 31180 servant.wb_ibus_ack
.sym 31182 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 31183 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31184 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31185 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 31186 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31187 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 31190 servant.cpu.cpu.rd_addr[4]
.sym 31191 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 31192 servant.wb_ibus_ack
.sym 31194 adr[6]
.sym 31195 adr[7]
.sym 31196 adr[8]
.sym 31197 adr[9]
.sym 31198 servant.cpu.cpu.rd_addr[2]
.sym 31199 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 31200 servant.wb_ibus_ack
.sym 31202 my_adr[30]
.sym 31203 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 31204 recieve
.sym 31206 my_adr[27]
.sym 31207 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 31208 recieve
.sym 31210 adr[28]
.sym 31211 adr[29]
.sym 31212 adr[30]
.sym 31213 adr[31]
.sym 31214 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[7]_new_inv_
.sym 31215 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1734[6]_new_inv_
.sym 31218 servant.mdu_rs1[31]
.sym 31219 servant.wb_ibus_adr[31]
.sym 31220 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 31222 my_adr[28]
.sym 31223 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 31224 recieve
.sym 31226 my_adr[29]
.sym 31227 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 31228 recieve
.sym 31230 my_adr[31]
.sym 31231 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 31232 recieve
.sym 31234 wb_mem_dat[23]
.sym 31238 recieve
.sym 31242 servant.mdu_rs1[30]
.sym 31243 servant.wb_ibus_adr[30]
.sym 31244 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 31246 wb_mem_dat[22]
.sym 31250 wb_mem_dat[24]
.sym 31254 wb_mem_dat[28]
.sym 31258 wb_mem_dat[27]
.sym 31262 servant.mdu_rs1[27]
.sym 31263 servant.wb_ibus_adr[27]
.sym 31264 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 31266 $abc$8827$new_n1218_
.sym 31267 from_ble[1]
.sym 31268 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31270 $abc$8827$new_n1218_
.sym 31271 from_ble[4]
.sym 31272 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31274 rx_from_ble.data_index[0]
.sym 31275 rx_from_ble.data_index[1]
.sym 31276 rx_from_ble.data_index[2]
.sym 31277 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31278 rx_from_ble.data_index[2]
.sym 31279 rx_from_ble.data_index[1]
.sym 31280 rx_from_ble.data_index[0]
.sym 31281 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31282 $abc$8827$new_n1218_
.sym 31283 from_ble[3]
.sym 31284 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31286 from_ble[3]
.sym 31287 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31288 $abc$8827$new_n1251_
.sym 31289 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31290 $abc$8827$new_n1218_
.sym 31291 from_ble[0]
.sym 31292 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31294 from_ble[0]
.sym 31295 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31296 $abc$8827$new_n1261_
.sym 31297 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31299 rx_from_ble.data_index[0]
.sym 31304 rx_from_ble.data_index[1]
.sym 31308 rx_from_ble.data_index[2]
.sym 31309 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 31310 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31311 rx_done
.sym 31312 rx_from_ble.state[0]
.sym 31313 rx_from_ble.state[1]
.sym 31314 rx_from_ble.state[0]
.sym 31315 rx_from_ble.state[1]
.sym 31321 adr[8]
.sym 31326 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 31330 wb_mem_dat[8]
.sym 31331 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 31332 servant.wb_dbus_ack
.sym 31338 rx_from_ble.data_index[0]
.sym 31339 rx_from_ble.data_index[2]
.sym 31340 rx_from_ble.data_index[1]
.sym 31341 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31346 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 31347 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 31348 servant.wb_dbus_ack
.sym 31350 from_ble[2]
.sym 31351 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31352 $abc$8827$new_n1254_
.sym 31353 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31354 wb_mem_dat[7]
.sym 31355 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 31356 servant.wb_dbus_ack
.sym 31361 dat[13]
.sym 31362 servant.cpu.rf_rreq
.sym 31363 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 31367 $PACKER_VCC_NET
.sym 31368 servant.cpu.rf_ram_if.rcnt[0]
.sym 31370 rx_from_ble.state[0]
.sym 31374 servant.mdu_rs1[30]
.sym 31375 wb_mem_rdt[2]
.sym 31376 servant.wb_timer_rdt[2]
.sym 31377 servant.mdu_rs1[31]
.sym 31378 servant.wb_timer_rdt[13]
.sym 31379 servant.timer.mtimecmp[13]
.sym 31380 $abc$8827$new_n1194_
.sym 31382 servant.mdu_rs1[30]
.sym 31383 wb_mem_rdt[7]
.sym 31384 servant.wb_timer_rdt[7]
.sym 31385 servant.mdu_rs1[31]
.sym 31386 servant.mdu_rs1[30]
.sym 31387 wb_mem_rdt[6]
.sym 31388 servant.wb_timer_rdt[6]
.sym 31389 servant.mdu_rs1[31]
.sym 31390 servant.cpu.rf_rreq
.sym 31391 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 31394 servant.cpu.rreg0[3]
.sym 31395 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 31396 servant.wb_ibus_ack
.sym 31398 servant.cpu.rreg0[1]
.sym 31399 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 31400 servant.wb_ibus_ack
.sym 31402 servant.cpu.rreg0[2]
.sym 31403 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 31404 servant.wb_ibus_ack
.sym 31406 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 31407 wb_mem_rdt[13]
.sym 31408 servant.wb_ibus_ack
.sym 31410 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 31411 wb_mem_rdt[12]
.sym 31412 servant.wb_ibus_ack
.sym 31414 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 31415 wb_mem_rdt[20]
.sym 31416 servant.wb_ibus_ack
.sym 31418 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31419 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 31420 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 31422 servant.cpu.rreg0[0]
.sym 31423 wb_mem_rdt[14]
.sym 31424 servant.wb_ibus_ack
.sym 31426 wb_mem_rdt[1]
.sym 31430 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 31431 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 31434 servant.timer.mtimecmp[13]
.sym 31438 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31439 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 31440 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 31442 $abc$8827$ram.we[1]_new_
.sym 31443 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31446 $abc$8827$ram.we[1]_new_
.sym 31447 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 31450 wb_mem_rdt[6]
.sym 31454 wb_mem_rdt[2]
.sym 31458 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31459 sel[1]
.sym 31462 $abc$8827$ram.we[0]_new_
.sym 31463 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 31466 servant.timer.mtimecmp[15]
.sym 31470 wb_mem_rdt[0]
.sym 31474 servant.timer.mtimecmp[20]
.sym 31478 servant.timer.mtimecmp[15]
.sym 31479 servant.wb_timer_rdt[15]
.sym 31480 servant.timer.mtimecmp[14]
.sym 31481 servant.wb_timer_rdt[14]
.sym 31482 wb_mem_rdt[5]
.sym 31486 servant.timer.mtimecmp[14]
.sym 31490 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31491 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 31494 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31495 sel[0]
.sym 31498 servant.wb_timer_rdt[6]
.sym 31499 servant.timer.mtimecmp[6]
.sym 31500 servant.wb_timer_rdt[18]
.sym 31501 servant.timer.mtimecmp[18]
.sym 31502 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31503 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 31504 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 31506 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31507 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 31510 servant.timer.mtimecmp[18]
.sym 31514 servant.wb_timer_rdt[15]
.sym 31515 servant.timer.mtimecmp[15]
.sym 31516 servant.wb_timer_rdt[14]
.sym 31517 servant.timer.mtimecmp[14]
.sym 31518 $abc$8827$ram.we[1]_new_
.sym 31519 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 31522 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 31523 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 31524 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5509[2]_new_inv_
.sym 31525 $abc$8827$new_n1400_
.sym 31526 wb_mem_rdt[3]
.sym 31530 servant.wb_timer_rdt[31]
.sym 31531 servant.timer.mtimecmp[31]
.sym 31532 servant.wb_timer_rdt[30]
.sym 31533 servant.timer.mtimecmp[30]
.sym 31534 wb_mem_rdt[4]
.sym 31538 $abc$8827$auto$alumacc.cc:490:replace_alu$1300[24]_new_inv_
.sym 31539 $abc$8827$new_n1210_
.sym 31540 $abc$8827$new_n1211_
.sym 31541 $abc$8827$new_n1212_
.sym 31542 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 31543 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 31546 $abc$8827$ram.we[0]_new_
.sym 31547 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 31550 wb_mem_rdt[7]
.sym 31554 wb_mem_dat[16]
.sym 31558 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31559 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 31560 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31561 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 31562 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 31566 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 31567 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31568 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31569 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 31570 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31571 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 31572 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 31574 servant.wb_timer_rdt[27]
.sym 31575 servant.timer.mtimecmp[27]
.sym 31576 servant.wb_timer_rdt[26]
.sym 31577 servant.timer.mtimecmp[26]
.sym 31578 wb_mem_dat[15]
.sym 31582 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31583 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 31586 servant.mdu_rs1[4]
.sym 31590 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31591 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 31594 $abc$8827$ram.we[1]_new_
.sym 31595 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 31598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 31599 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 31600 $abc$8827$new_n1411_
.sym 31601 $abc$8827$new_n1412_
.sym 31602 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31603 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 31604 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31605 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 31606 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 31607 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 31608 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 31609 $abc$8827$new_n1406_
.sym 31610 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 31611 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 31614 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31615 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 31618 servant.timer.mtimecmp[26]
.sym 31622 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31623 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 31624 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 31626 servant.mdu_rs1[30]
.sym 31627 wb_mem_rdt[14]
.sym 31628 servant.wb_timer_rdt[14]
.sym 31629 servant.mdu_rs1[31]
.sym 31630 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 31632 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31633 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 31634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 31635 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31636 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 31638 $abc$8827$ram.we[0]_new_
.sym 31639 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 31642 wb_mem_dat[20]
.sym 31646 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 31647 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31648 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31649 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 31650 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31651 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 31654 $abc$8827$ram.we[0]_new_
.sym 31655 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31658 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31659 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 31660 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 31662 $abc$8827$ram.we[1]_new_
.sym 31663 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31666 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 31667 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 31670 servant.mdu_rs1[30]
.sym 31671 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 31672 servant.wb_timer_rdt[9]
.sym 31673 servant.mdu_rs1[31]
.sym 31674 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31675 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 31678 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 31679 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 31680 $abc$8827$new_n1603_
.sym 31681 $abc$8827$new_n1604_
.sym 31682 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 31683 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 31684 $abc$8827$new_n1589_
.sym 31685 $abc$8827$new_n1590_
.sym 31686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 31687 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31688 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 31690 wb_mem_dat[26]
.sym 31694 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 31695 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31696 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31697 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 31698 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 31699 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31700 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 31702 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31703 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 31706 servant.mdu_rs1[30]
.sym 31707 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 31708 servant.wb_timer_rdt[11]
.sym 31709 servant.mdu_rs1[31]
.sym 31710 wb_mem_dat[30]
.sym 31714 wb_mem_dat[19]
.sym 31718 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31719 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 31720 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31721 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 31722 wb_mem_dat[20]
.sym 31726 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31727 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 31730 $abc$8827$ram.we[2]_new_
.sym 31731 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31734 $abc$8827$ram.we[3]_new_
.sym 31735 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31738 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 31739 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 31742 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31743 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 31744 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31745 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 31746 wb_mem_dat[25]
.sym 31750 wb_mem_dat[26]
.sym 31754 wb_mem_dat[31]
.sym 31758 wb_mem_dat[21]
.sym 31762 wb_mem_dat[29]
.sym 31766 wb_mem_dat[30]
.sym 31770 wb_mem_dat[18]
.sym 31779 rx_from_ble.clock_count[0]
.sym 31783 rx_from_ble.clock_count[1]
.sym 31787 rx_from_ble.clock_count[2]
.sym 31791 rx_from_ble.clock_count[3]
.sym 31792 $PACKER_VCC_NET
.sym 31795 rx_from_ble.clock_count[4]
.sym 31796 $PACKER_VCC_NET
.sym 31799 rx_from_ble.clock_count[5]
.sym 31803 rx_from_ble.clock_count[6]
.sym 31807 $PACKER_VCC_NET
.sym 31809 $nextpnr_ICESTORM_LC_7$I3
.sym 31810 rx_from_ble.data_index[0]
.sym 31811 rx_from_ble.data_index[1]
.sym 31812 rx_from_ble.data_index[2]
.sym 31813 $nextpnr_ICESTORM_LC_7$COUT
.sym 31814 rx_from_ble.clock_count[2]
.sym 31815 rx_from_ble.clock_count[3]
.sym 31816 rx_from_ble.clock_count[0]
.sym 31817 rx_from_ble.clock_count[1]
.sym 31818 from_ble[5]
.sym 31819 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31820 $abc$8827$new_n1234_
.sym 31821 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31825 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 31826 rx_from_ble.data_index[1]
.sym 31827 rx_from_ble.data_index[0]
.sym 31828 rx_from_ble.data_index[2]
.sym 31829 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31830 $abc$8827$new_n1218_
.sym 31831 from_ble[5]
.sym 31832 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31834 rx_from_ble.clock_count[6]
.sym 31835 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 31836 rx_from_ble.clock_count[4]
.sym 31837 rx_from_ble.clock_count[5]
.sym 31842 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31843 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31844 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31846 $abc$8827$new_n1218_
.sym 31847 from_ble[6]
.sym 31848 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31850 $abc$8827$new_n1218_
.sym 31851 from_ble[2]
.sym 31852 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31854 $abc$8827$new_n1218_
.sym 31855 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31856 $abc$8827$new_n1229_
.sym 31857 from_ble[7]
.sym 31858 rx_from_ble.data_index[0]
.sym 31859 rx_from_ble.data_index[1]
.sym 31860 rx_from_ble.data_index[2]
.sym 31861 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31862 from_ble[6]
.sym 31863 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31864 $abc$8827$new_n1223_
.sym 31865 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31866 rx_from_ble.state[0]
.sym 31867 rx_from_ble.state[1]
.sym 31873 adr[9]
.sym 31875 tx_to_ble.clock_count[0]
.sym 31879 tx_to_ble.clock_count[1]
.sym 31883 tx_to_ble.clock_count[2]
.sym 31887 tx_to_ble.clock_count[3]
.sym 31888 $PACKER_VCC_NET
.sym 31891 tx_to_ble.clock_count[4]
.sym 31892 $PACKER_VCC_NET
.sym 31895 tx_to_ble.clock_count[5]
.sym 31899 tx_to_ble.clock_count[6]
.sym 31903 $PACKER_VCC_NET
.sym 31905 $nextpnr_ICESTORM_LC_14$I3
.sym 31906 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 31907 tx_to_ble.state[1]
.sym 31908 tx_to_ble.state[0]
.sym 31909 $nextpnr_ICESTORM_LC_14$COUT
.sym 31910 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 31911 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 31914 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 31915 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 31918 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 31919 rx_from_ble.data_index[0]
.sym 31920 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31922 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 31923 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 31927 $PACKER_VCC_NET
.sym 31928 tx_to_ble.clock_count[0]
.sym 31930 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 31931 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 31934 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 31935 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 31938 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31939 $abc$8827$new_n1871_
.sym 31940 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31942 $abc$8827$ram.we[0]_new_
.sym 31943 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 31946 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 31947 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 31950 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 31951 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 31954 rx_from_ble.data_index[0]
.sym 31955 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31956 rx_from_ble.data_index[1]
.sym 31957 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31959 $PACKER_VCC_NET
.sym 31960 rx_from_ble.data_index[0]
.sym 31962 $abc$8827$ram.we[0]_new_
.sym 31963 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31966 $abc$8827$ram.we[1]_new_
.sym 31967 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 31970 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 31971 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31972 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 31974 $abc$8827$ram.we[0]_new_
.sym 31975 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31978 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31979 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 31982 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 31983 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 31986 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31987 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 31988 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 31990 servant.timer.mtimecmp[10]
.sym 31994 $abc$8827$ram.we[1]_new_
.sym 31995 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31998 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31999 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 32002 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 32003 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 32004 $abc$8827$new_n1393_
.sym 32005 $abc$8827$new_n1394_
.sym 32006 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32007 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 32010 wb_mem_dat[14]
.sym 32014 servant.mdu_rs1[30]
.sym 32015 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 32016 servant.wb_timer_rdt[15]
.sym 32017 servant.mdu_rs1[31]
.sym 32018 wb_mem_dat[18]
.sym 32022 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 32026 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32027 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 32030 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 32031 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 32032 $abc$8827$new_n1667_
.sym 32033 $abc$8827$new_n1668_
.sym 32034 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32035 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 32036 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32037 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 32038 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32039 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 32042 tx_to_ble.state[0]
.sym 32043 tx_to_ble.state[1]
.sym 32046 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32047 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 32048 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32049 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 32050 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 32051 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 32052 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 32053 $abc$8827$new_n1418_
.sym 32054 wb_mem_dat[16]
.sym 32055 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 32056 servant.wb_dbus_ack
.sym 32058 servant.timer.mtimecmp[30]
.sym 32062 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32063 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 32064 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 32066 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 32068 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32069 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 32070 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 32071 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32072 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32073 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 32074 servant.wb_timer_rdt[9]
.sym 32075 servant.timer.mtimecmp[9]
.sym 32076 servant.wb_timer_rdt[10]
.sym 32077 servant.timer.mtimecmp[10]
.sym 32078 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 32079 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32080 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32081 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 32082 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32083 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 32084 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 32086 $abc$8827$new_n2043_
.sym 32087 $abc$8827$new_n1203_
.sym 32088 $abc$8827$new_n1206_
.sym 32089 $abc$8827$new_n1971_
.sym 32090 servant.timer.mtimecmp[31]
.sym 32091 servant.wb_timer_rdt[31]
.sym 32092 servant.wb_timer_rdt[29]
.sym 32093 servant.timer.mtimecmp[29]
.sym 32094 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 32095 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32096 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32097 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 32098 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 32100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32101 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 32102 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 32103 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 32104 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 32105 $abc$8827$new_n1436_
.sym 32106 servant.wb_timer_rdt[11]
.sym 32107 servant.timer.mtimecmp[11]
.sym 32108 servant.wb_timer_rdt[21]
.sym 32109 servant.timer.mtimecmp[21]
.sym 32110 wb_mem_dat[9]
.sym 32114 wb_mem_dat[31]
.sym 32118 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32119 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 32122 wb_mem_dat[27]
.sym 32126 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 32130 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32131 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 32132 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32133 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 32134 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 32135 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32136 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32137 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 32138 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 32139 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 32140 $abc$8827$new_n1423_
.sym 32141 $abc$8827$new_n1424_
.sym 32142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 32143 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 32146 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 32150 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 32151 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32152 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32153 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 32154 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 32155 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32156 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32157 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 32158 wb_mem_dat[9]
.sym 32162 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 32163 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 32164 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 32165 $abc$8827$new_n1430_
.sym 32166 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32167 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 32168 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 32170 wb_mem_dat[10]
.sym 32171 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 32172 servant.wb_dbus_ack
.sym 32174 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32175 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 32178 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32179 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 32180 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32181 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 32182 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 32186 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32187 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 32190 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32191 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 32192 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32193 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 32194 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 32198 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 32202 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 32203 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32204 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 32206 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 32210 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 32211 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32212 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32213 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 32214 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32215 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 32216 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32217 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 32218 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 32222 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 32226 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 32230 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 32231 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32232 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 32234 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32235 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 32236 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32237 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 32238 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 32239 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32240 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32241 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 32242 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 32243 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32244 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32245 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 32246 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 32247 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32248 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32249 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 32250 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32251 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32252 $abc$8827$new_n1389_
.sym 32254 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32255 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 32256 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32257 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 32258 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32259 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 32266 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32267 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 32270 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32271 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 32274 servant.mdu_rs1[11]
.sym 32278 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 32279 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 32280 $abc$8827$new_n1582_
.sym 32281 $abc$8827$new_n1583_
.sym 32282 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32283 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 32286 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 32287 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 32288 $abc$8827$new_n1453_
.sym 32289 $abc$8827$new_n1454_
.sym 32291 rx_from_ble.clock_count[0]
.sym 32296 rx_from_ble.clock_count[1]
.sym 32300 rx_from_ble.clock_count[2]
.sym 32301 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 32304 rx_from_ble.clock_count[3]
.sym 32305 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 32308 rx_from_ble.clock_count[4]
.sym 32309 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 32312 rx_from_ble.clock_count[5]
.sym 32313 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 32316 rx_from_ble.clock_count[6]
.sym 32317 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 32318 $abc$8827$new_n1236_
.sym 32319 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 32322 $abc$8827$new_n1236_
.sym 32323 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 32324 $abc$8827$new_n1237_
.sym 32327 $PACKER_VCC_NET
.sym 32328 rx_from_ble.clock_count[0]
.sym 32330 $abc$8827$new_n1236_
.sym 32331 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 32334 $abc$8827$new_n1236_
.sym 32335 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 32336 $abc$8827$new_n1237_
.sym 32338 $abc$8827$new_n1236_
.sym 32339 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 32342 $abc$8827$new_n1236_
.sym 32343 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 32344 $abc$8827$new_n1237_
.sym 32346 $abc$8827$new_n1237_
.sym 32347 $abc$8827$new_n1236_
.sym 32348 rx_from_ble.clock_count[0]
.sym 32349 rx_from_ble.clock_count[1]
.sym 32350 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 32351 $abc$8827$new_n1218_
.sym 32354 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 32355 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 32362 wb_mem_dat[16]
.sym 32366 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 32367 rx_from_ble.state[1]
.sym 32368 rx_from_ble.state[0]
.sym 32374 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 32375 rx_from_ble.state[0]
.sym 32376 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 32377 rx_from_ble.state[1]
.sym 32382 wb_mem_dat[8]
.sym 32386 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 32387 $abc$8827$new_n1811_
.sym 32388 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 32390 $auto$ice40_ffinit.cc:140:execute$8424
.sym 32394 rx_from_ble.state[0]
.sym 32395 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 32396 $abc$8827$new_n1236_
.sym 32398 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 32399 tx_to_ble.clock_count[0]
.sym 32400 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32402 i_data$SB_IO_IN
.sym 32406 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 32410 $abc$8827$new_n1093_
.sym 32411 $abc$8827$new_n1090_
.sym 32412 tx_to_ble.state[0]
.sym 32413 tx_to_ble.state[1]
.sym 32414 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 32415 tx_active
.sym 32416 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 32419 tx_to_ble.clock_count[0]
.sym 32424 tx_to_ble.clock_count[1]
.sym 32428 tx_to_ble.clock_count[2]
.sym 32429 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 32432 tx_to_ble.clock_count[3]
.sym 32433 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 32436 tx_to_ble.clock_count[4]
.sym 32437 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 32440 tx_to_ble.clock_count[5]
.sym 32441 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 32444 tx_to_ble.clock_count[6]
.sym 32445 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 32446 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32447 tx_to_ble.clock_count[1]
.sym 32450 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 32451 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 32452 tx_to_ble.data_index[2]
.sym 32454 $abc$8827$new_n1082_
.sym 32455 data_to_ble[0]
.sym 32456 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 32457 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32458 $abc$8827$new_n1082_
.sym 32459 data_to_ble[6]
.sym 32460 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 32461 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32462 tx_to_ble.state[0]
.sym 32463 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32464 tx_to_ble.state[1]
.sym 32466 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_inv_
.sym 32467 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_inv_
.sym 32468 tx_to_ble.data_index[0]
.sym 32469 tx_to_ble.data_index[1]
.sym 32470 $abc$8827$new_n1082_
.sym 32471 data_to_ble[2]
.sym 32472 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 32473 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32474 tx_to_ble.state[1]
.sym 32475 tx_to_ble.state[0]
.sym 32476 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32478 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 32479 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 32480 tx_to_ble.data_index[2]
.sym 32482 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 32483 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 32484 tx_to_ble.data_index[1]
.sym 32485 tx_to_ble.data_index[0]
.sym 32486 $abc$8827$new_n1082_
.sym 32487 data_to_ble[4]
.sym 32488 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 32489 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32490 $abc$8827$new_n1082_
.sym 32491 data_to_ble[7]
.sym 32492 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 32493 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32494 $abc$8827$new_n1082_
.sym 32495 data_to_ble[1]
.sym 32496 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 32497 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32498 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 32499 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 32500 tx_to_ble.data_index[2]
.sym 32502 $abc$8827$new_n1082_
.sym 32503 data_to_ble[5]
.sym 32504 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 32505 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32506 $abc$8827$new_n1082_
.sym 32507 data_to_ble[3]
.sym 32508 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 32509 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32510 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 32511 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 32512 tx_to_ble.data_index[2]
.sym 32514 servant.timer.mtimecmp[19]
.sym 32518 servant.timer.mtimecmp[25]
.sym 32522 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32523 tx_to_ble.state[0]
.sym 32524 tx_to_ble.state[1]
.sym 32526 clock_gen.pll.rst_reg[1]
.sym 32530 tx_to_ble.state[0]
.sym 32531 tx_to_ble.state[1]
.sym 32534 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32535 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 32538 servant.timer.mtimecmp[17]
.sym 32542 tx_to_ble.state[1]
.sym 32547 tx_to_ble.data_index[0]
.sym 32552 tx_to_ble.data_index[1]
.sym 32556 tx_to_ble.data_index[2]
.sym 32557 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 32558 tx_to_ble.data_index[0]
.sym 32559 tx_to_ble.data_index[1]
.sym 32560 tx_to_ble.data_index[2]
.sym 32562 tx_to_ble.state[0]
.sym 32566 wb_mem_dat[19]
.sym 32570 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 32571 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 32572 tx_to_ble.data_index[2]
.sym 32573 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32574 wb_mem_dat[17]
.sym 32579 $PACKER_VCC_NET
.sym 32580 tx_to_ble.data_index[0]
.sym 32582 servant.timer.mtimecmp[27]
.sym 32583 servant.wb_timer_rdt[27]
.sym 32584 servant.wb_timer_rdt[25]
.sym 32585 servant.timer.mtimecmp[25]
.sym 32586 servant.wb_timer_rdt[12]
.sym 32587 servant.timer.mtimecmp[12]
.sym 32588 servant.wb_timer_rdt[19]
.sym 32589 servant.timer.mtimecmp[19]
.sym 32590 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 32591 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 32592 tx_to_ble.data_index[0]
.sym 32593 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32594 servant.timer.mtimecmp[12]
.sym 32598 servant.wb_timer_rdt[17]
.sym 32599 servant.timer.mtimecmp[17]
.sym 32600 $abc$8827$new_n1199_
.sym 32601 $abc$8827$new_n1200_
.sym 32602 servant.timer.mtimecmp[29]
.sym 32606 $abc$8827$new_n2042_
.sym 32607 $abc$8827$new_n2044_
.sym 32608 $abc$8827$new_n1198_
.sym 32610 wb_mem_dat[13]
.sym 32614 servant.timer.mtimecmp[27]
.sym 32618 wb_mem_dat[10]
.sym 32622 wb_mem_dat[25]
.sym 32626 wb_mem_dat[11]
.sym 32630 wb_mem_dat[21]
.sym 32634 wb_mem_dat[29]
.sym 32638 wb_mem_dat[12]
.sym 32642 rx_from_ble.state[0]
.sym 32643 rx_from_ble.state[1]
.sym 32646 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32647 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 32650 servant.timer.mtimecmp[21]
.sym 32654 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 32655 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 32656 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5421[2]_new_inv_
.sym 32657 $abc$8827$new_n1442_
.sym 32658 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32659 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 32660 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 32662 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 32663 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 32664 rx_from_ble.state[0]
.sym 32665 rx_from_ble.state[1]
.sym 32666 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32667 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 32670 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 32671 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32672 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32673 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 32678 wb_mem_dat[12]
.sym 32682 wb_mem_dat[13]
.sym 32686 wb_mem_dat[14]
.sym 32690 wb_mem_dat[10]
.sym 32694 servant.mdu_rs1[30]
.sym 32695 wb_mem_rdt[12]
.sym 32696 servant.wb_timer_rdt[12]
.sym 32697 servant.mdu_rs1[31]
.sym 32698 wb_mem_dat[15]
.sym 32702 wb_mem_dat[11]
.sym 32706 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 32707 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 32708 $abc$8827$new_n1596_
.sym 32709 $abc$8827$new_n1597_
.sym 32710 wb_mem_dat[12]
.sym 32711 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 32712 servant.wb_dbus_ack
.sym 32714 wb_mem_dat[14]
.sym 32715 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 32716 servant.wb_dbus_ack
.sym 32718 wb_mem_dat[13]
.sym 32719 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 32720 servant.wb_dbus_ack
.sym 32722 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32723 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 32726 servant.mdu_rs1[30]
.sym 32727 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 32728 servant.wb_timer_rdt[10]
.sym 32729 servant.mdu_rs1[31]
.sym 32730 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32731 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 32734 wb_mem_dat[11]
.sym 32735 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 32736 servant.wb_dbus_ack
.sym 32738 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32739 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 32740 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32741 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 32742 wb_mem_dat[17]
.sym 32746 servant.mdu_rs1[30]
.sym 32747 wb_mem_rdt[13]
.sym 32748 servant.wb_timer_rdt[13]
.sym 32749 servant.mdu_rs1[31]
.sym 32750 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32751 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 32754 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 32755 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 32756 $abc$8827$new_n1447_
.sym 32757 $abc$8827$new_n1448_
.sym 32758 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32759 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 32762 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32763 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32764 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32765 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32766 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 32767 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 32768 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 32778 servant.cpu.rdata[1]
.sym 32782 servant.cpu.rf_ram_if.rcnt[0]
.sym 32793 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
