// Seed: 1557099669
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2
);
  uwire id_4;
  assign id_4 = (id_2) ? 1 ==? 1'b0 : id_2;
  uwire id_5 = 1'b0;
endmodule
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4
    , id_15,
    output wand id_5,
    input uwire id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9
    , id_16,
    input wire module_1,
    output tri0 id_11,
    input tri1 id_12,
    input wire id_13
);
  wire id_17;
  id_18(
      .id_0(1), .id_1(1), .id_2(1)
  ); module_0(
      id_0, id_12, id_3
  );
endmodule
