{
  "models" : { "ILA" : "m0", "VERILOG" : "m1"},
  "state mapping" : {
    "ACC" : [["(m1.oc8051_decoder1.wr_sfr == 2)", "m1.oc8051_sfr1.oc8051_acc1.data2_in"],
            ["(m1.oc8051_decoder1.wr_sfr == 1) | (m1.oc8051_sfr1.oc8051_acc1.wr && !m1.oc8051_sfr1.oc8051_acc1.wr_bit && (m1.oc8051_sfr1.oc8051_acc1.wr_addr == 8'he0))", "m1.oc8051_sfr1.oc8051_acc1.data_in"],
            ["(m1.oc8051_sfr1.oc8051_acc1.wr & m1.oc8051_sfr1.oc8051_acc1.wr_bit & (m1.oc8051_sfr1.oc8051_acc1.wr_addr[7:3]== 5'b11100))", "m1.oc8051_sfr1.oc8051_acc1.acc"],
	    ["(!(m1.oc8051_decoder1.wr_sfr == 2)) && (!((m1.oc8051_decoder1.wr_sfr == 1) | (m1.oc8051_sfr1.oc8051_acc1.wr && !m1.oc8051_sfr1.oc8051_acc1.wr_bit && (m1.oc8051_sfr1.oc8051_acc1.wr_addr == 8'he0)))) & (!(m1.oc8051_sfr1.oc8051_acc1.wr & m1.oc8051_sfr1.oc8051_acc1.wr_bit & (m1.oc8051_sfr1.oc8051_acc1.wr_addr[7:3]== 5'b11100)))", "m1.oc8051_sfr1.oc8051_acc1.data_out"
	    ]], 
    "B" : [["(!(m1.oc8051_sfr1.oc8051_b_register.wr & (!m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr == 8'hf0)) && !(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110)))","m1.oc8051_sfr1.oc8051_b_register.data_out"],
    	   ["(m1.oc8051_sfr1.oc8051_b_register.wr & (!m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr == 8'hf0))", "m1.oc8051_sfr1.oc8051_b_register.data_in"],
	   ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 0))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:1], m1.oc8051_sfr1.oc8051_b_register.bit_in}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:2], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:3], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[1:0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:4], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[2:0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:5], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[3:0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7:6], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[4:0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_b_register.data_out[7], m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[5:0]}"],
           ["(m1.oc8051_sfr1.oc8051_b_register.wr & (m1.oc8051_sfr1.oc8051_b_register.wr_bit) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[7:3] == 5'b11110) & (m1.oc8051_sfr1.oc8051_b_register.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_b_register.bit_in, m1.oc8051_sfr1.oc8051_b_register.data_out[6:0]}"]],
    "DPH" : [["((~(m1.oc8051_sfr1.oc8051_dptr1.wr_sfr == 3)) & (~((m1.oc8051_sfr1.oc8051_dptr1.addr == 8'h83) & (m1.oc8051_sfr1.oc8051_dptr1.wr) & (!m1.oc8051_sfr1.oc8051_dptr1.wr_bit))))", "m1.oc8051_sfr1.oc8051_dptr1.data_hi"],
             ["(m1.oc8051_sfr1.oc8051_dptr1.wr_sfr == 3)", "m1.oc8051_sfr1.oc8051_dptr1.data2_in"],
	     ["(m1.oc8051_sfr1.oc8051_dptr1.addr == 8'h83) & (m1.oc8051_sfr1.oc8051_dptr1.wr) & (!m1.oc8051_sfr1.oc8051_dptr1.wr_bit)", "m1.oc8051_sfr1.oc8051_dptr1.data_in"]
	    ],
    "DPL" : [["((~(m1.oc8051_sfr1.oc8051_dptr1.wr_sfr == 3)) & (~((m1.oc8051_sfr1.oc8051_dptr1.addr == 8'h82) & (m1.oc8051_sfr1.oc8051_dptr1.wr) & (!m1.oc8051_sfr1.oc8051_dptr1.wr_bit))))", "m1.oc8051_sfr1.oc8051_dptr1.data_lo"],
             ["(m1.oc8051_sfr1.oc8051_dptr1.wr_sfr == 3)", "m1.oc8051_sfr1.oc8051_dptr1.data_in"],
	     ["(m1.oc8051_sfr1.oc8051_dptr1.addr == 8'h82) & (m1.oc8051_sfr1.oc8051_dptr1.wr) & (!m1.oc8051_sfr1.oc8051_dptr1.wr_bit)", "m1.oc8051_sfr1.oc8051_dptr1.data_in"]
	    ],
    "IE" : "m1.oc8051_sfr1.oc8051_int1.ie",
    "IP" : "m1.oc8051_sfr1.oc8051_int1.ip",
    "P0" : [["(!(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'h80)) & !(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000)))", "m1.oc8051_sfr1.oc8051_ports1.p0_out"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'h80))", "m1.oc8051_sfr1.oc8051_ports1.data_in"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 0))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:1], m1.oc8051_sfr1.oc8051_ports1.bit_in}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:2], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:3], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[1:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:4], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[2:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:5], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[3:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7:6], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[4:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_ports1.p0_out[7], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[5:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10000) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p0_out[6:0]}"]	
	   ],
    "P1" : [["(!(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'h90)) & !(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010)))", "m1.oc8051_sfr1.oc8051_ports1.p1_out"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'h90))", "m1.oc8051_sfr1.oc8051_ports1.data_in"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 0))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:1], m1.oc8051_sfr1.oc8051_ports1.bit_in}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:2], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:3], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[1:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:4], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[2:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:5], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[3:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7:6], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[4:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_ports1.p1_out[7], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[5:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10010) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p1_out[6:0]}"]	
	   ],
    "P2" : [["(!(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'ha0)) & !(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100)))", "m1.oc8051_sfr1.oc8051_ports1.p2_out"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'ha0))", "m1.oc8051_sfr1.oc8051_ports1.data_in"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 0))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:1], m1.oc8051_sfr1.oc8051_ports1.bit_in}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:2], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:3], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[1:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:4], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[2:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:5], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[3:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7:6], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[4:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_ports1.p2_out[7], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[5:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10100) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p2_out[6:0]}"]	
	   ],
    "P3" : [["(!(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'hb0)) & !(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110)))", "m1.oc8051_sfr1.oc8051_ports1.p3_out"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & !m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr == 8'hb0))", "m1.oc8051_sfr1.oc8051_ports1.data_in"],
	   ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 0))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:1], m1.oc8051_sfr1.oc8051_ports1.bit_in}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:2], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:3], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[1:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:4], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[2:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:5], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[3:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7:6], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[4:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_ports1.p3_out[7], m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[5:0]}"],
           ["(m1.oc8051_sfr1.oc8051_ports1.wr & m1.oc8051_sfr1.oc8051_ports1.wr_bit & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[7:3] == 5'b10110) & (m1.oc8051_sfr1.oc8051_ports1.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_ports1.bit_in, m1.oc8051_sfr1.oc8051_ports1.p3_out[6:0]}"]	
	   ],
    "PC" : "m1.oc8051_memory_interface1.pc_ref_yx", 
    "SP" : "m1.oc8051_sfr1.oc8051_sp1.sp_out",
    "TCON" : "m1.oc8051_sfr1.oc8051_int1.tcon",
    "PSW": [["m1.oc8051_sfr1.oc8051_psw1.wr & (!m1.oc8051_sfr1.oc8051_psw1.wr_bit) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr == 8'hd0)", "{m1.oc8051_sfr1.oc8051_psw1.data_in[7:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
            ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 1))", "{m1.oc8051_sfr1.oc8051_psw1.data[7:2], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 2))", "{m1.oc8051_sfr1.oc8051_psw1.data[7:3], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[1], m1.oc8051_sfr1.oc8051_psw1.p}"],
            ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 3))", "{m1.oc8051_sfr1.oc8051_psw1.data[7:4], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[2:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 4))", "{m1.oc8051_sfr1.oc8051_psw1.data[7:5], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[3:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 5))", "{m1.oc8051_sfr1.oc8051_psw1.data[7:6], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[4:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 6))", "{m1.oc8051_sfr1.oc8051_psw1.data[7], m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[5:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[2:0] == 7))", "{m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[6:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["((!(m1.oc8051_sfr1.oc8051_psw1.wr & (!m1.oc8051_sfr1.oc8051_psw1.wr_bit) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr == 8'hd0))) & (!(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010)) & (m1.oc8051_sfr1.oc8051_psw1.set == 1)))", "{m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[6:1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["((!(m1.oc8051_sfr1.oc8051_psw1.wr & (!m1.oc8051_sfr1.oc8051_psw1.wr_bit) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr == 8'hd0))) & (!(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010))) & (m1.oc8051_sfr1.oc8051_psw1.set == 2))", "{m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.data[6:3], m1.oc8051_sfr1.oc8051_psw1.ov_in, m1.oc8051_sfr1.oc8051_psw1.data[1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["((!(m1.oc8051_sfr1.oc8051_psw1.wr & (!m1.oc8051_sfr1.oc8051_psw1.wr_bit) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr == 8'hd0))) & (!(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010))) & (m1.oc8051_sfr1.oc8051_psw1.set == 3))", "{m1.oc8051_sfr1.oc8051_psw1.cy_in, m1.oc8051_sfr1.oc8051_psw1.ac_in, m1.oc8051_sfr1.oc8051_psw1.data[5:3], m1.oc8051_sfr1.oc8051_psw1.ov_in, m1.oc8051_sfr1.oc8051_psw1.data[1], m1.oc8051_sfr1.oc8051_psw1.p}"],
	    ["((!(m1.oc8051_sfr1.oc8051_psw1.wr & (!m1.oc8051_sfr1.oc8051_psw1.wr_bit) & (m1.oc8051_sfr1.oc8051_psw1.wr_addr == 8'hd0))) & (!(m1.oc8051_sfr1.oc8051_psw1.wr & m1.oc8051_sfr1.oc8051_psw1.wr_bit & (m1.oc8051_sfr1.oc8051_psw1.wr_addr[7:3] == 5'b11010))) & !((m1.oc8051_sfr1.oc8051_psw1.set == 3) | (m1.oc8051_sfr1.oc8051_psw1.set == 2) | (m1.oc8051_sfr1.oc8051_psw1.set == 1)))", "{m1.oc8051_sfr1.oc8051_psw1.data, m1.oc8051_sfr1.oc8051_psw1.p}"]
	    ],
    "oc8051_IRAM_data_0" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 0)))", "m1.iram_0"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 0))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_1" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 1)))", "m1.iram_1"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 1))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_2" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 2)))", "m1.iram_2"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 2))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_3" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 3)))", "m1.iram_3"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 3))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_4" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 4)))", "m1.iram_4"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 4))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_5" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 5)))", "m1.iram_5"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 5))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_6" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 6)))", "m1.iram_6"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 6))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_7" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 7)))", "m1.iram_7"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 7))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_8" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 8)))", "m1.iram_8"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 8))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_9" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 9)))", "m1.iram_9"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 9))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_10" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 10)))", "m1.iram_10"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 10))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_11" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 11)))", "m1.iram_11"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 11))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_12" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 12)))", "m1.iram_12"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 12))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_13" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 13)))", "m1.iram_13"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 13))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_14" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 14)))", "m1.iram_14"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 14))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "oc8051_IRAM_data_15" : [["(!(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 15)))", "m1.iram_15"],
    			    ["(m1.oc8051_ram_top1.oc8051_idata.wr & (m1.oc8051_ram_top1.oc8051_idata.wr_addr[3:0] == 15))", "m1.oc8051_ram_top1.oc8051_idata.wr_data"]],
    "XRAM_valid" : "m1.oc8051_memory_interface1.dstb_o",
    "XRAM_ADDR" : "m1.oc8051_memory_interface1.dadr_ot",
    "XRAM_DATA_OUT" : "m1.oc8051_memory_interface1.ddat_o"
  },
  "interface mapping" : {
    "wb_rst_i"  : "**RESET**",
    "wb_clk_i"  : "**CLOCK**",
    "int0_i" : "**KEEP**",
    "int1_i" : "**KEEP**",
    "wbd_dat_i" : "**KEEP**",
    "wbd_we_o" : "**KEEP**",
    "wbd_dat_o" : "**KEEP**",
    "wbd_adr_o" : "**KEEP**",
    "wbd_err_i" : "**KEEP**",
    "wbd_ack_i" : "XRAM_ready",
    "wbd_stb_o" : "**KEEP**",
    "wbd_cyc_o" : "**KEEP**",
    "wbi_adr_o" : "**KEEP**",
    "wbi_stb_o" : "**KEEP**",
    "wbi_ack_i" : "**KEEP**",
    "wbi_cyc_o" : "**KEEP**",
    "wbi_dat_i" : "**KEEP**",
    "wbi_err_i" : "**KEEP**",
    "cxrom_addr" : "**KEEP**",
    "cxrom_data_out" : "**KEEP**",
    "pc_change" : "**KEEP**",
    "pc" : "**SO**",
    "psw" : "**SO**",
    "sp" : "**SO**",
    "acc" : "**SO**",
    "b_reg" : "**SO**",
    "dptr" : "**SO**",
    "iram" : "**KEEP**",
    "op1" : "**KEEP**",
    "op2" : "**KEEP**",
    "op3" : "**KEEP**",
    "op1_d" : "**KEEP**",
    "p0_i" : "**KEEP**",
    "p0_o" : "**KEEP**",
    "p1_i" : "**KEEP**",
    "p1_o" : "**KEEP**",
    "p2_i" : "**KEEP**",
    "p2_o" : "**KEEP**",
    "p3_i" : "**KEEP**",
    "p3_o" : "**KEEP**",
    "ea_in" : "**KEEP**",
    "iram_short" : "**KEEP**"
  },
  "mapping control" : [ "m1.ea_in == 1",
  "m1.wbd_ack_i == m1.wbd_stb_o",
  //  "m1.cxrom_data_out[7:0] == m0.oc8051_ROM_rdata_0",
  "m1.int0_i == 0",
  "m1.int1_i == 0",
   "m1.op1 == m0.oc8051_ROM_rdata_0",
   "m0.PSW[7:1] == m1.oc8051_sfr1.oc8051_psw1.data",
   "m0.PSW[0] == m1.oc8051_sfr1.oc8051_psw1.p",
   "(~__START__) || (((~(m1.oc8051_memory_interface1.op_pos == 0)) || (m1.oc8051_memory_interface1.idat_old[7:0] == m0.oc8051_ROM_rdata_0)) && ((~(m1.oc8051_memory_interface1.op_pos == 1)) || (m1.oc8051_memory_interface1.idat_old[15:8] == m0.oc8051_ROM_rdata_0)) && ((~(m1.oc8051_memory_interface1.op_pos == 2)) || (m1.oc8051_memory_interface1.idat_old[23:16] == m0.oc8051_ROM_rdata_0)) && ((~(m1.oc8051_memory_interface1.op_pos == 3)) || (m1.oc8051_memory_interface1.idat_old[31:24] == m0.oc8051_ROM_rdata_0)) && ((~(m1.oc8051_memory_interface1.op_pos == 4)) || (m1.oc8051_memory_interface1.idat_cur[7:0] == m0.oc8051_ROM_rdata_0)) && ((~(m1.oc8051_memory_interface1.op_pos > 4)) || (m1.oc8051_memory_interface1.idat_cur[15:8] == m0.oc8051_ROM_rdata_0)))",
   "(~__START__) || (((~(m1.oc8051_memory_interface1.op_pos == 0)) || (m1.oc8051_memory_interface1.idat_old[15:8] == m0.oc8051_ROM_rdata_1)) && ((~(m1.oc8051_memory_interface1.op_pos == 1)) || (m1.oc8051_memory_interface1.idat_old[23:16] == m0.oc8051_ROM_rdata_1)) && ((~(m1.oc8051_memory_interface1.op_pos == 2)) || (m1.oc8051_memory_interface1.idat_old[31:24] == m0.oc8051_ROM_rdata_1)) && ((~(m1.oc8051_memory_interface1.op_pos == 3)) || (m1.oc8051_memory_interface1.idat_cur[7:0] == m0.oc8051_ROM_rdata_1)) && ((~(m1.oc8051_memory_interface1.op_pos == 4)) || (m1.oc8051_memory_interface1.idat_cur[15:8] == m0.oc8051_ROM_rdata_1)) && ((~(m1.oc8051_memory_interface1.op_pos > 4)) || (m1.oc8051_memory_interface1.idat_cur[23:16] == m0.oc8051_ROM_rdata_1)))",
   "(~__START__) || (((~(m1.oc8051_memory_interface1.op_pos == 0)) || (m1.oc8051_memory_interface1.idat_old[23:16] == m0.oc8051_ROM_rdata_2)) && ((~(m1.oc8051_memory_interface1.op_pos == 1)) || (m1.oc8051_memory_interface1.idat_old[31:24] == m0.oc8051_ROM_rdata_2)) && ((~(m1.oc8051_memory_interface1.op_pos == 2)) || (m1.oc8051_memory_interface1.idat_cur[7:0] == m0.oc8051_ROM_rdata_2)) && ((~(m1.oc8051_memory_interface1.op_pos == 3)) || (m1.oc8051_memory_interface1.idat_cur[15:8] == m0.oc8051_ROM_rdata_2)) && ((~(m1.oc8051_memory_interface1.op_pos == 4)) || (m1.oc8051_memory_interface1.idat_cur[23:16] == m0.oc8051_ROM_rdata_2)) && ((~(m1.oc8051_memory_interface1.op_pos > 4)) || (m1.oc8051_memory_interface1.idat_cur[31:24] == m0.oc8051_ROM_rdata_2)))",
  //  "(~__STARTED__) || (m0.oc8051_ROM_rdata_0 == 8'ha5)",
   "m1.oc8051_sfr1.oc8051_psw1.p == 0"
  ]
}
