
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78237                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488428                       # Number of bytes of host memory used
host_op_rate                                    87157                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 60356.88                       # Real time elapsed on the host
host_tick_rate                               17742148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4722122844                       # Number of instructions simulated
sim_ops                                    5260500803                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   125                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3666168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7332121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.449266                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       212377287                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    267311831                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4150236                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    365067539                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     14016824                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14020094                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3270                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       431639996                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        18064902                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         786665082                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        775565210                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4149073                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          406657567                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     170246708                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     18470335                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    110521912                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2722122843                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3032554211                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2551983244                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.188313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.321573                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1669070332     65.40%     65.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    328199133     12.86%     78.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    202167435      7.92%     86.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48712974      1.91%     88.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28723372      1.13%     89.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15235775      0.60%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26557346      1.04%     90.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     63070169      2.47%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    170246708      6.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2551983244                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     16488598                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2594531593                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             643174485                       # Number of loads committed
system.switch_cpus.commit.membars            20522245                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1843679600     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    106734975      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2052161      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     34127496      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     22574932      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      9290480      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     30783720      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     37045404      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5183711      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     36179185      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2052160      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    643174485     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    259675902      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3032554211                       # Class of committed instruction
system.switch_cpus.commit.refs              902850387                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         271812450                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2722122843                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3032554211                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.943386                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.943386                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1934410679                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1179                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    206766842                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3185679512                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        125427469                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         396403303                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4178802                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4210                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     107590099                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           431639996                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         227402865                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2334290115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        739677                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2932175187                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         8359930                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.168083                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    229540254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    244459013                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.141808                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.271004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.666869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1933851691     75.31%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        148628062      5.79%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         31726544      1.24%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         51356939      2.00%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         46528623      1.81%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22005226      0.86%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         27301365      1.06%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15044884      0.59%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        291567022     11.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4712158                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        414436018                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.212994                       # Inst execution rate
system.switch_cpus.iew.exec_refs            948466185                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          262641010                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       350435220                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     662895692                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     18535951                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1732299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    264456845                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3142986429                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     685825175                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6604219                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3114982161                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        8992380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     171745615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4178802                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     184274316                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1374816                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     26224613                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        40579                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     23831802                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     19721197                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4780941                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        40579                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1445841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3266317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3045086310                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3084736562                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682393                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2077945819                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.201216                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3086219401                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3479505050                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2244516881                       # number of integer regfile writes
system.switch_cpus.ipc                       1.060012                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.060012                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1873256450     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    106747267      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2052161      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     36161173      1.16%     64.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     22575793      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10124440      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     31818090      1.02%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     37045413      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6206247      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     43685155      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2052160      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    687041927     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    262819945      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3121586384                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            54766357                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017544                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10539255     19.24%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            90      0.00%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3994851      7.29%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2582273      4.72%     31.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       989612      1.81%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       23101523     42.18%     75.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13558741     24.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2845466198                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8218182952                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2789930310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2865678784                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3124450477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3121586384                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     18535952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    110432182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        68709                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    203415395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010356                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.215566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.928091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1472186461     57.33%     57.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    406861131     15.84%     73.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    201350225      7.84%     81.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    146032512      5.69%     86.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    105136154      4.09%     90.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     56130781      2.19%     92.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    117883056      4.59%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     34009878      1.32%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28420158      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010356                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.215566                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      330886383                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    647835234                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    294806252                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    387780344                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     58312147                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     14840934                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    662895692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    264456845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3668349220                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      212886587                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       686326075                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3379546597                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      227308226                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        169220615                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       29006683                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         69353                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5591998020                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3163562643                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3545073342                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         455727646                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23437551                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4178802                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     327062154                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        165526687                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3500489142                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    925495060                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     25274298                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         649074207                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     18535954                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    444214608                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5524811034                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6302179690                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        364566553                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       236816675                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8120977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16241954                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41170                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3586174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1142943                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2523013                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3586174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5537478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5460808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10998286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10998286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    309517440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    306048384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    615565824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               615565824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3666165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3666165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3666165                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9886836842                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9802175856                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34727148763                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8009113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2979886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8826648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8009074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24362814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24362931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1274608768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1274618752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3685596                       # Total snoops (count)
system.tol2bus.snoopTraffic                 146296704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11806573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11765189     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41371      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11806573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9836980794                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16932155730                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    236270336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         236272640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     73244800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       73244800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1845862                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1845880                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       572225                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            572225                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    220635923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            220638074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      68398066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            68398066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      68398066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    220635923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           289036140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1144450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3675684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000323607816                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        64665                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        64665                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6344333                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1080648                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1845880                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    572225                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3691760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1144450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 16040                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           214080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           194094                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           184608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           187691                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           179085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           185752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           175957                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           170905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           167832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           259389                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          358808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          420733                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          304303                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          232724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          218538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          221221                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            69378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            42142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            47182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            46058                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            59366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            52066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            51066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            46002                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           122762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          151594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          101732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          110232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           57110                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           56086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           82257                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 76583545225                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               18378600000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           145503295225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20834.98                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39584.98                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2250131                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 664371                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               58.05                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3691760                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1144450                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1812061                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1812386                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  26110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  25063                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 53423                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 53709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 64698                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 64801                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 64826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 64799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 64795                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 64820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 64770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 64778                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 64869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 64934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 64871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 65027                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 64968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 64671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 64666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 64665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1905635                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   161.882266                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   143.745498                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   113.188997                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        84843      4.45%      4.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1544928     81.07%     85.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       166376      8.73%     94.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        41792      2.19%     96.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        19469      1.02%     97.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        16168      0.85%     98.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        31120      1.63%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          795      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          144      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1905635                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        64665                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     56.841970                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    53.892871                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.399040                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            45      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          612      0.95%      1.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2928      4.53%      5.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6914     10.69%     16.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        10386     16.06%     32.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        11671     18.05%     50.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        10663     16.49%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         8136     12.58%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         5596      8.65%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3560      5.51%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1996      3.09%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1101      1.70%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          590      0.91%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          256      0.40%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          118      0.18%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           54      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           23      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        64665                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        64665                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.697688                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.678055                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.818934                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           10976     16.97%     16.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             253      0.39%     17.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           51992     80.40%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             248      0.38%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1184      1.83%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        64665                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             235246080                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1026560                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               73242944                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              236272640                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            73244800                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      219.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       68.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   220.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    68.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860047402                       # Total gap between requests
system.mem_ctrls0.avgGap                    442850.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    235243776                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     73242944                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 219677292.010770827532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 68396332.818669497967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3691724                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1144450                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1453262                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 145501841963                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24848347631998                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40368.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39412.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21712043.02                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7855992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4175547420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15590532720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3798985500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    427353849150                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     51333464160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      594641039490                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       555.292622                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 129691948697                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 905410419027                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5750270400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3056337405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10654108080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2174892120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    388614232920                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     83956110720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      578738620125                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       540.442493                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 214655262956                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 820447104768                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    232993920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         232996480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     73051904                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       73051904                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1820265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1820285                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       570718                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            570718                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    217576313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            217578703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68217934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68217934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68217934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    217576313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           285796638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1141436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3625276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000335234130                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        64506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        64506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6266762                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1077778                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1820285                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    570718                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3640570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1141436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 15254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           202502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           179870                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           178945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           181837                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           191022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           195287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           180396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           171216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           157114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           248382                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          348092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          411625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          302039                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          225455                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          223351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          228183                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            70490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            42588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            46232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            49976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            59858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            51904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            51020                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43394                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           119578                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          150160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          102117                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          112564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           57482                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           55808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           82142                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 75563011651                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               18126580000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           143537686651                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20843.15                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39593.15                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2219339                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 661807                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               57.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3640570                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1141436                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1786768                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1787169                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  26155                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  25132                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 53514                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 64536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 64617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 64659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 64658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 64651                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 64662                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 64599                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 64614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 64694                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 64738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 64708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 64881                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 64803                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 64510                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 64507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 64506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   354                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1885572                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   161.791558                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.603921                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   113.521058                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        84629      4.49%      4.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1530555     81.17%     85.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       161957      8.59%     94.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        41035      2.18%     96.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        19205      1.02%     97.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        15906      0.84%     98.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        31419      1.67%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          717      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          149      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1885572                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        64506                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     56.200601                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    53.264872                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.233537                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            46      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          685      1.06%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3141      4.87%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         7147     11.08%     17.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        10725     16.63%     33.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        11514     17.85%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        10481     16.25%     67.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         8200     12.71%     80.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         5394      8.36%     88.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3358      5.21%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1850      2.87%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          998      1.55%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          543      0.84%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          219      0.34%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          119      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           51      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           22      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           10      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        64506                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        64506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694587                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.674933                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.819157                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11016     17.08%     17.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             272      0.42%     17.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           51782     80.27%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             279      0.43%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1150      1.78%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        64506                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             232020224                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 976256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               73050048                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              232996480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            73051904                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      216.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   217.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.23                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070859948573                       # Total gap between requests
system.mem_ctrls1.avgGap                    447870.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    232017664                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     73050048                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 216664657.373060166836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68216201.077714487910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3640530                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1141436                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1610594                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 143536076057                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24854355344929                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40264.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39427.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21774637.69                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7737796500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4112728785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15309880740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3775338900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    425926434060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     52534786560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      593929634025                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       554.628292                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 132822493986                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 902279873738                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5725223280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3043016955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        10574875500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2182805640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    387933793140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     84529292160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      578521675155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       540.239904                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 216146544173                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 818955823551                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4454811                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4454812                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4454811                       # number of overall hits
system.l2.overall_hits::total                 4454812                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3666127                       # number of demand (read+write) misses
system.l2.demand_misses::total                3666165                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3666127                       # number of overall misses
system.l2.overall_misses::total               3666165                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3494043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 331586906646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     331590400689                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3494043                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 331586906646                       # number of overall miss cycles
system.l2.overall_miss_latency::total    331590400689                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8120938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8120977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8120938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8120977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.451441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.451444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.451441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.451444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91948.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90446.104744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90446.120316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91948.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90446.104744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90446.120316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1142943                       # number of writebacks
system.l2.writebacks::total                   1142943                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3666127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3666165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3666127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3666165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3169632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 300246386444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 300249556076                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3169632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 300246386444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 300249556076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.451441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.451444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.451441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.451444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83411.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81897.431934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81897.447626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83411.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81897.431934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81897.447626                       # average overall mshr miss latency
system.l2.replacements                        3685596                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1836943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1836943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1836943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1836943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        21530                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21530                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        31873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31873                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79991                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7473149157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7473149157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       111864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.715074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93424.874761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93424.874761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6789199840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6789199840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.715074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.715074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84874.546386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84874.546386                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3494043                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3494043                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91948.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91948.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3169632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3169632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83411.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83411.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4422938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4422938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3586136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3586136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 324113757489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 324113757489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8009074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8009074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.447759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.447759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90379.661421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90379.661421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3586136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3586136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 293457186604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 293457186604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.447759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.447759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81831.025539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81831.025539                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    16344380                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3686620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.433432                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.259345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.816712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.006385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1008.917559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.985271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 263553436                       # Number of tag accesses
system.l2.tags.data_accesses                263553436                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    227402810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2227607174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    227402810                       # number of overall hits
system.cpu.icache.overall_hits::total      2227607174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            929                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           929                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4773816                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4773816                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4773816                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4773816                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    227402865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2227608103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    227402865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2227608103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86796.654545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5138.660926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86796.654545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5138.660926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3552840                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3552840                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3552840                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3552840                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91098.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91098.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91098.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91098.461538                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    227402810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2227607174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           929                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4773816                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4773816                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    227402865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2227608103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86796.654545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5138.660926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3552840                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3552840                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91098.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91098.461538                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2227608087                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2439877.422782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.523441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.410525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       86876716930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      86876716930                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    814157690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1447532578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    814157690                       # number of overall hits
system.cpu.dcache.overall_hits::total      1447532578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     46783011                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       52949995                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     46783011                       # number of overall misses
system.cpu.dcache.overall_misses::total      52949995                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2141459247385                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2141459247385                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2141459247385                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2141459247385                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    860940701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1500482573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    860940701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1500482573                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035289                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45774.292881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40443.049095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45774.292881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40443.049095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63834                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    107584527                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3518                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1372540                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.144969                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.383528                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3435667                       # number of writebacks
system.cpu.dcache.writebacks::total           3435667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     38662159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     38662159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     38662159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     38662159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8120852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8120852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8120852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8120852                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 381679123803                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 381679123803                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 381679123803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 381679123803                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005412                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46999.886687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46999.886687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46999.886687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46999.886687                       # average overall mshr miss latency
system.cpu.dcache.replacements               14287739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    572951032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1026440037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     46665461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      52494092                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2133006116694                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2133006116694                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    619616493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1078934129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45708.454840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40633.260533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     38560604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     38560604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8104857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8104857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 381439946781                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 381439946781                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47063.131007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47063.131007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    241206658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      421092541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       117550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       455903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8453130691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8453130691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    241324208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    421548444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71910.937397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18541.511442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       101555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       101555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    239177022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    239177022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14953.236761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14953.236761                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     18470178                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     31965796                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          211                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          284                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14456139                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14456139                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     18470389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     31966080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 68512.507109                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50901.897887                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          125                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1597944                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1597944                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 18580.744186                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18580.744186                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     18470210                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     31965901                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     18470210                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     31965901                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1525752270                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14287995                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.785611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.379805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.619506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.471170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       50075553723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      50075553723                       # Number of data accesses

---------- End Simulation Statistics   ----------
