<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="548" />
   <frequency preferredWidth="528" />
  </columns>
 </clocktable>
 <window width="1936" height="1056" x="-8" y="-8" />
 <library
   expandedCategories="Library/Peripherals,Library/Verification,Library/Embedded Processors,Library/Peripherals/Debug and Performance,Project,Library/Verification/Debug &amp; Performance,Library" />
 <hdlexample language="VERILOG" />
</preferences>
