INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef/Desktop/DigitalSystems/7_Segment_Display/7_Segment_Display.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef/Desktop/DigitalSystems/7_Segment_Display/7_Segment_Display.srcs/sim_1/new/divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
