

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sun Apr 11 15:01:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       93|       93|  0.930 us|  0.930 us|   94|   94|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 94
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i64 %p, i64 0, i64 13" [dfg_199.c:13]   --->   Operation 95 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:13]   --->   Operation 96 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%p_load = load i4 %p_addr" [dfg_199.c:13]   --->   Operation 97 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 98 [6/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 98 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 99 [5/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 99 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 100 [4/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 100 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 101 [3/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 101 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 102 [2/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 102 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 103 [1/6] (6.28ns)   --->   "%v_7 = uitodp i64 %p_load" [dfg_199.c:13]   --->   Operation 103 'uitodp' 'v_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %v_7" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 104 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 105 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %data_V"   --->   Operation 106 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.94>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_9, i1 0"   --->   Operation 107 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 108 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 109 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 110 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 111 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_8"   --->   Operation 112 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 113 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 114 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 115 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 116 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 117 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 118 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 119 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 120 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 121 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 122 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (4.61ns) (out node of the LUT)   --->   "%add_ln14 = add i64 %val, i64 624" [dfg_199.c:14]   --->   Operation 123 'add' 'add_ln14' <Predicate = true> <Delay = 4.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 124 [68/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 124 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 125 [67/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 125 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 126 [66/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 126 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 127 [65/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 127 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 128 [64/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 128 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 129 [63/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 129 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 130 [62/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 130 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 131 [61/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 131 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 132 [60/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 132 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 133 [59/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 133 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 134 [58/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 134 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 135 [57/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 135 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 136 [56/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 136 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 137 [55/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 137 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 138 [54/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 138 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 139 [53/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 139 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 140 [52/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 140 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 141 [51/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 141 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 142 [50/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 142 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 143 [49/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 143 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 144 [48/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 144 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 145 [47/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 145 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 146 [46/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 146 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 147 [45/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 147 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 148 [44/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 148 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 149 [43/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 149 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 150 [42/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 150 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 151 [41/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 151 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 152 [40/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 152 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 153 [39/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 153 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 154 [38/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 154 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 155 [37/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 155 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 156 [36/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 156 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 157 [35/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 157 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 158 [34/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 158 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 159 [33/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 159 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 160 [32/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 160 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 161 [31/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 161 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 162 [30/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 162 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 163 [29/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 163 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 164 [28/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 164 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 165 [27/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 165 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 166 [26/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 166 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 167 [25/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 167 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 168 [24/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 168 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 169 [23/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 169 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 170 [22/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 170 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 171 [21/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 171 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 172 [20/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 172 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 173 [19/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 173 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 174 [18/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 174 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 175 [17/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 175 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 176 [16/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 176 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 177 [15/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 177 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 178 [14/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 178 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 179 [13/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 179 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 180 [12/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 180 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 181 [11/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 181 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 182 [10/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 182 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 183 [9/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 183 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 184 [8/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 184 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 185 [7/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 185 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 186 [6/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 186 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 187 [5/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 187 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 188 [4/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 188 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 189 [3/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 189 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 190 [2/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 190 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 191 [1/68] (5.07ns)   --->   "%urem_ln14 = urem i64 %p_load, i64 %add_ln14" [dfg_199.c:14]   --->   Operation 191 'urem' 'urem_ln14' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 192 [1/1] (0.00ns)   --->   "%p_9_addr = getelementptr i8 %p_9, i64 0, i64 1" [dfg_199.c:14]   --->   Operation 192 'getelementptr' 'p_9_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 193 [2/2] (2.32ns)   --->   "%p_9_load = load i2 %p_9_addr" [dfg_199.c:14]   --->   Operation 193 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 78 <SV = 77> <Delay = 3.76>
ST_78 : Operation 194 [1/1] (2.77ns)   --->   "%icmp_ln14 = icmp_eq  i64 %urem_ln14, i64 0" [dfg_199.c:14]   --->   Operation 194 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 195 [1/2] (2.32ns)   --->   "%p_9_load = load i2 %p_9_addr" [dfg_199.c:14]   --->   Operation 195 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_78 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14)   --->   "%select_ln14 = select i1 %icmp_ln14, i8 255, i8 0" [dfg_199.c:14]   --->   Operation 196 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14)   --->   "%and_ln14 = and i8 %p_9_load, i8 %select_ln14" [dfg_199.c:14]   --->   Operation 197 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 198 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln14 = xor i8 %and_ln14, i8 255" [dfg_199.c:14]   --->   Operation 198 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.41>
ST_79 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i8 %xor_ln14" [dfg_199.c:14]   --->   Operation 199 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 200 [6/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 200 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.41>
ST_80 : Operation 201 [5/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 201 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.41>
ST_81 : Operation 202 [4/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 202 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.41>
ST_82 : Operation 203 [3/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 203 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.41>
ST_83 : Operation 204 [2/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 204 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.41>
ST_84 : Operation 205 [1/6] (6.41ns)   --->   "%result_4 = uitofp i64 %sext_ln14" [dfg_199.c:14]   --->   Operation 205 'uitofp' 'result_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 206 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %result_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 206 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 207 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %data_V_1"   --->   Operation 208 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 85 <SV = 84> <Delay = 2.88>
ST_85 : Operation 209 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i64 %p, i64 0, i64 3" [dfg_199.c:16]   --->   Operation 209 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 210 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 211 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 211 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 212 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 212 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 213 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_10"   --->   Operation 213 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 214 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 215 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341"   --->   Operation 215 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 216 [2/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 216 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 86 <SV = 85> <Delay = 4.42>
ST_86 : Operation 217 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_11, i1 0"   --->   Operation 217 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 218 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 219 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i28_cast_cast_cast = sext i9 %ush_1"   --->   Operation 219 'sext' 'sh_prom_i_i_i_i_i28_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 220 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i28_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i28_cast_cast_cast"   --->   Operation 220 'zext' 'sh_prom_i_i_i_i_i28_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%r_V_2 = lshr i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i28_cast_cast_cast_cast"   --->   Operation 221 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%r_V_3 = shl i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i28_cast_cast_cast_cast"   --->   Operation 222 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 223 'bitselect' 'tmp_7' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_86 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%zext_ln662_1 = zext i1 %tmp_7"   --->   Operation 224 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_86 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 225 'partselect' 'tmp_6' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_86 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_6"   --->   Operation 226 'select' 'val_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 227 [1/2] (2.32ns)   --->   "%p_load_1 = load i4 %p_addr_1" [dfg_199.c:16]   --->   Operation 227 'load' 'p_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_86 : Operation 228 [1/1] (0.00ns)   --->   "%v = trunc i64 %p_load_1" [dfg_199.c:16]   --->   Operation 228 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 229 [1/1] (4.42ns) (out node of the LUT)   --->   "%sub_ln17 = sub i32 0, i32 %val_1" [dfg_199.c:17]   --->   Operation 229 'sub' 'sub_ln17' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.91>
ST_87 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i32 %v, i32 %sub_ln17" [dfg_199.c:17]   --->   Operation 230 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.91>
ST_88 : Operation 231 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i32 %v, i32 %sub_ln17" [dfg_199.c:17]   --->   Operation 231 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.41>
ST_89 : Operation 232 [6/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 232 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.41>
ST_90 : Operation 233 [5/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 233 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.41>
ST_91 : Operation 234 [4/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 234 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.41>
ST_92 : Operation 235 [3/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 235 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.41>
ST_93 : Operation 236 [2/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 236 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.41>
ST_94 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 238 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 238 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 243 [1/6] (6.41ns)   --->   "%result = uitofp i32 %mul_ln17" [dfg_199.c:17]   --->   Operation 243 'uitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i32 %result" [dfg_199.c:18]   --->   Operation 244 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('p_addr', dfg_199.c:13) [3]  (0 ns)
	'load' operation ('p_load', dfg_199.c:13) on array 'p' [11]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('p_load', dfg_199.c:13) on array 'p' [11]  (2.32 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_7', dfg_199.c:13) [12]  (6.28 ns)

 <State 9>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [19]  (1.64 ns)
	'select' operation ('ush') [23]  (0.697 ns)
	'lshr' operation ('r.V') [26]  (0 ns)
	'select' operation ('val') [31]  (0 ns)
	'add' operation ('add_ln14', dfg_199.c:14) [32]  (4.61 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', dfg_199.c:14) [33]  (5.07 ns)

 <State 78>: 3.77ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14', dfg_199.c:14) [34]  (2.78 ns)
	'select' operation ('select_ln14', dfg_199.c:14) [37]  (0 ns)
	'and' operation ('and_ln14', dfg_199.c:14) [38]  (0 ns)
	'xor' operation ('xor_ln14', dfg_199.c:14) [39]  (0.993 ns)

 <State 79>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 80>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 81>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 82>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 83>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 84>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:14) [41]  (6.41 ns)

 <State 85>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [48]  (1.92 ns)
	'select' operation ('ush') [52]  (0.968 ns)

 <State 86>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [55]  (0 ns)
	'select' operation ('val') [60]  (0 ns)
	'sub' operation ('sub_ln17', dfg_199.c:17) [63]  (4.42 ns)

 <State 87>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [64]  (6.91 ns)

 <State 88>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', dfg_199.c:17) [64]  (6.91 ns)

 <State 89>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)

 <State 90>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)

 <State 91>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)

 <State 92>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)

 <State 93>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)

 <State 94>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('result', dfg_199.c:17) [65]  (6.41 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
