<html><body>
<pre>
 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: Tp_2                                Date:  5-18-2017,  6:03PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /72  ( 11%) 20  /360  (  6%) 8  /216 (  4%)   0  /72  (  0%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90       0/ 9
FB2           0/18        0/54        0/90       3/ 9
FB3           5/18        4/54       15/90       5/ 9
FB4           3/18        4/54        5/90       4/ 7
             -----       -----       -----      -----    
              8/72        8/216      20/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    12      28
Output        :    8           8    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     12          12

** Power Data **

There are 8 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Display_7<6>        2     4     FB3_11  18   I/O     O       STD  FAST 
Display_7<5>        4     4     FB3_14  19   I/O     O       STD  FAST 
Display_7<4>        3     4     FB3_15  20   I/O     O       STD  FAST 
Display_7<2>        3     4     FB3_16  24   I/O     O       STD  FAST 
Display_7<3>        3     4     FB3_17  22   I/O     O       STD  FAST 
Display_7<1>        3     4     FB4_2   25   I/O     O       STD  FAST 
Display_7<0>        2     4     FB4_5   26   I/O     O       STD  FAST 
Transistor          0     0     FB4_11  28   I/O     O       STD  FAST 

** 4 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Vec_E<2>            FB2_2   35   I/O     I
Vec_E<1>            FB2_5   36   I/O     I
Vec_E<0>            FB2_6   37   I/O     I
Vec_E<3>            FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
Display_7<6>          2       0     0   3     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
Display_7<5>          4       0     0   1     FB3_14  19    I/O     O
Display_7<4>          3       0     0   2     FB3_15  20    I/O     O
Display_7<2>          3       0     0   2     FB3_16  24    I/O     O
Display_7<3>          3       0     0   2     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: Vec_E<0>           3: Vec_E<2>           4: Vec_E<3> 
  2: Vec_E<1>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Display_7<6>         XXXX.................................... 4
Display_7<5>         XXXX.................................... 4
Display_7<4>         XXXX.................................... 4
Display_7<2>         XXXX.................................... 4
Display_7<3>         XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
Display_7<1>          3       0     0   2     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
Display_7<0>          2       0     0   3     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
Transistor            0       0     0   5     FB4_11  28    I/O     O
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: Vec_E<0>           3: Vec_E<2>           4: Vec_E<3> 
  2: Vec_E<1>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Display_7<1>         XXXX.................................... 4
Display_7<0>         XXXX.................................... 4
Transistor           ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


Display_7(0) <= NOT (((NOT Vec_E(2) AND NOT Vec_E(3) AND NOT Vec_E(1))
	OR (Vec_E(2) AND NOT Vec_E(3) AND Vec_E(1) AND Vec_E(0))));


Display_7(1) <= NOT (((NOT Vec_E(2) AND NOT Vec_E(3) AND Vec_E(1))
	OR (NOT Vec_E(2) AND NOT Vec_E(3) AND Vec_E(0))
	OR (NOT Vec_E(3) AND Vec_E(1) AND Vec_E(0))));


Display_7(2) <= NOT (((NOT Vec_E(3) AND Vec_E(0))
	OR (Vec_E(2) AND NOT Vec_E(3) AND NOT Vec_E(1))
	OR (NOT Vec_E(2) AND NOT Vec_E(1) AND Vec_E(0))));


Display_7(3) <= NOT (((NOT Vec_E(2) AND NOT Vec_E(1) AND Vec_E(0))
	OR (Vec_E(2) AND NOT Vec_E(3) AND Vec_E(1) AND Vec_E(0))
	OR (Vec_E(2) AND NOT Vec_E(3) AND NOT Vec_E(1) AND NOT Vec_E(0))));


Display_7(4) <= ((Vec_E(2) AND NOT Vec_E(3))
	OR (NOT Vec_E(2) AND NOT Vec_E(1))
	OR (NOT Vec_E(3) AND Vec_E(0)));


Display_7(5) <= ((NOT Vec_E(2) AND NOT Vec_E(3))
	OR (NOT Vec_E(2) AND NOT Vec_E(1))
	OR (NOT Vec_E(3) AND Vec_E(1) AND Vec_E(0))
	OR (NOT Vec_E(3) AND NOT Vec_E(1) AND NOT Vec_E(0)));


Display_7(6) <= NOT (((Vec_E(2) AND NOT Vec_E(3) AND NOT Vec_E(1) AND NOT Vec_E(0))
	OR (NOT Vec_E(2) AND NOT Vec_E(3) AND NOT Vec_E(1) AND Vec_E(0))));


Transistor <= '0';

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 Display_7<2>                  
  3 KPR                              25 Display_7<1>                  
  4 KPR                              26 Display_7<0>                  
  5 KPR                              27 KPR                           
  6 KPR                              28 Transistor                    
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 Vec_E<3>                      
 13 KPR                              35 Vec_E<2>                      
 14 KPR                              36 Vec_E<1>                      
 15 TDI                              37 Vec_E<0>                      
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 Display_7<6>                     40 KPR                           
 19 Display_7<5>                     41 VCC                           
 20 Display_7<4>                     42 KPR                           
 21 VCC                              43 KPR                           
 22 Display_7<3>                     44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
