#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  7 17:07:03 2017
# Process ID: 12628
# Current directory: D:/BoisseGibson_CMPEN331_FinalProject/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2956 D:\BoisseGibson_CMPEN331_FinalProject\Final\Final.xpr
# Log file: D:/BoisseGibson_CMPEN331_FinalProject/Final/vivado.log
# Journal file: D:/BoisseGibson_CMPEN331_FinalProject/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.xpr
INFO: [Project 1-313] Project file moved from 'D:/BoisseGibson CMPEN 331 Final Project/Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav'
"xvlog -m64 --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CntrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/IncrPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncrPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/REGFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sim_1/imports/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fd2d56e79a75431c845b338cff63a164 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 0 into mainReg is out of bounds [D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sources_1/imports/new/REGFile.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.IncrPC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.REGFile
Compiling module xil_defaultlib.CntrlUnit
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav/xsim.dir/Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav/xsim.dir/Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  7 17:07:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 17:07:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {D:/BoisseGibson_CMPEN331_FinalProject/Final/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/BoisseGibson_CMPEN331_FinalProject/Final/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/sim_1/imports/new/TestBench.v" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 870.758 ; gain = 0.000
save_wave_config {D:/BoisseGibson_CMPEN331_FinalProject/Final/Testbench_behav.wcfg}
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/constrs_1/imports/imports/ZYBO_MASTER.xdc]
Finished Parsing XDC File [D:/BoisseGibson_CMPEN331_FinalProject/Final/Final.srcs/constrs_1/imports/imports/ZYBO_MASTER.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.070 ; gain = 366.523
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/BoisseGibson_CMPEN331_FinalProject/Final/.Xil/Vivado-12628-CSE-P205INST41/dcp3/CPU.xdc]
Finished Parsing XDC File [D:/BoisseGibson_CMPEN331_FinalProject/Final/.Xil/Vivado-12628-CSE-P205INST41/dcp3/CPU.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1667.770 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1667.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.504 ; gain = 109.238
current_design synth_1
current_design impl_1
