m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/
vbasicGates
Z0 !s110 1724282249
!i10b 1
!s100 B=CY5_375VaRc?eGF@hNA0
IQFBAoLoc`4Ki0F49lKMl>1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level
Z3 w1724282246
Z4 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/gates.v
Z5 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/gates.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1724282249.000000
Z8 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/gates.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/gates.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
nbasic@gates
vbasicGates_tb
R0
!i10b 1
!s100 ]Ofo?faI8z5A^Ld]_K[3z0
IQHBOO3^_cM;z2;ia]UYZa2
R1
R2
R3
R4
R5
L0 15
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nbasic@gates_tb
