Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench7_behav xil_defaultlib.testbench7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'addr' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sim_1/new/testbench7.sv:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/charrom.sv" Line 23. Module charrom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/charrom.sv" Line 23. Module charrom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.charrom
Compiling module xil_defaultlib.testbench7
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench7_behav
