Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 10 23:56:23 2024
| Host         : PC_HP running 64-bit major release  (build 9200)
| Command      : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
| Design       : system_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_system_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| REQP-1580 | Warning  | Phase alignment                                                   | 22         |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 12         |
| REQP-181  | Advisory | writefirst                                                        | 1          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[0].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[0].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[0].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[1].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[1].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[1].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[2].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[2].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[2].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[3].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[3].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[3].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[4].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[4].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_serdes/g_data[4].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[0].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[0].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[0].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#7 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[1].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[1].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[1].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#8 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[2].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[2].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[2].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#9 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[3].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[3].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[3].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#10 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[4].i_iserdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[4].i_iserdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_serdes/g_data[4].i_iserdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#11 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[0].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#12 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[1].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[1].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[1].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#13 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[2].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[2].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[2].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#14 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[3].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[3].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[3].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#15 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[4].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[4].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[4].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#16 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[5].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[5].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_serdes/g_data[5].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#17 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[0].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#18 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[1].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[1].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[1].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#19 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[2].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[2].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[2].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#20 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[3].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[3].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[3].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#21 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[4].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[4].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[4].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#22 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[5].i_serdes. This can result in corrupted data. The i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[5].i_serdes/CLK / i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_serdes/g_data[5].i_serdes/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx1/core_enabled.i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_adrv9001/inst/i_core/i_tx2/core_enabled.i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


