# Reading pref.tcl
# do RISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/CODE/outcode/RISC-2/RISC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:56 on May 05,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2/RISC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC
# -- Compiling architecture rtl of RISC
# End time: 15:35:56 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/CODE/outcode/RISC-2/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:56 on May 05,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture memory_behave of memory
# End time: 15:35:56 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/CODE/outcode/RISC-2/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:57 on May 05,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registerfile
# -- Compiling architecture behave of registerfile
# End time: 15:35:57 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/CODE/outcode/RISC-2/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:57 on May 05,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behave of alu
# End time: 15:35:57 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/CODE/outcode/RISC-2/simulation/modelsim/Waveform.vwf.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:57 on May 05,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2/simulation/modelsim/Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISC_vhd_vec_tst
# -- Compiling architecture RISC_arch of RISC_vhd_vec_tst
# End time: 15:35:57 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  RISC_vhd_vec_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" RISC_vhd_vec_tst 
# Start time: 15:35:57 on May 05,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.risc_vhd_vec_tst(risc_arch)
# Loading ieee.numeric_std(body)
# Loading work.risc(rtl)
# Loading work.memory(memory_behave)
# Loading work.registerfile(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: udb
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Note: udb
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Note: rfd10
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Note: rfd10
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/aluInst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/aluInst
# ** Note: udb
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/aluInst
# ** Note: reg0 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg1 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg2 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg3 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg4 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg5 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg6 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg7 = 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg0 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg1 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg2 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg3 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg4 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg5 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg6 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: reg7 = 0
#    Time: 0 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1/rf
# ** Note: clk
#    Time: 500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 1500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 2500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 3500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 4500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 5500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 6500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 7500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 8500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 9500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 10500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 11500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 12500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 13500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 14500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 15500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 16500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 17500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 18500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 19500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 20500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 21500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 22500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 23500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 24500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 25500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 26500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 27500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 28500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 29500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 30500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 31500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 32500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 33500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 34500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 35500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 36500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 37500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 38500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 39500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 40500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 41500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 42500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 43500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 44500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 45500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 46500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 47500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 48500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 49500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 50500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 51500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 52500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 53500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 54500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 55500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 56500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 57500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 58500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 59500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 60500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 61500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 62500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 63500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 64500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 65500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 66500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 67500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 68500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 69500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 70500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 71500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 72500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 73500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 74500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 75500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 76500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 77500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 78500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 79500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 80500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 81500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 82500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 83500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 84500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 85500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 86500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 87500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 88500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 89500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 90500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 91500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 92500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 93500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 94500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 95500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 96500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 97500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 98500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
# ** Note: clk
#    Time: 99500 ps  Iteration: 1  Instance: /risc_vhd_vec_tst/i1
