

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1'
================================================================
* Date:           Mon Oct 13 17:12:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    182|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|    231|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_108_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln159_2_fu_138_p2  |         +|   0|  0|  42|          35|          35|
    |add_ln159_fu_148_p2    |         +|   0|  0|  24|          17|          17|
    |icmp_ln157_fu_102_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln160_fu_159_p2   |      icmp|   0|  0|  39|          32|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 182|         147|          86|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  13|          3|    1|          3|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_row1  |   9|          2|   31|         62|
    |row1_2_fu_42           |   9|          2|   31|         62|
    |row1_ce_reg_78         |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  49|         11|   96|        193|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln157_reg_185   |  31|   0|   31|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |icmp_ln157_reg_181  |   1|   0|    1|          0|
    |row1_2_fu_42        |  31|   0|   31|          0|
    |row1_ce_reg_78      |  32|   0|   32|          0|
    |zext_ln157_reg_176  |  31|   0|   32|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 129|   0|  130|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|rowt                   |   in|   32|     ap_none|                                                          rowt|        scalar|
|idxprom4_i12_i332_i_i  |   in|   17|     ap_none|                                         idxprom4_i12_i332_i_i|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                                                           M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_q0                 |   in|   32|   ap_memory|                                                           M_e|         array|
|row1_ce_out            |  out|   32|      ap_vld|                                                   row1_ce_out|       pointer|
|row1_ce_out_ap_vld     |  out|    1|      ap_vld|                                                   row1_ce_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

