

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Mon Apr  6 22:36:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Mem
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.78|     1.476|        0.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      40|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|      16|      16|    -|
|Multiplexer      |        -|      -|       -|      21|    -|
|Register         |        0|      -|     307|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     323|     205|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |saved_U  |mem_saved  |        0|  16|  16|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |           |        0|  16|  16|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |temp_1_fu_91_p2                    |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_109_p2                |   icmp   |      0|  0|  11|           8|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  40|          23|          17|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |out_r  |  21|          4|    8|         32|
    +-------+----+-----------+-----+-----------+
    |Total  |  21|          4|    8|         32|
    +-------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_read_reg_141        |   7|   0|    7|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |re_read_reg_133          |   1|   0|    1|          0|
    |saved_addr_reg_147       |   7|   0|    7|          0|
    |tempOutAddr              |   7|   0|    7|          0|
    |tempOutVal               |   8|   0|    8|          0|
    |temp_1_reg_158           |   8|   0|    8|          0|
    |temp_reg_153             |   8|   0|    8|          0|
    |we_read_reg_137          |   1|   0|    1|          0|
    |addr_read_reg_141        |  64|  32|    7|          0|
    |re_read_reg_133          |  64|  32|    1|          0|
    |saved_addr_reg_147       |  64|  32|    7|          0|
    |we_read_reg_137          |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 307| 128|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      mem     | return value |
|addr          |  in |    7|   ap_none  |     addr     |    scalar    |
|we            |  in |    1|   ap_none  |      we      |    scalar    |
|re            |  in |    1|   ap_none  |      re      |    scalar    |
|out_r         | out |    8|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%re_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %re) nounwind" [Mem/.settings/mem.c:3]   --->   Operation 5 'read' 're_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%we_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %we) nounwind" [Mem/.settings/mem.c:3]   --->   Operation 6 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addr_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %addr) nounwind" [Mem/.settings/mem.c:3]   --->   Operation 7 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %addr_read to i64" [Mem/.settings/mem.c:8]   --->   Operation 8 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%saved_addr = getelementptr inbounds [128 x i8]* @saved, i64 0, i64 %zext_ln8" [Mem/.settings/mem.c:8]   --->   Operation 9 'getelementptr' 'saved_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.47ns)   --->   "%temp = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:8]   --->   Operation 10 'load' 'temp' <Predicate = true> <Delay = 1.47> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %we_read, label %1, label %7" [Mem/.settings/mem.c:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 12 [1/2] (1.47ns)   --->   "%temp = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:8]   --->   Operation 12 'load' 'temp' <Predicate = true> <Delay = 1.47> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 13 [1/1] (1.39ns)   --->   "%temp_1 = add i8 %temp, 1" [Mem/.settings/mem.c:12]   --->   Operation 13 'add' 'temp_1' <Predicate = (we_read)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %addr) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %we) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %re) nounwind, !map !17"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !21"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mem_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Mem/.settings/mem.c:4]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i8]* @saved, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Mem/.settings/mem.c:6]   --->   Operation 20 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%tempOutAddr_load = load i7* @tempOutAddr, align 1" [Mem/.settings/mem.c:22]   --->   Operation 21 'load' 'tempOutAddr_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %re_read, label %8, label %._crit_edge2" [Mem/.settings/mem.c:31]   --->   Operation 22 'br' <Predicate = (!we_read)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %tempOutAddr_load to i8" [Mem/.settings/mem.c:32]   --->   Operation 23 'zext' 'zext_ln32' <Predicate = (!we_read & re_read)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %zext_ln32) nounwind" [Mem/.settings/mem.c:32]   --->   Operation 24 'write' <Predicate = (!we_read & re_read)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [Mem/.settings/mem.c:33]   --->   Operation 25 'br' <Predicate = (!we_read & re_read)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 26 'br' <Predicate = (!we_read)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tempOutVal_load = load i8* @tempOutVal, align 1" [Mem/.settings/mem.c:14]   --->   Operation 27 'load' 'tempOutVal_load' <Predicate = (we_read)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.12ns)   --->   "%icmp_ln14 = icmp ult i8 %temp_1, %tempOutVal_load" [Mem/.settings/mem.c:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = (we_read)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %4, label %2" [Mem/.settings/mem.c:14]   --->   Operation 29 'br' <Predicate = (we_read)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "store i8 %temp_1, i8* @tempOutVal, align 1" [Mem/.settings/mem.c:15]   --->   Operation 30 'store' <Predicate = (we_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "store i7 %addr_read, i7* @tempOutAddr, align 1" [Mem/.settings/mem.c:16]   --->   Operation 31 'store' <Predicate = (we_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %re_read, label %3, label %._crit_edge" [Mem/.settings/mem.c:17]   --->   Operation 32 'br' <Predicate = (we_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %addr_read to i8" [Mem/.settings/mem.c:18]   --->   Operation 33 'zext' 'zext_ln18' <Predicate = (we_read & re_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %zext_ln18) nounwind" [Mem/.settings/mem.c:18]   --->   Operation 34 'write' <Predicate = (we_read & re_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Mem/.settings/mem.c:19]   --->   Operation 35 'br' <Predicate = (we_read & re_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %6" [Mem/.settings/mem.c:20]   --->   Operation 36 'br' <Predicate = (we_read & !icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %re_read, label %5, label %._crit_edge1" [Mem/.settings/mem.c:21]   --->   Operation 37 'br' <Predicate = (we_read & icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %tempOutAddr_load to i8" [Mem/.settings/mem.c:22]   --->   Operation 38 'zext' 'zext_ln22' <Predicate = (we_read & re_read & icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %zext_ln22) nounwind" [Mem/.settings/mem.c:22]   --->   Operation 39 'write' <Predicate = (we_read & re_read & icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [Mem/.settings/mem.c:23]   --->   Operation 40 'br' <Predicate = (we_read & re_read & icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 41 'br' <Predicate = (we_read & icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.47ns)   --->   "store i8 %temp_1, i8* %saved_addr, align 1" [Mem/.settings/mem.c:26]   --->   Operation 42 'store' <Predicate = (we_read)> <Delay = 1.47> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %9" [Mem/.settings/mem.c:30]   --->   Operation 43 'br' <Predicate = (we_read)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [Mem/.settings/mem.c:39]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ saved]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ tempOutAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tempOutVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
re_read           (read         ) [ 01111]
we_read           (read         ) [ 01111]
addr_read         (read         ) [ 01111]
zext_ln8          (zext         ) [ 00000]
saved_addr        (getelementptr) [ 01111]
br_ln10           (br           ) [ 00000]
temp              (load         ) [ 01010]
temp_1            (add          ) [ 01001]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specpipeline_ln4  (specpipeline ) [ 00000]
specmemcore_ln6   (specmemcore  ) [ 00000]
tempOutAddr_load  (load         ) [ 00000]
br_ln31           (br           ) [ 00000]
zext_ln32         (zext         ) [ 00000]
write_ln32        (write        ) [ 00000]
br_ln33           (br           ) [ 00000]
br_ln0            (br           ) [ 00000]
tempOutVal_load   (load         ) [ 00000]
icmp_ln14         (icmp         ) [ 01001]
br_ln14           (br           ) [ 00000]
store_ln15        (store        ) [ 00000]
store_ln16        (store        ) [ 00000]
br_ln17           (br           ) [ 00000]
zext_ln18         (zext         ) [ 00000]
write_ln18        (write        ) [ 00000]
br_ln19           (br           ) [ 00000]
br_ln20           (br           ) [ 00000]
br_ln21           (br           ) [ 00000]
zext_ln22         (zext         ) [ 00000]
write_ln22        (write        ) [ 00000]
br_ln23           (br           ) [ 00000]
br_ln0            (br           ) [ 00000]
store_ln26        (store        ) [ 00000]
br_ln30           (br           ) [ 00000]
ret_ln39          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="we">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="re">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="saved">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="saved"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tempOutAddr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempOutAddr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tempOutVal">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempOutVal"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="re_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="we_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="we_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="addr_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="7" slack="0"/>
<pin id="59" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/4 write_ln18/4 write_ln22/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="saved_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="saved_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="3"/>
<pin id="82" dir="0" index="4" bw="7" slack="1"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="1"/>
<pin id="85" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/1 store_ln26/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln8_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="temp_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="1"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tempOutAddr_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempOutAddr_load/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln32_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tempOutVal_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempOutVal_load/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln14_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="1"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln15_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln16_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="3"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln18_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="3"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln22_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="re_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="3"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="re_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="we_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="2"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="we_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="addr_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="3"/>
<pin id="143" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="addr_read "/>
</bind>
</comp>

<comp id="147" class="1005" name="saved_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="1"/>
<pin id="149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="saved_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="temp_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="158" class="1005" name="temp_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="131"><net_src comp="96" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="136"><net_src comp="44" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="50" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="56" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="150"><net_src comp="69" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="156"><net_src comp="76" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="161"><net_src comp="91" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="76" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
	Port: saved | {4 }
	Port: tempOutAddr | {4 }
	Port: tempOutVal | {4 }
 - Input state : 
	Port: mem : addr | {1 }
	Port: mem : we | {1 }
	Port: mem : re | {1 }
	Port: mem : saved | {1 2 }
	Port: mem : tempOutAddr | {4 }
	Port: mem : tempOutVal | {4 }
  - Chain level:
	State 1
		saved_addr : 1
		temp : 2
	State 2
	State 3
	State 4
		zext_ln32 : 1
		write_ln32 : 2
		icmp_ln14 : 1
		br_ln14 : 2
		write_ln18 : 1
		zext_ln22 : 1
		write_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |     temp_1_fu_91     |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln14_fu_109   |    0    |    11   |
|----------|----------------------|---------|---------|
|          |  re_read_read_fu_44  |    0    |    0    |
|   read   |  we_read_read_fu_50  |    0    |    0    |
|          | addr_read_read_fu_56 |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_62   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln8_fu_86    |    0    |    0    |
|   zext   |   zext_ln32_fu_100   |    0    |    0    |
|          |   zext_ln18_fu_124   |    0    |    0    |
|          |   zext_ln22_fu_128   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    26   |
|----------|----------------------|---------|---------|

Memories:
+-----+--------+--------+
|     |   FF   |   LUT  |
+-----+--------+--------+
|saved|   16   |   16   |
+-----+--------+--------+
|Total|   16   |   16   |
+-----+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| addr_read_reg_141|    7   |
|  re_read_reg_133 |    1   |
|saved_addr_reg_147|    7   |
|  temp_1_reg_158  |    8   |
|   temp_reg_153   |    8   |
|  we_read_reg_137 |    1   |
+------------------+--------+
|       Total      |   32   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_62 |  p2  |   3  |   7  |   21   ||    15   |
| grp_access_fu_76 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   35   ||  2.4225 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |   16   |   16   |
|Multiplexer|    2   |    -   |   24   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   48   |   66   |
+-----------+--------+--------+--------+
