============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Aug 27 08:38:56 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(370)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(58)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(80)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(245)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.832202s wall, 1.513210s user + 0.234002s system = 1.747211s CPU (95.4%)

RUN-1004 : used memory is 153 MB, reserved memory is 131 MB, peak memory is 153 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(369)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(369)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(306)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[34]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[35]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[36]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[37]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[38]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[40]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5014 WARNING: the net's pin: pin "i1[39]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 116 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2923/8540 useful/useless nets, 2676/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 730 instances.
SYN-1015 : Optimize round 1, 18490 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2656/697 useful/useless nets, 2409/349 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 457 better
SYN-1014 : Optimize round 3
SYN-1032 : 2643/3 useful/useless nets, 2396/5 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 8 better
SYN-1014 : Optimize round 4
SYN-1032 : 2643/0 useful/useless nets, 2396/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.386217s wall, 2.277615s user + 0.093601s system = 2.371215s CPU (99.4%)

RUN-1004 : used memory is 190 MB, reserved memory is 155 MB, peak memory is 193 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1583
  #and                477
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 73
  #bufif1               0
  #MX21                23
  #FADD                 0
  #DFF                671
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              36
#MACRO_MUX            603

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |911    |671    |49     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2757/28 useful/useless nets, 2511/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3268/0 useful/useless nets, 3023/0 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2501 : Optimize round 1, 344 better
SYN-2501 : Optimize round 2
SYN-1032 : 3235/0 useful/useless nets, 2990/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 4054/0 useful/useless nets, 3809/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14413, tnet num: 4065, tinst num: 3803, tnode num: 23527, tedge num: 25167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 722 (3.98), #lev = 7 (3.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2659 instances into 720 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2103/0 useful/useless nets, 1858/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 669 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 720 LUT to BLE ...
SYN-4008 : Packed 720 LUT and 356 SEQ to BLE.
SYN-4003 : Packing 313 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (313 nodes)...
SYN-4004 : #1: Packed 122 SEQ (7331 nodes)...
SYN-4004 : #2: Packed 237 SEQ (33765 nodes)...
SYN-4004 : #3: Packed 294 SEQ (14371 nodes)...
SYN-4004 : #4: Packed 310 SEQ (2543 nodes)...
SYN-4004 : #5: Packed 313 SEQ (137 nodes)...
SYN-4004 : #6: Packed 313 SEQ (0 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 313 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 720/1064 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  940   out of   4480   20.98%
#reg                  669   out of   4480   14.93%
#le                   940
  #lut only           271   out of    940   28.83%
  #reg only             0   out of    940    0.00%
  #lut&reg            669   out of    940   71.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |940   |940   |669   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.329984s wall, 3.010819s user + 0.062400s system = 3.073220s CPU (92.3%)

RUN-1004 : used memory is 243 MB, reserved memory is 204 MB, peak memory is 245 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.051478s wall, 0.998406s user + 0.031200s system = 1.029607s CPU (97.9%)

RUN-1004 : used memory is 243 MB, reserved memory is 204 MB, peak memory is 245 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2087/24 useful/useless nets, 1104/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1978/109 useful/useless nets, 995/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1978/0 useful/useless nets, 995/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.521643s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (95.3%)

RUN-1004 : used memory is 243 MB, reserved memory is 204 MB, peak memory is 245 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2015/0 useful/useless nets, 1036/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2006/0 useful/useless nets, 1027/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2204/6 useful/useless nets, 1225/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8508, tnet num: 2205, tinst num: 1220, tnode num: 12079, tedge num: 14766.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2099/0 useful/useless nets, 1120/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2149 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3473 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3158 nodes)...
SYN-4004 : #6: Packed 63 SEQ (5997 nodes)...
SYN-4004 : #7: Packed 79 SEQ (6119 nodes)...
SYN-4004 : #8: Packed 85 SEQ (2338 nodes)...
SYN-4004 : #9: Packed 91 SEQ (472 nodes)...
SYN-4004 : #10: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/892 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.554459s wall, 1.294808s user + 0.078001s system = 1.372809s CPU (88.3%)

RUN-1004 : used memory is 245 MB, reserved memory is 206 MB, peak memory is 247 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.389670s wall, 2.995219s user + 0.124801s system = 3.120020s CPU (92.0%)

RUN-1004 : used memory is 245 MB, reserved memory is 206 MB, peak memory is 247 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n427' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n428' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n438' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n439' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n440' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n441' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n442' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n443' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n444' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n445' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n446' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n437' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n447' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n448' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n449' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n450' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n436' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n435' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n434' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n433' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n432' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n431' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n430' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n429' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 688 instances, 575 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.368812s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (93.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 292242
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 188768, overlap = 22.75
PHY-3002 : Step(2): len = 144601, overlap = 30.5
PHY-3002 : Step(3): len = 124327, overlap = 39
PHY-3002 : Step(4): len = 107986, overlap = 45.25
PHY-3002 : Step(5): len = 93745.8, overlap = 54.25
PHY-3002 : Step(6): len = 81767.5, overlap = 59.25
PHY-3002 : Step(7): len = 72793.5, overlap = 67.5
PHY-3002 : Step(8): len = 63330.2, overlap = 75.25
PHY-3002 : Step(9): len = 54702, overlap = 81.25
PHY-3002 : Step(10): len = 50274.7, overlap = 84.75
PHY-3002 : Step(11): len = 46158.9, overlap = 91.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57029e-06
PHY-3002 : Step(12): len = 45918.9, overlap = 90.75
PHY-3002 : Step(13): len = 46121.3, overlap = 86
PHY-3002 : Step(14): len = 46604.5, overlap = 84
PHY-3002 : Step(15): len = 45655.1, overlap = 83
PHY-3002 : Step(16): len = 44527.2, overlap = 81.75
PHY-3002 : Step(17): len = 45214.6, overlap = 75.75
PHY-3002 : Step(18): len = 46778.4, overlap = 62
PHY-3002 : Step(19): len = 46422.5, overlap = 61.25
PHY-3002 : Step(20): len = 46520.6, overlap = 60.25
PHY-3002 : Step(21): len = 46067.5, overlap = 60
PHY-3002 : Step(22): len = 45852.7, overlap = 59.75
PHY-3002 : Step(23): len = 45753.5, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14057e-06
PHY-3002 : Step(24): len = 46495.2, overlap = 60.5
PHY-3002 : Step(25): len = 46397.4, overlap = 60
PHY-3002 : Step(26): len = 46339.6, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54345e-05
PHY-3002 : Step(27): len = 46847.5, overlap = 58.5
PHY-3002 : Step(28): len = 47214.2, overlap = 52.75
PHY-3002 : Step(29): len = 48016.7, overlap = 58
PHY-3002 : Step(30): len = 47569.7, overlap = 59.25
PHY-3002 : Step(31): len = 48051.5, overlap = 60.25
PHY-3002 : Step(32): len = 48456.1, overlap = 60
PHY-3002 : Step(33): len = 48739.9, overlap = 58
PHY-3002 : Step(34): len = 49097.6, overlap = 57.25
PHY-3002 : Step(35): len = 49090.9, overlap = 57.75
PHY-3002 : Step(36): len = 49009, overlap = 58.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.08689e-05
PHY-3002 : Step(37): len = 49787.4, overlap = 54.25
PHY-3002 : Step(38): len = 49990, overlap = 55.25
PHY-3002 : Step(39): len = 50115.9, overlap = 55.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.38914e-05
PHY-3002 : Step(40): len = 50421.5, overlap = 56
PHY-3002 : Step(41): len = 51346, overlap = 56
PHY-3002 : Step(42): len = 51643, overlap = 55.75
PHY-3002 : Step(43): len = 51089.4, overlap = 56
PHY-3002 : Step(44): len = 50937.1, overlap = 56
PHY-3002 : Step(45): len = 50970.9, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83328e-06
PHY-3002 : Step(46): len = 55749.1, overlap = 49
PHY-3002 : Step(47): len = 55443.1, overlap = 49
PHY-3002 : Step(48): len = 54149.5, overlap = 48
PHY-3002 : Step(49): len = 53803.2, overlap = 47
PHY-3002 : Step(50): len = 53182.5, overlap = 48.25
PHY-3002 : Step(51): len = 52864.8, overlap = 51.75
PHY-3002 : Step(52): len = 52112.4, overlap = 52.5
PHY-3002 : Step(53): len = 51861.4, overlap = 54
PHY-3002 : Step(54): len = 51455.8, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66656e-06
PHY-3002 : Step(55): len = 51325, overlap = 57
PHY-3002 : Step(56): len = 51325, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33312e-06
PHY-3002 : Step(57): len = 51446.7, overlap = 57
PHY-3002 : Step(58): len = 51446.7, overlap = 57
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79449e-06
PHY-3002 : Step(59): len = 51707.9, overlap = 81.75
PHY-3002 : Step(60): len = 51863.6, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5589e-05
PHY-3002 : Step(61): len = 52251.8, overlap = 80.75
PHY-3002 : Step(62): len = 53105.6, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1178e-05
PHY-3002 : Step(63): len = 53719.9, overlap = 77
PHY-3002 : Step(64): len = 56265.4, overlap = 71.75
PHY-3002 : Step(65): len = 56817.3, overlap = 69.5
PHY-3002 : Step(66): len = 56595.5, overlap = 69.5
PHY-3002 : Step(67): len = 56655.4, overlap = 69.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.23559e-05
PHY-3002 : Step(68): len = 58367.6, overlap = 66
PHY-3002 : Step(69): len = 60185.2, overlap = 62.75
PHY-3002 : Step(70): len = 60797.5, overlap = 61.5
PHY-3002 : Step(71): len = 61257.2, overlap = 62.5
PHY-3002 : Step(72): len = 61274.9, overlap = 61.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124712
PHY-3002 : Step(73): len = 63853.4, overlap = 55.75
PHY-3002 : Step(74): len = 67075.4, overlap = 51.75
PHY-3002 : Step(75): len = 68883.9, overlap = 50.75
PHY-3002 : Step(76): len = 68458, overlap = 49
PHY-3002 : Step(77): len = 68203.1, overlap = 49.25
PHY-3002 : Step(78): len = 68165.8, overlap = 50.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000240612
PHY-3002 : Step(79): len = 70603.5, overlap = 45.5
PHY-3002 : Step(80): len = 71939.4, overlap = 40.25
PHY-3002 : Step(81): len = 73795.6, overlap = 38
PHY-3002 : Step(82): len = 74972.7, overlap = 35
PHY-3002 : Step(83): len = 74767.9, overlap = 32
PHY-3002 : Step(84): len = 74830.4, overlap = 31.25
PHY-3002 : Step(85): len = 75025.9, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.172015s wall, 0.062400s user + 0.093601s system = 0.156001s CPU (90.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179226
PHY-3002 : Step(86): len = 75877.4, overlap = 17.5
PHY-3002 : Step(87): len = 74642.8, overlap = 22
PHY-3002 : Step(88): len = 73809.3, overlap = 29.25
PHY-3002 : Step(89): len = 73394.1, overlap = 33.75
PHY-3002 : Step(90): len = 73236.5, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358452
PHY-3002 : Step(91): len = 75313.8, overlap = 29.5
PHY-3002 : Step(92): len = 76162.4, overlap = 28.5
PHY-3002 : Step(93): len = 76931.3, overlap = 28
PHY-3002 : Step(94): len = 77417.2, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000716904
PHY-3002 : Step(95): len = 79303.2, overlap = 26.75
PHY-3002 : Step(96): len = 80418.7, overlap = 25.25
PHY-3002 : Step(97): len = 82367.1, overlap = 23.75
PHY-3002 : Step(98): len = 82508.6, overlap = 22.75
PHY-3002 : Step(99): len = 82283.4, overlap = 22.75
PHY-3002 : Step(100): len = 82571.1, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 83403.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 83561.4, Over = 0
RUN-1003 : finish command "place" in  6.069947s wall, 5.803237s user + 1.060807s system = 6.864044s CPU (113.1%)

RUN-1004 : used memory is 245 MB, reserved memory is 206 MB, peak memory is 247 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 741 to 583
PHY-1001 : Pin misalignment score is improved from 583 to 569
PHY-1001 : Pin misalignment score is improved from 569 to 569
PHY-1001 : Pin local connectivity score is improved from 105 to 1
PHY-1001 : Pin misalignment score is improved from 582 to 570
PHY-1001 : Pin misalignment score is improved from 570 to 570
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.526501s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (94.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 101272, over cnt = 282(3%), over = 487, worst = 13
PHY-1002 : len = 102256, over cnt = 146(1%), over = 228, worst = 12
PHY-1002 : len = 103392, over cnt = 114(1%), over = 167, worst = 10
PHY-1002 : len = 105512, over cnt = 37(0%), over = 61, worst = 9
PHY-1002 : len = 106040, over cnt = 19(0%), over = 39, worst = 8
PHY-1002 : len = 106296, over cnt = 16(0%), over = 36, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.235934s wall, 1.029607s user + 0.015600s system = 1.045207s CPU (84.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.203310s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (61.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.002028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 201440, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 8.959811s wall, 9.110458s user + 0.078001s system = 9.188459s CPU (102.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 200952, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.078590s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 201056, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.043427s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (71.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 201088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 201088
PHY-1001 : End DR Iter 3; 0.022079s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.287720s wall, 14.773295s user + 0.202801s system = 14.976096s CPU (98.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.194016s wall, 16.442505s user + 0.249602s system = 16.692107s CPU (97.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 262 MB, peak memory is 362 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1145   out of   4480   25.56%
#reg                  815   out of   4480   18.19%
#le                  1145
  #lut only           330   out of   1145   28.82%
  #reg only             0   out of   1145    0.00%
  #lut&reg            815   out of   1145   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.299291s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (94.9%)

RUN-1004 : used memory is 301 MB, reserved memory is 263 MB, peak memory is 362 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.480356s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (87.5%)

RUN-1004 : used memory is 369 MB, reserved memory is 329 MB, peak memory is 369 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 690
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1833, pip num: 16996
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 789 valid insts, and 46689 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.893338s wall, 13.603287s user + 0.140401s system = 13.743688s CPU (154.5%)

RUN-1004 : used memory is 378 MB, reserved memory is 340 MB, peak memory is 387 MB
RUN-1002 : start command "download -bit ..\..\..\..\FPGA\Modbus\Modbus.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit ../../../../FPGA/Modbus/Modbus.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit ../../../../FPGA/Modbus/Modbus.bit" in  2.319316s wall, 1.185608s user + 0.062400s system = 1.248008s CPU (53.8%)

RUN-1004 : used memory is 475 MB, reserved memory is 438 MB, peak memory is 478 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  24.065276s wall, 1.778411s user + 0.124801s system = 1.903212s CPU (7.9%)

RUN-1004 : used memory is 470 MB, reserved memory is 441 MB, peak memory is 478 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit ../../../../FPGA/Modbus/Modbus.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.098581s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (2.3%)

RUN-1004 : used memory is 421 MB, reserved memory is 393 MB, peak memory is 478 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit ..\..\..\..\FPGA\Modbus\Modbus.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  33.345627s wall, 3.572423s user + 0.202801s system = 3.775224s CPU (11.3%)

RUN-1004 : used memory is 411 MB, reserved memory is 384 MB, peak memory is 478 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(369)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(369)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(306)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.231794s wall, 0.826805s user + 0.078001s system = 0.904806s CPU (73.5%)

RUN-1004 : used memory is 184 MB, reserved memory is 249 MB, peak memory is 478 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[34]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[35]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[36]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[37]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[38]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[40]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5014 WARNING: the net's pin: pin "i1[39]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(392)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 116 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2923/8540 useful/useless nets, 2676/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 730 instances.
SYN-1015 : Optimize round 1, 18490 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2656/697 useful/useless nets, 2409/349 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 457 better
SYN-1014 : Optimize round 3
SYN-1032 : 2643/3 useful/useless nets, 2396/5 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 8 better
SYN-1014 : Optimize round 4
SYN-1032 : 2643/0 useful/useless nets, 2396/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.251465s wall, 2.480416s user + 0.078001s system = 2.558416s CPU (78.7%)

RUN-1004 : used memory is 185 MB, reserved memory is 250 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1583
  #and                477
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 73
  #bufif1               0
  #MX21                23
  #FADD                 0
  #DFF                671
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              36
#MACRO_MUX            603

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |911    |671    |49     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2757/28 useful/useless nets, 2511/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3268/0 useful/useless nets, 3023/0 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2501 : Optimize round 1, 344 better
SYN-2501 : Optimize round 2
SYN-1032 : 3235/0 useful/useless nets, 2990/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 4054/0 useful/useless nets, 3809/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14413, tnet num: 4065, tinst num: 3803, tnode num: 23527, tedge num: 25167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 722 (3.98), #lev = 7 (3.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-3001 : Logic optimization runtime opt =   0.24 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2659 instances into 720 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2103/0 useful/useless nets, 1858/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 669 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 720 LUT to BLE ...
SYN-4008 : Packed 720 LUT and 356 SEQ to BLE.
SYN-4003 : Packing 313 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (313 nodes)...
SYN-4004 : #1: Packed 122 SEQ (7331 nodes)...
SYN-4004 : #2: Packed 237 SEQ (33765 nodes)...
SYN-4004 : #3: Packed 294 SEQ (14371 nodes)...
SYN-4004 : #4: Packed 310 SEQ (2543 nodes)...
SYN-4004 : #5: Packed 313 SEQ (137 nodes)...
SYN-4004 : #6: Packed 313 SEQ (0 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 313 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 720/1064 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  940   out of   4480   20.98%
#reg                  669   out of   4480   14.93%
#le                   940
  #lut only           271   out of    940   28.83%
  #reg only             0   out of    940    0.00%
  #lut&reg            669   out of    940   71.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |940   |940   |669   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.493756s wall, 2.886019s user + 0.109201s system = 2.995219s CPU (85.7%)

RUN-1004 : used memory is 237 MB, reserved memory is 278 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.138021s wall, 0.998406s user + 0.031200s system = 1.029607s CPU (90.5%)

RUN-1004 : used memory is 237 MB, reserved memory is 278 MB, peak memory is 478 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2087/24 useful/useless nets, 1104/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1978/109 useful/useless nets, 995/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1978/0 useful/useless nets, 995/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.523221s wall, 1.466409s user + 0.015600s system = 1.482009s CPU (97.3%)

RUN-1004 : used memory is 238 MB, reserved memory is 278 MB, peak memory is 478 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2015/0 useful/useless nets, 1036/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2006/0 useful/useless nets, 1027/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2204/6 useful/useless nets, 1225/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8508, tnet num: 2205, tinst num: 1220, tnode num: 12079, tedge num: 14766.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2099/0 useful/useless nets, 1120/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2149 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3473 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3158 nodes)...
SYN-4004 : #6: Packed 63 SEQ (5997 nodes)...
SYN-4004 : #7: Packed 79 SEQ (6119 nodes)...
SYN-4004 : #8: Packed 85 SEQ (2338 nodes)...
SYN-4004 : #9: Packed 91 SEQ (472 nodes)...
SYN-4004 : #10: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/892 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.333809s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (99.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 278 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.151770s wall, 2.979619s user + 0.109201s system = 3.088820s CPU (98.0%)

RUN-1004 : used memory is 239 MB, reserved memory is 278 MB, peak memory is 478 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n427' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n428' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n438' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n439' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n440' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n441' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n442' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n443' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n444' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n445' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n446' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n437' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n447' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n448' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n449' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n450' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n436' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n435' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n434' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n433' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n432' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n431' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n430' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n429' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 688 instances, 575 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.363679s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 292242
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(101): len = 188768, overlap = 22.75
PHY-3002 : Step(102): len = 144601, overlap = 30.5
PHY-3002 : Step(103): len = 124327, overlap = 39
PHY-3002 : Step(104): len = 107986, overlap = 45.25
PHY-3002 : Step(105): len = 93745.8, overlap = 54.25
PHY-3002 : Step(106): len = 81767.5, overlap = 59.25
PHY-3002 : Step(107): len = 72793.5, overlap = 67.5
PHY-3002 : Step(108): len = 63330.2, overlap = 75.25
PHY-3002 : Step(109): len = 54702, overlap = 81.25
PHY-3002 : Step(110): len = 50274.7, overlap = 84.75
PHY-3002 : Step(111): len = 46158.9, overlap = 91.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57029e-06
PHY-3002 : Step(112): len = 45918.9, overlap = 90.75
PHY-3002 : Step(113): len = 46121.3, overlap = 86
PHY-3002 : Step(114): len = 46604.5, overlap = 84
PHY-3002 : Step(115): len = 45655.1, overlap = 83
PHY-3002 : Step(116): len = 44527.2, overlap = 81.75
PHY-3002 : Step(117): len = 45214.6, overlap = 75.75
PHY-3002 : Step(118): len = 46778.4, overlap = 62
PHY-3002 : Step(119): len = 46422.5, overlap = 61.25
PHY-3002 : Step(120): len = 46520.6, overlap = 60.25
PHY-3002 : Step(121): len = 46067.5, overlap = 60
PHY-3002 : Step(122): len = 45852.7, overlap = 59.75
PHY-3002 : Step(123): len = 45753.5, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14057e-06
PHY-3002 : Step(124): len = 46495.2, overlap = 60.5
PHY-3002 : Step(125): len = 46397.4, overlap = 60
PHY-3002 : Step(126): len = 46339.6, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54345e-05
PHY-3002 : Step(127): len = 46847.5, overlap = 58.5
PHY-3002 : Step(128): len = 47214.2, overlap = 52.75
PHY-3002 : Step(129): len = 48016.7, overlap = 58
PHY-3002 : Step(130): len = 47569.7, overlap = 59.25
PHY-3002 : Step(131): len = 48051.5, overlap = 60.25
PHY-3002 : Step(132): len = 48456.1, overlap = 60
PHY-3002 : Step(133): len = 48739.9, overlap = 58
PHY-3002 : Step(134): len = 49097.6, overlap = 57.25
PHY-3002 : Step(135): len = 49090.9, overlap = 57.75
PHY-3002 : Step(136): len = 49009, overlap = 58.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.08689e-05
PHY-3002 : Step(137): len = 49787.4, overlap = 54.25
PHY-3002 : Step(138): len = 49990, overlap = 55.25
PHY-3002 : Step(139): len = 50115.9, overlap = 55.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.38914e-05
PHY-3002 : Step(140): len = 50421.5, overlap = 56
PHY-3002 : Step(141): len = 51346, overlap = 56
PHY-3002 : Step(142): len = 51643, overlap = 55.75
PHY-3002 : Step(143): len = 51089.4, overlap = 56
PHY-3002 : Step(144): len = 50937.1, overlap = 56
PHY-3002 : Step(145): len = 50970.9, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83328e-06
PHY-3002 : Step(146): len = 55749.1, overlap = 49
PHY-3002 : Step(147): len = 55443.1, overlap = 49
PHY-3002 : Step(148): len = 54149.5, overlap = 48
PHY-3002 : Step(149): len = 53803.2, overlap = 47
PHY-3002 : Step(150): len = 53182.5, overlap = 48.25
PHY-3002 : Step(151): len = 52864.8, overlap = 51.75
PHY-3002 : Step(152): len = 52112.4, overlap = 52.5
PHY-3002 : Step(153): len = 51861.4, overlap = 54
PHY-3002 : Step(154): len = 51455.8, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66656e-06
PHY-3002 : Step(155): len = 51325, overlap = 57
PHY-3002 : Step(156): len = 51325, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33312e-06
PHY-3002 : Step(157): len = 51446.7, overlap = 57
PHY-3002 : Step(158): len = 51446.7, overlap = 57
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79449e-06
PHY-3002 : Step(159): len = 51707.9, overlap = 81.75
PHY-3002 : Step(160): len = 51863.6, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5589e-05
PHY-3002 : Step(161): len = 52251.8, overlap = 80.75
PHY-3002 : Step(162): len = 53105.6, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1178e-05
PHY-3002 : Step(163): len = 53719.9, overlap = 77
PHY-3002 : Step(164): len = 56265.4, overlap = 71.75
PHY-3002 : Step(165): len = 56817.3, overlap = 69.5
PHY-3002 : Step(166): len = 56595.5, overlap = 69.5
PHY-3002 : Step(167): len = 56655.4, overlap = 69.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.23559e-05
PHY-3002 : Step(168): len = 58367.6, overlap = 66
PHY-3002 : Step(169): len = 60185.2, overlap = 62.75
PHY-3002 : Step(170): len = 60797.5, overlap = 61.5
PHY-3002 : Step(171): len = 61257.2, overlap = 62.5
PHY-3002 : Step(172): len = 61274.9, overlap = 61.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124712
PHY-3002 : Step(173): len = 63853.4, overlap = 55.75
PHY-3002 : Step(174): len = 67075.4, overlap = 51.75
PHY-3002 : Step(175): len = 68883.9, overlap = 50.75
PHY-3002 : Step(176): len = 68458, overlap = 49
PHY-3002 : Step(177): len = 68203.1, overlap = 49.25
PHY-3002 : Step(178): len = 68165.8, overlap = 50.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000240612
PHY-3002 : Step(179): len = 70603.5, overlap = 45.5
PHY-3002 : Step(180): len = 71939.4, overlap = 40.25
PHY-3002 : Step(181): len = 73795.6, overlap = 38
PHY-3002 : Step(182): len = 74972.7, overlap = 35
PHY-3002 : Step(183): len = 74767.9, overlap = 32
PHY-3002 : Step(184): len = 74830.4, overlap = 31.25
PHY-3002 : Step(185): len = 75025.9, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.187451s wall, 0.093601s user + 0.078001s system = 0.171601s CPU (91.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179226
PHY-3002 : Step(186): len = 75877.4, overlap = 17.5
PHY-3002 : Step(187): len = 74642.8, overlap = 22
PHY-3002 : Step(188): len = 73809.3, overlap = 29.25
PHY-3002 : Step(189): len = 73394.1, overlap = 33.75
PHY-3002 : Step(190): len = 73236.5, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358452
PHY-3002 : Step(191): len = 75313.8, overlap = 29.5
PHY-3002 : Step(192): len = 76162.4, overlap = 28.5
PHY-3002 : Step(193): len = 76931.3, overlap = 28
PHY-3002 : Step(194): len = 77417.2, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000716904
PHY-3002 : Step(195): len = 79303.2, overlap = 26.75
PHY-3002 : Step(196): len = 80418.7, overlap = 25.25
PHY-3002 : Step(197): len = 82367.1, overlap = 23.75
PHY-3002 : Step(198): len = 82508.6, overlap = 22.75
PHY-3002 : Step(199): len = 82283.4, overlap = 22.75
PHY-3002 : Step(200): len = 82571.1, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013579s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.9%)

PHY-3001 : Legalized: Len = 83403.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 83561.4, Over = 0
RUN-1003 : finish command "place" in  5.366262s wall, 5.756437s user + 0.967206s system = 6.723643s CPU (125.3%)

RUN-1004 : used memory is 240 MB, reserved memory is 278 MB, peak memory is 478 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 741 to 583
PHY-1001 : Pin misalignment score is improved from 583 to 569
PHY-1001 : Pin misalignment score is improved from 569 to 569
PHY-1001 : Pin local connectivity score is improved from 105 to 1
PHY-1001 : Pin misalignment score is improved from 582 to 570
PHY-1001 : Pin misalignment score is improved from 570 to 570
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.488003s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 101272, over cnt = 282(3%), over = 487, worst = 13
PHY-1002 : len = 102256, over cnt = 146(1%), over = 228, worst = 12
PHY-1002 : len = 103392, over cnt = 114(1%), over = 167, worst = 10
PHY-1002 : len = 105512, over cnt = 37(0%), over = 61, worst = 9
PHY-1002 : len = 106040, over cnt = 19(0%), over = 39, worst = 8
PHY-1002 : len = 106296, over cnt = 16(0%), over = 36, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.265422s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (83.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123481s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (88.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001630s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 201440, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 8.171442s wall, 8.860857s user + 0.062400s system = 8.923257s CPU (109.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 200952, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.076258s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (122.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 201056, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.065218s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (143.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 201088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 201088
PHY-1001 : End DR Iter 3; 0.024609s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (190.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.476811s wall, 11.856076s user + 0.202801s system = 12.058877s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.374914s wall, 13.556487s user + 0.218401s system = 13.774888s CPU (103.0%)

RUN-1004 : used memory is 313 MB, reserved memory is 323 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1145   out of   4480   25.56%
#reg                  815   out of   4480   18.19%
#le                  1145
  #lut only           330   out of   1145   28.82%
  #reg only             0   out of   1145    0.00%
  #lut&reg            815   out of   1145   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.264729s wall, 1.185608s user + 0.093601s system = 1.279208s CPU (101.1%)

RUN-1004 : used memory is 313 MB, reserved memory is 323 MB, peak memory is 478 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.315145s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (94.9%)

RUN-1004 : used memory is 344 MB, reserved memory is 354 MB, peak memory is 478 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 690
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1833, pip num: 16996
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 789 valid insts, and 46689 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  10.769944s wall, 13.634487s user + 0.078001s system = 13.712488s CPU (127.3%)

RUN-1004 : used memory is 360 MB, reserved memory is 362 MB, peak memory is 478 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.327001s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (99.9%)

RUN-1004 : used memory is 470 MB, reserved memory is 470 MB, peak memory is 478 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.576445s wall, 2.012413s user + 0.062400s system = 2.074813s CPU (7.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 472 MB, peak memory is 478 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.793691s wall, 0.171601s user + 0.078001s system = 0.249602s CPU (3.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 417 MB, peak memory is 478 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.511009s wall, 3.978026s user + 0.234002s system = 4.212027s CPU (11.9%)

RUN-1004 : used memory is 406 MB, reserved memory is 408 MB, peak memory is 478 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near '/' in CPLD_SOC_AHB_TOP.v(350)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(371)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(397)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(306)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.699301s wall, 1.372809s user + 0.156001s system = 1.528810s CPU (90.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 293 MB, peak memory is 478 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM2" in CPLD_SOC_AHB_TOP.v(311) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM3" in CPLD_SOC_AHB_TOP.v(312) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM4" in CPLD_SOC_AHB_TOP.v(313) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM5" in CPLD_SOC_AHB_TOP.v(314) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM6" in CPLD_SOC_AHB_TOP.v(315) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM7" in CPLD_SOC_AHB_TOP.v(316) / pin "switch"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 110 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 32 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6631/8582 useful/useless nets, 6087/8488 useful/useless insts
SYN-1019 : Optimized 37 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 476 distributor mux.
SYN-1016 : Merged 890 instances.
SYN-1015 : Optimize round 1, 19691 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5473/1832 useful/useless nets, 4929/586 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     PWM2/pwm_reg
SYN-1002 :     PWM3/State_reg
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     reg36_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 26 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 765 better
SYN-1014 : Optimize round 3
SYN-1032 : 5294/85 useful/useless nets, 4773/75 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     PWM3/pwm_reg
SYN-1002 :     PWM4/pwm_reg
SYN-1002 :     PWM5/pwm_reg
SYN-1002 :     PWM6/pwm_reg
SYN-1002 :     PWM7/pwm_reg
SYN-1019 : Optimized 120 mux instances.
SYN-1015 : Optimize round 3, 302 better
SYN-1014 : Optimize round 4
SYN-1032 : 4779/385 useful/useless nets, 4373/275 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 540 better
SYN-1014 : Optimize round 5
SYN-1032 : 4779/0 useful/useless nets, 4373/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.863859s wall, 5.210433s user + 0.343202s system = 5.553636s CPU (94.7%)

RUN-1004 : used memory is 315 MB, reserved memory is 294 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         2500
  #and                491
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21                35
  #FADD                 0
  #DFF               1556
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              43
#MACRO_MUX           1293

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |943    |1556   |62     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.043035s wall, 1.201208s user + 0.093601s system = 1.294808s CPU (124.1%)

RUN-1004 : used memory is 315 MB, reserved memory is 294 MB, peak memory is 478 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4893/16 useful/useless nets, 4488/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5562/0 useful/useless nets, 5158/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 509 better
SYN-2501 : Optimize round 2
SYN-1032 : 5528/0 useful/useless nets, 5124/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 6515/0 useful/useless nets, 6111/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 24246, tnet num: 6520, tinst num: 6099, tnode num: 45957, tedge num: 46310.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1291 (3.75), #lev = 7 (2.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1288 (3.74), #lev = 7 (2.82)
SYN-2581 : Mapping with K=5, #lut = 1288 (3.73), #lev = 7 (2.82)
SYN-3001 : Logic optimization runtime opt =   0.17 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3545 instances into 1289 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4246/0 useful/useless nets, 3842/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1554 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 171 adder to BLE ...
SYN-4008 : Packed 171 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1289 LUT to BLE ...
SYN-4008 : Packed 1289 LUT and 866 SEQ to BLE.
SYN-4003 : Packing 688 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (688 nodes)...
SYN-4004 : #1: Packed 136 SEQ (28416 nodes)...
SYN-4004 : #2: Packed 310 SEQ (303936 nodes)...
SYN-4004 : #3: Packed 374 SEQ (241964 nodes)...
SYN-4004 : #4: Packed 408 SEQ (238254 nodes)...
SYN-4004 : #5: Packed 409 SEQ (84409 nodes)...
SYN-4004 : #6: Packed 420 SEQ (38428 nodes)...
SYN-4004 : #7: Packed 459 SEQ (21464 nodes)...
SYN-4004 : #8: Packed 459 SEQ (9694 nodes)...
SYN-4004 : #9: Packed 459 SEQ (150 nodes)...
SYN-4004 : #10: Packed 459 SEQ (0 nodes)...
SYN-4005 : Packed 459 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 688 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1518/2286 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1607   out of   4480   35.87%
#reg                 1554   out of   4480   34.69%
#le                  1836
  #lut only           282   out of   1836   15.36%
  #reg only           229   out of   1836   12.47%
  #lut&reg           1325   out of   1836   72.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1836  |1607  |1554  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.073478s wall, 15.163297s user + 0.577204s system = 15.740501s CPU (92.2%)

RUN-1004 : used memory is 357 MB, reserved memory is 335 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.041742s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (88.6%)

RUN-1004 : used memory is 362 MB, reserved memory is 340 MB, peak memory is 478 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[4] will be renamed with PWM4/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[4] will be renamed with PWM4/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[5] will be renamed with PWM5/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[5] will be renamed with PWM5/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[6] will be renamed with PWM6/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[6] will be renamed with PWM6/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[7] will be renamed with PWM7/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[7] will be renamed with PWM7/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM2/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM3/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM4/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM5/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM6/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM7/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3609/24 useful/useless nets, 1931/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 3500/109 useful/useless nets, 1822/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 3500/0 useful/useless nets, 1822/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  4.097596s wall, 3.244821s user + 0.000000s system = 3.244821s CPU (79.2%)

RUN-1004 : used memory is 362 MB, reserved memory is 341 MB, peak memory is 478 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3537/0 useful/useless nets, 1863/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3528/0 useful/useless nets, 1854/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3726/6 useful/useless nets, 2052/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13555, tnet num: 3727, tinst num: 2047, tnode num: 19425, tedge num: 23460.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3626/0 useful/useless nets, 1952/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2331 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3760 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3751 nodes)...
SYN-4004 : #6: Packed 57 SEQ (10459 nodes)...
SYN-4004 : #7: Packed 57 SEQ (20143 nodes)...
SYN-4004 : #8: Packed 58 SEQ (15480 nodes)...
SYN-4004 : #9: Packed 59 SEQ (3212 nodes)...
SYN-4004 : #10: Packed 59 SEQ (0 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/1756 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.743824s wall, 2.215214s user + 0.109201s system = 2.324415s CPU (84.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 356 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  7.247615s wall, 5.725237s user + 0.156001s system = 5.881238s CPU (81.1%)

RUN-1004 : used memory is 377 MB, reserved memory is 356 MB, peak memory is 478 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n788' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n789' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n799' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n800' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n801' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n802' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n803' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n804' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n805' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n806' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n807' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n798' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n808' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n809' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n810' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n811' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n797' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n796' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n795' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n794' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n793' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n792' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n791' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n790' to 'PWM1/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n812' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n813' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n823' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n824' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n825' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n826' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n827' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n828' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n829' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n830' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n831' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n822' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n832' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n833' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n834' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n835' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n821' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n820' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n819' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n818' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n817' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n816' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n815' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n814' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n836' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n837' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n847' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n848' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n849' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n850' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n851' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n852' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n853' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n854' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n855' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n846' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n856' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n857' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n858' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n859' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n845' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n844' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n843' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n842' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n841' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n840' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n839' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n838' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[0]_al_n860' to 'PWM4/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[10]_al_n861' to 'PWM4/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[11]_al_n871' to 'PWM4/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[12]_al_n872' to 'PWM4/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[13]_al_n873' to 'PWM4/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[14]_al_n874' to 'PWM4/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[15]_al_n875' to 'PWM4/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[16]_al_n876' to 'PWM4/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[17]_al_n877' to 'PWM4/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[18]_al_n878' to 'PWM4/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[19]_al_n879' to 'PWM4/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[1]_al_n870' to 'PWM4/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[20]_al_n880' to 'PWM4/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[21]_al_n881' to 'PWM4/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[22]_al_n882' to 'PWM4/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[23]_al_n883' to 'PWM4/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[2]_al_n869' to 'PWM4/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[3]_al_n868' to 'PWM4/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[4]_al_n867' to 'PWM4/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[5]_al_n866' to 'PWM4/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[6]_al_n865' to 'PWM4/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[7]_al_n864' to 'PWM4/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[8]_al_n863' to 'PWM4/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[9]_al_n862' to 'PWM4/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[0]_al_n884' to 'PWM5/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[10]_al_n885' to 'PWM5/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[11]_al_n895' to 'PWM5/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[12]_al_n896' to 'PWM5/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[13]_al_n897' to 'PWM5/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[14]_al_n898' to 'PWM5/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[15]_al_n899' to 'PWM5/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[16]_al_n900' to 'PWM5/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[17]_al_n901' to 'PWM5/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[18]_al_n902' to 'PWM5/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[19]_al_n903' to 'PWM5/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[1]_al_n894' to 'PWM5/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[20]_al_n904' to 'PWM5/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[21]_al_n905' to 'PWM5/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[22]_al_n906' to 'PWM5/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[23]_al_n907' to 'PWM5/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[2]_al_n893' to 'PWM5/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[3]_al_n892' to 'PWM5/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[4]_al_n891' to 'PWM5/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[5]_al_n890' to 'PWM5/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[6]_al_n889' to 'PWM5/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[7]_al_n888' to 'PWM5/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[8]_al_n887' to 'PWM5/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[9]_al_n886' to 'PWM5/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[0]_al_n908' to 'PWM6/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[10]_al_n909' to 'PWM6/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[11]_al_n919' to 'PWM6/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[12]_al_n920' to 'PWM6/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[13]_al_n921' to 'PWM6/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[14]_al_n922' to 'PWM6/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[15]_al_n923' to 'PWM6/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[16]_al_n924' to 'PWM6/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[17]_al_n925' to 'PWM6/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[18]_al_n926' to 'PWM6/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[19]_al_n927' to 'PWM6/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[1]_al_n918' to 'PWM6/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[20]_al_n928' to 'PWM6/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[21]_al_n929' to 'PWM6/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[22]_al_n930' to 'PWM6/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[23]_al_n931' to 'PWM6/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[2]_al_n917' to 'PWM6/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[3]_al_n916' to 'PWM6/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[4]_al_n915' to 'PWM6/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[5]_al_n914' to 'PWM6/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[6]_al_n913' to 'PWM6/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[7]_al_n912' to 'PWM6/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[8]_al_n911' to 'PWM6/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[9]_al_n910' to 'PWM6/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[0]_al_n932' to 'PWM7/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[10]_al_n933' to 'PWM7/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[11]_al_n943' to 'PWM7/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[12]_al_n944' to 'PWM7/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[13]_al_n945' to 'PWM7/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[14]_al_n946' to 'PWM7/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[15]_al_n947' to 'PWM7/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[16]_al_n948' to 'PWM7/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[17]_al_n949' to 'PWM7/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[18]_al_n950' to 'PWM7/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[19]_al_n951' to 'PWM7/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[1]_al_n942' to 'PWM7/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[20]_al_n952' to 'PWM7/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[21]_al_n953' to 'PWM7/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[22]_al_n954' to 'PWM7/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[23]_al_n955' to 'PWM7/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[2]_al_n941' to 'PWM7/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[3]_al_n940' to 'PWM7/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[4]_al_n939' to 'PWM7/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[5]_al_n938' to 'PWM7/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[6]_al_n937' to 'PWM7/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[7]_al_n936' to 'PWM7/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[8]_al_n935' to 'PWM7/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[9]_al_n934' to 'PWM7/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1176 instances, 1063 slices, 27 macros(196 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.577563s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (89.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 400806
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 47%, beta_incr = 0.715268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 271876, overlap = 29
PHY-3002 : Step(202): len = 216719, overlap = 44.5
PHY-3002 : Step(203): len = 191456, overlap = 56.5
PHY-3002 : Step(204): len = 155024, overlap = 79
PHY-3002 : Step(205): len = 130263, overlap = 85
PHY-3002 : Step(206): len = 122197, overlap = 89
PHY-3002 : Step(207): len = 112233, overlap = 90.5
PHY-3002 : Step(208): len = 104141, overlap = 95.75
PHY-3002 : Step(209): len = 98709.9, overlap = 99.25
PHY-3002 : Step(210): len = 92438.4, overlap = 102.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.63631e-06
PHY-3002 : Step(211): len = 91996, overlap = 100.75
PHY-3002 : Step(212): len = 91932.5, overlap = 87.5
PHY-3002 : Step(213): len = 90125.2, overlap = 90.75
PHY-3002 : Step(214): len = 88323.1, overlap = 92
PHY-3002 : Step(215): len = 86238.3, overlap = 82
PHY-3002 : Step(216): len = 84792.5, overlap = 79.25
PHY-3002 : Step(217): len = 84181.7, overlap = 80.25
PHY-3002 : Step(218): len = 84645.5, overlap = 75.5
PHY-3002 : Step(219): len = 83888.4, overlap = 71.75
PHY-3002 : Step(220): len = 82898.8, overlap = 77.5
PHY-3002 : Step(221): len = 81705.1, overlap = 73.5
PHY-3002 : Step(222): len = 80824.2, overlap = 74.25
PHY-3002 : Step(223): len = 80562.7, overlap = 71.75
PHY-3002 : Step(224): len = 79492.4, overlap = 73.75
PHY-3002 : Step(225): len = 79203.9, overlap = 67.5
PHY-3002 : Step(226): len = 78463.3, overlap = 70.25
PHY-3002 : Step(227): len = 77791.9, overlap = 76.5
PHY-3002 : Step(228): len = 74574.6, overlap = 66.25
PHY-3002 : Step(229): len = 73811.1, overlap = 66.75
PHY-3002 : Step(230): len = 73304.3, overlap = 66.5
PHY-3002 : Step(231): len = 73030.1, overlap = 67
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52726e-05
PHY-3002 : Step(232): len = 73405.8, overlap = 61.75
PHY-3002 : Step(233): len = 73519.6, overlap = 61.25
PHY-3002 : Step(234): len = 74597.1, overlap = 59.5
PHY-3002 : Step(235): len = 74368.9, overlap = 59.75
PHY-3002 : Step(236): len = 75380.5, overlap = 61.5
PHY-3002 : Step(237): len = 75945, overlap = 59.5
PHY-3002 : Step(238): len = 76263.7, overlap = 55.5
PHY-3002 : Step(239): len = 76295.2, overlap = 54.5
PHY-3002 : Step(240): len = 76095.6, overlap = 54.25
PHY-3002 : Step(241): len = 75979.7, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.8483e-05
PHY-3002 : Step(242): len = 76299.7, overlap = 59.5
PHY-3002 : Step(243): len = 76791.7, overlap = 54.25
PHY-3002 : Step(244): len = 77730.6, overlap = 54
PHY-3002 : Step(245): len = 78733.3, overlap = 50
PHY-3002 : Step(246): len = 79310.3, overlap = 48.75
PHY-3002 : Step(247): len = 79204, overlap = 48.75
PHY-3002 : Step(248): len = 79388.3, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.5699e-05
PHY-3002 : Step(249): len = 80155.1, overlap = 45.75
PHY-3002 : Step(250): len = 80676.2, overlap = 46
PHY-3002 : Step(251): len = 82086.8, overlap = 44
PHY-3002 : Step(252): len = 82130.7, overlap = 44.25
PHY-3002 : Step(253): len = 82079.6, overlap = 43.75
PHY-3002 : Step(254): len = 82401.1, overlap = 53
PHY-3002 : Step(255): len = 82296.7, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004796s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (325.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.382222s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (102.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.327257s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (109.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18096e-06
PHY-3002 : Step(256): len = 88330.6, overlap = 45.75
PHY-3002 : Step(257): len = 86700.3, overlap = 48.25
PHY-3002 : Step(258): len = 84825.7, overlap = 47.5
PHY-3002 : Step(259): len = 82830.4, overlap = 49
PHY-3002 : Step(260): len = 80734, overlap = 61.75
PHY-3002 : Step(261): len = 79037.8, overlap = 76
PHY-3002 : Step(262): len = 77350.2, overlap = 86.75
PHY-3002 : Step(263): len = 75715.7, overlap = 91.25
PHY-3002 : Step(264): len = 74319.9, overlap = 95.25
PHY-3002 : Step(265): len = 73527.7, overlap = 99.25
PHY-3002 : Step(266): len = 73377.5, overlap = 99
PHY-3002 : Step(267): len = 73392.9, overlap = 94.75
PHY-3002 : Step(268): len = 73651.9, overlap = 94.75
PHY-3002 : Step(269): len = 74611.6, overlap = 90.25
PHY-3002 : Step(270): len = 75276, overlap = 88.5
PHY-3002 : Step(271): len = 76546.9, overlap = 82
PHY-3002 : Step(272): len = 77918.2, overlap = 71.75
PHY-3002 : Step(273): len = 77311.9, overlap = 71.5
PHY-3002 : Step(274): len = 77287.9, overlap = 71.25
PHY-3002 : Step(275): len = 76622, overlap = 73.25
PHY-3002 : Step(276): len = 75994.9, overlap = 68.75
PHY-3002 : Step(277): len = 75381.3, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63619e-05
PHY-3002 : Step(278): len = 75682.4, overlap = 70.25
PHY-3002 : Step(279): len = 76768.2, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88132e-05
PHY-3002 : Step(280): len = 77249.1, overlap = 65.5
PHY-3002 : Step(281): len = 84268.3, overlap = 46.75
PHY-3002 : Step(282): len = 84205.4, overlap = 47.5
PHY-3002 : Step(283): len = 83985.9, overlap = 49
PHY-3002 : Step(284): len = 84223.9, overlap = 50
PHY-3002 : Step(285): len = 85032.4, overlap = 48.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.76264e-05
PHY-3002 : Step(286): len = 85675.1, overlap = 47.75
PHY-3002 : Step(287): len = 88581, overlap = 43
PHY-3002 : Step(288): len = 88882.3, overlap = 42.25
PHY-3002 : Step(289): len = 89343.9, overlap = 39.75
PHY-3002 : Step(290): len = 90143, overlap = 38.5
PHY-3002 : Step(291): len = 90915.2, overlap = 39.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000115253
PHY-3002 : Step(292): len = 91908.3, overlap = 38
PHY-3002 : Step(293): len = 94068.9, overlap = 30.5
PHY-3002 : Step(294): len = 93939.5, overlap = 29
PHY-3002 : Step(295): len = 94154, overlap = 27.75
PHY-3002 : Step(296): len = 94077.5, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000223608
PHY-3002 : Step(297): len = 96360.6, overlap = 25.25
PHY-3002 : Step(298): len = 98325.1, overlap = 22.75
PHY-3002 : Step(299): len = 98190.8, overlap = 23.5
PHY-3002 : Step(300): len = 98584.3, overlap = 20.75
PHY-3002 : Step(301): len = 99292.1, overlap = 22.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.513116s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (91.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431658s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (79.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.99747e-05
PHY-3002 : Step(302): len = 100440, overlap = 96
PHY-3002 : Step(303): len = 99603.6, overlap = 86
PHY-3002 : Step(304): len = 97994.1, overlap = 82.75
PHY-3002 : Step(305): len = 96022.1, overlap = 80.5
PHY-3002 : Step(306): len = 94039.3, overlap = 78.75
PHY-3002 : Step(307): len = 92399.9, overlap = 77.25
PHY-3002 : Step(308): len = 90656.9, overlap = 78.5
PHY-3002 : Step(309): len = 89253.5, overlap = 83
PHY-3002 : Step(310): len = 88160.8, overlap = 84
PHY-3002 : Step(311): len = 87236.3, overlap = 84
PHY-3002 : Step(312): len = 86147, overlap = 83.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159949
PHY-3002 : Step(313): len = 88777.4, overlap = 77.75
PHY-3002 : Step(314): len = 90975.1, overlap = 74
PHY-3002 : Step(315): len = 91135.6, overlap = 71.25
PHY-3002 : Step(316): len = 91710.1, overlap = 69
PHY-3002 : Step(317): len = 92125, overlap = 69.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000319899
PHY-3002 : Step(318): len = 94697.3, overlap = 63.75
PHY-3002 : Step(319): len = 96023.5, overlap = 62.5
PHY-3002 : Step(320): len = 97187.7, overlap = 58.5
PHY-3002 : Step(321): len = 97749.2, overlap = 56.5
PHY-3002 : Step(322): len = 97975.6, overlap = 58
PHY-3002 : Step(323): len = 98199.9, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.470222s wall, 0.265202s user + 0.218401s system = 0.483603s CPU (102.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 53%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.393401s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (83.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.346315s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194243
PHY-3002 : Step(324): len = 99432.8, overlap = 27.25
PHY-3002 : Step(325): len = 98797.8, overlap = 34.5
PHY-3002 : Step(326): len = 97579.7, overlap = 42
PHY-3002 : Step(327): len = 96877.3, overlap = 51.75
PHY-3002 : Step(328): len = 96845.4, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388485
PHY-3002 : Step(329): len = 98977.4, overlap = 46.75
PHY-3002 : Step(330): len = 99375.8, overlap = 44.5
PHY-3002 : Step(331): len = 100049, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000776971
PHY-3002 : Step(332): len = 101856, overlap = 39.75
PHY-3002 : Step(333): len = 102570, overlap = 37.5
PHY-3002 : Step(334): len = 103998, overlap = 34.5
PHY-3002 : Step(335): len = 104276, overlap = 34.75
PHY-3002 : Step(336): len = 104524, overlap = 33
PHY-3002 : Step(337): len = 104762, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022344s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.8%)

PHY-3001 : Legalized: Len = 106147, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 12.
PHY-3001 : Final: Len = 106449, Over = 0
RUN-1003 : finish command "place" in  16.976508s wall, 14.742095s user + 1.528810s system = 16.270904s CPU (95.8%)

RUN-1004 : used memory is 378 MB, reserved memory is 357 MB, peak memory is 478 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1100 to 773
PHY-1001 : Pin misalignment score is improved from 773 to 771
PHY-1001 : Pin misalignment score is improved from 771 to 770
PHY-1001 : Pin misalignment score is improved from 770 to 770
PHY-1001 : Pin local connectivity score is improved from 270 to 1
PHY-1001 : Pin misalignment score is improved from 933 to 895
PHY-1001 : Pin misalignment score is improved from 895 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 891
PHY-1001 : Pin local connectivity score is improved from 153 to 1
PHY-1001 : End pin swap;  1.118879s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (94.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 133272, over cnt = 468(5%), over = 794, worst = 10
PHY-1002 : len = 134512, over cnt = 285(3%), over = 431, worst = 8
PHY-1002 : len = 136016, over cnt = 254(3%), over = 333, worst = 6
PHY-1002 : len = 141104, over cnt = 68(0%), over = 84, worst = 4
PHY-1002 : len = 143120, over cnt = 36(0%), over = 46, worst = 4
PHY-1002 : len = 142984, over cnt = 36(0%), over = 44, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.946096s wall, 1.887612s user + 0.000000s system = 1.887612s CPU (97.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220796s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (84.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001681s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 322760, over cnt = 158(0%), over = 161, worst = 2
PHY-1001 : End Routed; 13.315236s wall, 13.743688s user + 0.109201s system = 13.852889s CPU (104.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 316680, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 1; 3.214759s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (98.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 314792, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 1.817724s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (97.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 314456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 314456
PHY-1001 : End DR Iter 3; 0.102469s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  22.499026s wall, 22.557745s user + 0.187201s system = 22.744946s CPU (101.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  25.715550s wall, 25.662164s user + 0.187201s system = 25.849366s CPU (100.5%)

RUN-1004 : used memory is 409 MB, reserved memory is 383 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1814   out of   4480   40.49%
#reg                 1700   out of   4480   37.95%
#le                  2075
  #lut only           375   out of   2075   18.07%
  #reg only           261   out of   2075   12.58%
  #lut&reg           1439   out of   2075   69.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.081911s wall, 1.825212s user + 0.062400s system = 1.887612s CPU (90.7%)

RUN-1004 : used memory is 409 MB, reserved memory is 384 MB, peak memory is 478 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.072717s wall, 1.918812s user + 0.015600s system = 1.934412s CPU (93.3%)

RUN-1004 : used memory is 455 MB, reserved memory is 429 MB, peak memory is 478 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1183
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3000, pip num: 25595
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 73547 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  13.065591s wall, 17.253711s user + 0.015600s system = 17.269311s CPU (132.2%)

RUN-1004 : used memory is 466 MB, reserved memory is 440 MB, peak memory is 478 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(306)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM2" in CPLD_SOC_AHB_TOP.v(311) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM3" in CPLD_SOC_AHB_TOP.v(312) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM4" in CPLD_SOC_AHB_TOP.v(313) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM5" in CPLD_SOC_AHB_TOP.v(314) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM6" in CPLD_SOC_AHB_TOP.v(315) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM7" in CPLD_SOC_AHB_TOP.v(316) / pin "switch"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 110 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 32 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6631/8582 useful/useless nets, 6087/8488 useful/useless insts
SYN-1019 : Optimized 37 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 476 distributor mux.
SYN-1016 : Merged 890 instances.
SYN-1015 : Optimize round 1, 19691 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5473/1832 useful/useless nets, 4929/586 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     PWM2/pwm_reg
SYN-1002 :     PWM3/State_reg
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     reg36_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 26 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 765 better
SYN-1014 : Optimize round 3
SYN-1032 : 5294/85 useful/useless nets, 4773/75 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     PWM3/pwm_reg
SYN-1002 :     PWM4/pwm_reg
SYN-1002 :     PWM5/pwm_reg
SYN-1002 :     PWM6/pwm_reg
SYN-1002 :     PWM7/pwm_reg
SYN-1019 : Optimized 120 mux instances.
SYN-1015 : Optimize round 3, 302 better
SYN-1014 : Optimize round 4
SYN-1032 : 4779/385 useful/useless nets, 4373/275 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 540 better
SYN-1014 : Optimize round 5
SYN-1032 : 4779/0 useful/useless nets, 4373/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.814959s wall, 3.790824s user + 0.046800s system = 3.837625s CPU (100.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 349 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         2500
  #and                491
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21                35
  #FADD                 0
  #DFF               1556
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              43
#MACRO_MUX           1293

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |943    |1556   |62     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.103832s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (91.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 350 MB, peak memory is 478 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4893/16 useful/useless nets, 4488/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5562/0 useful/useless nets, 5158/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 509 better
SYN-2501 : Optimize round 2
SYN-1032 : 5528/0 useful/useless nets, 5124/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 6515/0 useful/useless nets, 6111/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 24246, tnet num: 6520, tinst num: 6099, tnode num: 45957, tedge num: 46310.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1291 (3.75), #lev = 7 (2.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1288 (3.74), #lev = 7 (2.82)
SYN-2581 : Mapping with K=5, #lut = 1288 (3.73), #lev = 7 (2.82)
SYN-3001 : Logic optimization runtime opt =   0.18 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3545 instances into 1289 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4246/0 useful/useless nets, 3842/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1554 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 171 adder to BLE ...
SYN-4008 : Packed 171 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1289 LUT to BLE ...
SYN-4008 : Packed 1289 LUT and 866 SEQ to BLE.
SYN-4003 : Packing 688 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (688 nodes)...
SYN-4004 : #1: Packed 136 SEQ (28416 nodes)...
SYN-4004 : #2: Packed 310 SEQ (303936 nodes)...
SYN-4004 : #3: Packed 374 SEQ (241964 nodes)...
SYN-4004 : #4: Packed 408 SEQ (238254 nodes)...
SYN-4004 : #5: Packed 409 SEQ (84409 nodes)...
SYN-4004 : #6: Packed 420 SEQ (38428 nodes)...
SYN-4004 : #7: Packed 459 SEQ (21464 nodes)...
SYN-4004 : #8: Packed 459 SEQ (9694 nodes)...
SYN-4004 : #9: Packed 459 SEQ (150 nodes)...
SYN-4004 : #10: Packed 459 SEQ (0 nodes)...
SYN-4005 : Packed 459 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 688 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1518/2286 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1607   out of   4480   35.87%
#reg                 1554   out of   4480   34.69%
#le                  1836
  #lut only           282   out of   1836   15.36%
  #reg only           229   out of   1836   12.47%
  #lut&reg           1325   out of   1836   72.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1836  |1607  |1554  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.701050s wall, 13.306885s user + 0.249602s system = 13.556487s CPU (92.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 423 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.667510s wall, 1.450809s user + 0.093601s system = 1.544410s CPU (92.6%)

RUN-1004 : used memory is 430 MB, reserved memory is 423 MB, peak memory is 478 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[4] will be renamed with PWM4/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[4] will be renamed with PWM4/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[5] will be renamed with PWM5/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[5] will be renamed with PWM5/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[6] will be renamed with PWM6/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[6] will be renamed with PWM6/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[7] will be renamed with PWM7/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[7] will be renamed with PWM7/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM2/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM3/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM4/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM5/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM6/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM7/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3609/24 useful/useless nets, 1931/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 3500/109 useful/useless nets, 1822/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 3500/0 useful/useless nets, 1822/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.072642s wall, 2.730018s user + 0.015600s system = 2.745618s CPU (89.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 424 MB, peak memory is 478 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3537/0 useful/useless nets, 1863/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3528/0 useful/useless nets, 1854/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3726/6 useful/useless nets, 2052/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13555, tnet num: 3727, tinst num: 2047, tnode num: 19425, tedge num: 23460.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3626/0 useful/useless nets, 1952/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2331 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3760 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3751 nodes)...
SYN-4004 : #6: Packed 57 SEQ (10459 nodes)...
SYN-4004 : #7: Packed 57 SEQ (20143 nodes)...
SYN-4004 : #8: Packed 58 SEQ (15480 nodes)...
SYN-4004 : #9: Packed 59 SEQ (3212 nodes)...
SYN-4004 : #10: Packed 59 SEQ (0 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/1756 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.407437s wall, 2.152814s user + 0.046800s system = 2.199614s CPU (91.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 424 MB, peak memory is 478 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.859934s wall, 5.148033s user + 0.140401s system = 5.288434s CPU (90.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 424 MB, peak memory is 478 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n788' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n789' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n799' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n800' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n801' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n802' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n803' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n804' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n805' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n806' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n807' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n798' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n808' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n809' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n810' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n811' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n797' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n796' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n795' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n794' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n793' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n792' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n791' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n790' to 'PWM1/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n812' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n813' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n823' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n824' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n825' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n826' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n827' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n828' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n829' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n830' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n831' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n822' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n832' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n833' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n834' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n835' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n821' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n820' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n819' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n818' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n817' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n816' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n815' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n814' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n836' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n837' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n847' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n848' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n849' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n850' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n851' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n852' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n853' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n854' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n855' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n846' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n856' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n857' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n858' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n859' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n845' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n844' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n843' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n842' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n841' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n840' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n839' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n838' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[0]_al_n860' to 'PWM4/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[10]_al_n861' to 'PWM4/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[11]_al_n871' to 'PWM4/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[12]_al_n872' to 'PWM4/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[13]_al_n873' to 'PWM4/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[14]_al_n874' to 'PWM4/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[15]_al_n875' to 'PWM4/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[16]_al_n876' to 'PWM4/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[17]_al_n877' to 'PWM4/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[18]_al_n878' to 'PWM4/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[19]_al_n879' to 'PWM4/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[1]_al_n870' to 'PWM4/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[20]_al_n880' to 'PWM4/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[21]_al_n881' to 'PWM4/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[22]_al_n882' to 'PWM4/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[23]_al_n883' to 'PWM4/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[2]_al_n869' to 'PWM4/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[3]_al_n868' to 'PWM4/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[4]_al_n867' to 'PWM4/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[5]_al_n866' to 'PWM4/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[6]_al_n865' to 'PWM4/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[7]_al_n864' to 'PWM4/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[8]_al_n863' to 'PWM4/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[9]_al_n862' to 'PWM4/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[0]_al_n884' to 'PWM5/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[10]_al_n885' to 'PWM5/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[11]_al_n895' to 'PWM5/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[12]_al_n896' to 'PWM5/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[13]_al_n897' to 'PWM5/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[14]_al_n898' to 'PWM5/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[15]_al_n899' to 'PWM5/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[16]_al_n900' to 'PWM5/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[17]_al_n901' to 'PWM5/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[18]_al_n902' to 'PWM5/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[19]_al_n903' to 'PWM5/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[1]_al_n894' to 'PWM5/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[20]_al_n904' to 'PWM5/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[21]_al_n905' to 'PWM5/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[22]_al_n906' to 'PWM5/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[23]_al_n907' to 'PWM5/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[2]_al_n893' to 'PWM5/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[3]_al_n892' to 'PWM5/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[4]_al_n891' to 'PWM5/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[5]_al_n890' to 'PWM5/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[6]_al_n889' to 'PWM5/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[7]_al_n888' to 'PWM5/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[8]_al_n887' to 'PWM5/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[9]_al_n886' to 'PWM5/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[0]_al_n908' to 'PWM6/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[10]_al_n909' to 'PWM6/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[11]_al_n919' to 'PWM6/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[12]_al_n920' to 'PWM6/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[13]_al_n921' to 'PWM6/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[14]_al_n922' to 'PWM6/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[15]_al_n923' to 'PWM6/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[16]_al_n924' to 'PWM6/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[17]_al_n925' to 'PWM6/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[18]_al_n926' to 'PWM6/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[19]_al_n927' to 'PWM6/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[1]_al_n918' to 'PWM6/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[20]_al_n928' to 'PWM6/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[21]_al_n929' to 'PWM6/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[22]_al_n930' to 'PWM6/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[23]_al_n931' to 'PWM6/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[2]_al_n917' to 'PWM6/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[3]_al_n916' to 'PWM6/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[4]_al_n915' to 'PWM6/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[5]_al_n914' to 'PWM6/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[6]_al_n913' to 'PWM6/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[7]_al_n912' to 'PWM6/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[8]_al_n911' to 'PWM6/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[9]_al_n910' to 'PWM6/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[0]_al_n932' to 'PWM7/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[10]_al_n933' to 'PWM7/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[11]_al_n943' to 'PWM7/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[12]_al_n944' to 'PWM7/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[13]_al_n945' to 'PWM7/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[14]_al_n946' to 'PWM7/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[15]_al_n947' to 'PWM7/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[16]_al_n948' to 'PWM7/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[17]_al_n949' to 'PWM7/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[18]_al_n950' to 'PWM7/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[19]_al_n951' to 'PWM7/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[1]_al_n942' to 'PWM7/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[20]_al_n952' to 'PWM7/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[21]_al_n953' to 'PWM7/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[22]_al_n954' to 'PWM7/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[23]_al_n955' to 'PWM7/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[2]_al_n941' to 'PWM7/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[3]_al_n940' to 'PWM7/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[4]_al_n939' to 'PWM7/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[5]_al_n938' to 'PWM7/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[6]_al_n937' to 'PWM7/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[7]_al_n936' to 'PWM7/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[8]_al_n935' to 'PWM7/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[9]_al_n934' to 'PWM7/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1176 instances, 1063 slices, 27 macros(196 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.672523s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (92.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 400806
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 47%, beta_incr = 0.715268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(338): len = 271876, overlap = 29
PHY-3002 : Step(339): len = 216719, overlap = 44.5
PHY-3002 : Step(340): len = 191456, overlap = 56.5
PHY-3002 : Step(341): len = 155024, overlap = 79
PHY-3002 : Step(342): len = 130263, overlap = 85
PHY-3002 : Step(343): len = 122197, overlap = 89
PHY-3002 : Step(344): len = 112233, overlap = 90.5
PHY-3002 : Step(345): len = 104141, overlap = 95.75
PHY-3002 : Step(346): len = 98709.9, overlap = 99.25
PHY-3002 : Step(347): len = 92438.4, overlap = 102.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.63631e-06
PHY-3002 : Step(348): len = 91996, overlap = 100.75
PHY-3002 : Step(349): len = 91932.5, overlap = 87.5
PHY-3002 : Step(350): len = 90125.2, overlap = 90.75
PHY-3002 : Step(351): len = 88323.1, overlap = 92
PHY-3002 : Step(352): len = 86238.3, overlap = 82
PHY-3002 : Step(353): len = 84792.5, overlap = 79.25
PHY-3002 : Step(354): len = 84181.7, overlap = 80.25
PHY-3002 : Step(355): len = 84645.5, overlap = 75.5
PHY-3002 : Step(356): len = 83888.4, overlap = 71.75
PHY-3002 : Step(357): len = 82898.8, overlap = 77.5
PHY-3002 : Step(358): len = 81705.1, overlap = 73.5
PHY-3002 : Step(359): len = 80824.2, overlap = 74.25
PHY-3002 : Step(360): len = 80562.7, overlap = 71.75
PHY-3002 : Step(361): len = 79492.4, overlap = 73.75
PHY-3002 : Step(362): len = 79203.9, overlap = 67.5
PHY-3002 : Step(363): len = 78463.3, overlap = 70.25
PHY-3002 : Step(364): len = 77791.9, overlap = 76.5
PHY-3002 : Step(365): len = 74574.6, overlap = 66.25
PHY-3002 : Step(366): len = 73811.1, overlap = 66.75
PHY-3002 : Step(367): len = 73304.3, overlap = 66.5
PHY-3002 : Step(368): len = 73030.1, overlap = 67
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52726e-05
PHY-3002 : Step(369): len = 73405.8, overlap = 61.75
PHY-3002 : Step(370): len = 73519.6, overlap = 61.25
PHY-3002 : Step(371): len = 74597.1, overlap = 59.5
PHY-3002 : Step(372): len = 74368.9, overlap = 59.75
PHY-3002 : Step(373): len = 75380.5, overlap = 61.5
PHY-3002 : Step(374): len = 75945, overlap = 59.5
PHY-3002 : Step(375): len = 76263.7, overlap = 55.5
PHY-3002 : Step(376): len = 76295.2, overlap = 54.5
PHY-3002 : Step(377): len = 76095.6, overlap = 54.25
PHY-3002 : Step(378): len = 75979.7, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.8483e-05
PHY-3002 : Step(379): len = 76299.7, overlap = 59.5
PHY-3002 : Step(380): len = 76791.7, overlap = 54.25
PHY-3002 : Step(381): len = 77730.6, overlap = 54
PHY-3002 : Step(382): len = 78733.3, overlap = 50
PHY-3002 : Step(383): len = 79310.3, overlap = 48.75
PHY-3002 : Step(384): len = 79204, overlap = 48.75
PHY-3002 : Step(385): len = 79388.3, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.5699e-05
PHY-3002 : Step(386): len = 80155.1, overlap = 45.75
PHY-3002 : Step(387): len = 80676.2, overlap = 46
PHY-3002 : Step(388): len = 82086.8, overlap = 44
PHY-3002 : Step(389): len = 82130.7, overlap = 44.25
PHY-3002 : Step(390): len = 82079.6, overlap = 43.75
PHY-3002 : Step(391): len = 82401.1, overlap = 53
PHY-3002 : Step(392): len = 82296.7, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.447290s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.369378s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18096e-06
PHY-3002 : Step(393): len = 88330.6, overlap = 45.75
PHY-3002 : Step(394): len = 86700.3, overlap = 48.25
PHY-3002 : Step(395): len = 84825.7, overlap = 47.5
PHY-3002 : Step(396): len = 82830.4, overlap = 49
PHY-3002 : Step(397): len = 80734, overlap = 61.75
PHY-3002 : Step(398): len = 79037.8, overlap = 76
PHY-3002 : Step(399): len = 77350.2, overlap = 86.75
PHY-3002 : Step(400): len = 75715.7, overlap = 91.25
PHY-3002 : Step(401): len = 74319.9, overlap = 95.25
PHY-3002 : Step(402): len = 73527.7, overlap = 99.25
PHY-3002 : Step(403): len = 73377.5, overlap = 99
PHY-3002 : Step(404): len = 73392.9, overlap = 94.75
PHY-3002 : Step(405): len = 73651.9, overlap = 94.75
PHY-3002 : Step(406): len = 74611.6, overlap = 90.25
PHY-3002 : Step(407): len = 75276, overlap = 88.5
PHY-3002 : Step(408): len = 76546.9, overlap = 82
PHY-3002 : Step(409): len = 77918.2, overlap = 71.75
PHY-3002 : Step(410): len = 77311.9, overlap = 71.5
PHY-3002 : Step(411): len = 77287.9, overlap = 71.25
PHY-3002 : Step(412): len = 76622, overlap = 73.25
PHY-3002 : Step(413): len = 75994.9, overlap = 68.75
PHY-3002 : Step(414): len = 75381.3, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63619e-05
PHY-3002 : Step(415): len = 75682.4, overlap = 70.25
PHY-3002 : Step(416): len = 76768.2, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88132e-05
PHY-3002 : Step(417): len = 77249.1, overlap = 65.5
PHY-3002 : Step(418): len = 84268.3, overlap = 46.75
PHY-3002 : Step(419): len = 84205.4, overlap = 47.5
PHY-3002 : Step(420): len = 83985.9, overlap = 49
PHY-3002 : Step(421): len = 84223.9, overlap = 50
PHY-3002 : Step(422): len = 85032.4, overlap = 48.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.76264e-05
PHY-3002 : Step(423): len = 85675.1, overlap = 47.75
PHY-3002 : Step(424): len = 88581, overlap = 43
PHY-3002 : Step(425): len = 88882.3, overlap = 42.25
PHY-3002 : Step(426): len = 89343.9, overlap = 39.75
PHY-3002 : Step(427): len = 90143, overlap = 38.5
PHY-3002 : Step(428): len = 90915.2, overlap = 39.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000115253
PHY-3002 : Step(429): len = 91908.3, overlap = 38
PHY-3002 : Step(430): len = 94068.9, overlap = 30.5
PHY-3002 : Step(431): len = 93939.5, overlap = 29
PHY-3002 : Step(432): len = 94154, overlap = 27.75
PHY-3002 : Step(433): len = 94077.5, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000223608
PHY-3002 : Step(434): len = 96360.6, overlap = 25.25
PHY-3002 : Step(435): len = 98325.1, overlap = 22.75
PHY-3002 : Step(436): len = 98190.8, overlap = 23.5
PHY-3002 : Step(437): len = 98584.3, overlap = 20.75
PHY-3002 : Step(438): len = 99292.1, overlap = 22.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.461306s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397717s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.99747e-05
PHY-3002 : Step(439): len = 100440, overlap = 96
PHY-3002 : Step(440): len = 99603.6, overlap = 86
PHY-3002 : Step(441): len = 97994.1, overlap = 82.75
PHY-3002 : Step(442): len = 96022.1, overlap = 80.5
PHY-3002 : Step(443): len = 94039.3, overlap = 78.75
PHY-3002 : Step(444): len = 92399.9, overlap = 77.25
PHY-3002 : Step(445): len = 90656.9, overlap = 78.5
PHY-3002 : Step(446): len = 89253.5, overlap = 83
PHY-3002 : Step(447): len = 88160.8, overlap = 84
PHY-3002 : Step(448): len = 87236.3, overlap = 84
PHY-3002 : Step(449): len = 86147, overlap = 83.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159949
PHY-3002 : Step(450): len = 88777.4, overlap = 77.75
PHY-3002 : Step(451): len = 90975.1, overlap = 74
PHY-3002 : Step(452): len = 91135.6, overlap = 71.25
PHY-3002 : Step(453): len = 91710.1, overlap = 69
PHY-3002 : Step(454): len = 92125, overlap = 69.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000319899
PHY-3002 : Step(455): len = 94697.3, overlap = 63.75
PHY-3002 : Step(456): len = 96023.5, overlap = 62.5
PHY-3002 : Step(457): len = 97187.7, overlap = 58.5
PHY-3002 : Step(458): len = 97749.2, overlap = 56.5
PHY-3002 : Step(459): len = 97975.6, overlap = 58
PHY-3002 : Step(460): len = 98199.9, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.489022s wall, 0.280802s user + 0.249602s system = 0.530403s CPU (108.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 53%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.417723s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397174s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194243
PHY-3002 : Step(461): len = 99432.8, overlap = 27.25
PHY-3002 : Step(462): len = 98797.8, overlap = 34.5
PHY-3002 : Step(463): len = 97579.7, overlap = 42
PHY-3002 : Step(464): len = 96877.3, overlap = 51.75
PHY-3002 : Step(465): len = 96845.4, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388485
PHY-3002 : Step(466): len = 98977.4, overlap = 46.75
PHY-3002 : Step(467): len = 99375.8, overlap = 44.5
PHY-3002 : Step(468): len = 100049, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000776971
PHY-3002 : Step(469): len = 101856, overlap = 39.75
PHY-3002 : Step(470): len = 102570, overlap = 37.5
PHY-3002 : Step(471): len = 103998, overlap = 34.5
PHY-3002 : Step(472): len = 104276, overlap = 34.75
PHY-3002 : Step(473): len = 104524, overlap = 33
PHY-3002 : Step(474): len = 104762, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022106s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.6%)

PHY-3001 : Legalized: Len = 106147, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 12.
PHY-3001 : Final: Len = 106449, Over = 0
RUN-1003 : finish command "place" in  15.252568s wall, 15.615700s user + 1.497610s system = 17.113310s CPU (112.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 423 MB, peak memory is 478 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1100 to 773
PHY-1001 : Pin misalignment score is improved from 773 to 771
PHY-1001 : Pin misalignment score is improved from 771 to 770
PHY-1001 : Pin misalignment score is improved from 770 to 770
PHY-1001 : Pin local connectivity score is improved from 270 to 1
PHY-1001 : Pin misalignment score is improved from 933 to 895
PHY-1001 : Pin misalignment score is improved from 895 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 891
PHY-1001 : Pin local connectivity score is improved from 153 to 1
PHY-1001 : End pin swap;  1.136039s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (93.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 133272, over cnt = 468(5%), over = 794, worst = 10
PHY-1002 : len = 134512, over cnt = 285(3%), over = 431, worst = 8
PHY-1002 : len = 136016, over cnt = 254(3%), over = 333, worst = 6
PHY-1002 : len = 141104, over cnt = 68(0%), over = 84, worst = 4
PHY-1002 : len = 143120, over cnt = 36(0%), over = 46, worst = 4
PHY-1002 : len = 142984, over cnt = 36(0%), over = 44, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.979331s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (93.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.225955s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (75.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 322760, over cnt = 158(0%), over = 161, worst = 2
PHY-1001 : End Routed; 13.909255s wall, 14.944896s user + 0.046800s system = 14.991696s CPU (107.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 316680, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 1; 3.640677s wall, 3.338421s user + 0.015600s system = 3.354021s CPU (92.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 314792, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 1.941050s wall, 1.934412s user + 0.000000s system = 1.934412s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 314456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 314456
PHY-1001 : End DR Iter 3; 0.107503s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (87.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.667446s wall, 24.070954s user + 0.109201s system = 24.180155s CPU (102.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.934312s wall, 27.112974s user + 0.124801s system = 27.237775s CPU (101.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 435 MB, peak memory is 483 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1814   out of   4480   40.49%
#reg                 1700   out of   4480   37.95%
#le                  2075
  #lut only           375   out of   2075   18.07%
  #reg only           261   out of   2075   12.58%
  #lut&reg           1439   out of   2075   69.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.147702s wall, 1.934412s user + 0.046800s system = 1.981213s CPU (92.2%)

RUN-1004 : used memory is 444 MB, reserved memory is 435 MB, peak memory is 483 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.013754s wall, 1.918812s user + 0.031200s system = 1.950012s CPU (96.8%)

RUN-1004 : used memory is 493 MB, reserved memory is 485 MB, peak memory is 493 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1183
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3000, pip num: 25595
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 73547 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  11.870311s wall, 16.754507s user + 0.078001s system = 16.832508s CPU (141.8%)

RUN-1004 : used memory is 504 MB, reserved memory is 495 MB, peak memory is 512 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.965294s wall, 1.341609s user + 0.234002s system = 1.575610s CPU (80.2%)

RUN-1004 : used memory is 451 MB, reserved memory is 596 MB, peak memory is 512 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.689066s wall, 1.856412s user + 0.140401s system = 1.996813s CPU (7.2%)

RUN-1004 : used memory is 453 MB, reserved memory is 598 MB, peak memory is 512 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.906210s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (3.4%)

RUN-1004 : used memory is 401 MB, reserved memory is 545 MB, peak memory is 512 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.437805s wall, 3.946825s user + 0.405603s system = 4.352428s CPU (11.6%)

RUN-1004 : used memory is 391 MB, reserved memory is 537 MB, peak memory is 512 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(372)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(244)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(306)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(311)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(312)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(313)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(314)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(315)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(316)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.055576s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (88.7%)

RUN-1004 : used memory is 318 MB, reserved memory is 370 MB, peak memory is 512 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM2" in CPLD_SOC_AHB_TOP.v(311) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM3" in CPLD_SOC_AHB_TOP.v(312) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM4" in CPLD_SOC_AHB_TOP.v(313) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM5" in CPLD_SOC_AHB_TOP.v(314) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM6" in CPLD_SOC_AHB_TOP.v(315) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM7" in CPLD_SOC_AHB_TOP.v(316) / pin "switch"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(306)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(395)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 110 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 32 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6631/8582 useful/useless nets, 6087/8488 useful/useless insts
SYN-1019 : Optimized 37 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 476 distributor mux.
SYN-1016 : Merged 890 instances.
SYN-1015 : Optimize round 1, 19691 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5473/1832 useful/useless nets, 4929/586 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     PWM2/pwm_reg
SYN-1002 :     PWM3/State_reg
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     reg36_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 26 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 765 better
SYN-1014 : Optimize round 3
SYN-1032 : 5294/85 useful/useless nets, 4773/75 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     PWM3/pwm_reg
SYN-1002 :     PWM4/pwm_reg
SYN-1002 :     PWM5/pwm_reg
SYN-1002 :     PWM6/pwm_reg
SYN-1002 :     PWM7/pwm_reg
SYN-1019 : Optimized 120 mux instances.
SYN-1015 : Optimize round 3, 302 better
SYN-1014 : Optimize round 4
SYN-1032 : 4779/385 useful/useless nets, 4373/275 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 540 better
SYN-1014 : Optimize round 5
SYN-1032 : 4779/0 useful/useless nets, 4373/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.056428s wall, 3.525623s user + 0.109201s system = 3.634823s CPU (89.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 372 MB, peak memory is 512 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         2500
  #and                491
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21                35
  #FADD                 0
  #DFF               1556
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              43
#MACRO_MUX           1293

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |943    |1556   |62     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.287227s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (83.6%)

RUN-1004 : used memory is 330 MB, reserved memory is 373 MB, peak memory is 512 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4893/16 useful/useless nets, 4488/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5562/0 useful/useless nets, 5158/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 509 better
SYN-2501 : Optimize round 2
SYN-1032 : 5528/0 useful/useless nets, 5124/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 6515/0 useful/useless nets, 6111/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 24246, tnet num: 6520, tinst num: 6099, tnode num: 45957, tedge num: 46310.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1291 (3.75), #lev = 7 (2.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1288 (3.74), #lev = 7 (2.82)
SYN-2581 : Mapping with K=5, #lut = 1288 (3.73), #lev = 7 (2.82)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3545 instances into 1289 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4246/0 useful/useless nets, 3842/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1554 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 171 adder to BLE ...
SYN-4008 : Packed 171 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1289 LUT to BLE ...
SYN-4008 : Packed 1289 LUT and 866 SEQ to BLE.
SYN-4003 : Packing 688 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (688 nodes)...
SYN-4004 : #1: Packed 136 SEQ (28416 nodes)...
SYN-4004 : #2: Packed 310 SEQ (303936 nodes)...
SYN-4004 : #3: Packed 374 SEQ (241964 nodes)...
SYN-4004 : #4: Packed 408 SEQ (238254 nodes)...
SYN-4004 : #5: Packed 409 SEQ (84409 nodes)...
SYN-4004 : #6: Packed 420 SEQ (38428 nodes)...
SYN-4004 : #7: Packed 459 SEQ (21464 nodes)...
SYN-4004 : #8: Packed 459 SEQ (9694 nodes)...
SYN-4004 : #9: Packed 459 SEQ (150 nodes)...
SYN-4004 : #10: Packed 459 SEQ (0 nodes)...
SYN-4005 : Packed 459 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 688 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1518/2286 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1607   out of   4480   35.87%
#reg                 1554   out of   4480   34.69%
#le                  1836
  #lut only           282   out of   1836   15.36%
  #reg only           229   out of   1836   12.47%
  #lut&reg           1325   out of   1836   72.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1836  |1607  |1554  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.260730s wall, 13.759288s user + 0.140401s system = 13.899689s CPU (91.1%)

RUN-1004 : used memory is 431 MB, reserved memory is 472 MB, peak memory is 512 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.920389s wall, 1.606810s user + 0.078001s system = 1.684811s CPU (87.7%)

RUN-1004 : used memory is 431 MB, reserved memory is 472 MB, peak memory is 512 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[4] will be renamed with PWM4/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[4] will be renamed with PWM4/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[5] will be renamed with PWM5/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[5] will be renamed with PWM5/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[6] will be renamed with PWM6/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[6] will be renamed with PWM6/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[7] will be renamed with PWM7/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[7] will be renamed with PWM7/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM2/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM3/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM4/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM5/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM6/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM7/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3609/24 useful/useless nets, 1931/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 3500/109 useful/useless nets, 1822/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 3500/0 useful/useless nets, 1822/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.268697s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (94.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 472 MB, peak memory is 512 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3537/0 useful/useless nets, 1863/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3528/0 useful/useless nets, 1854/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 3585/0 useful/useless nets, 1911/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3726/6 useful/useless nets, 2052/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13555, tnet num: 3727, tinst num: 2047, tnode num: 19425, tedge num: 23460.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3727 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3626/0 useful/useless nets, 1952/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2331 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3760 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3751 nodes)...
SYN-4004 : #6: Packed 57 SEQ (10459 nodes)...
SYN-4004 : #7: Packed 57 SEQ (20143 nodes)...
SYN-4004 : #8: Packed 58 SEQ (15480 nodes)...
SYN-4004 : #9: Packed 59 SEQ (3212 nodes)...
SYN-4004 : #10: Packed 59 SEQ (0 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/1756 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.606907s wall, 2.277615s user + 0.031200s system = 2.308815s CPU (88.6%)

RUN-1004 : used memory is 431 MB, reserved memory is 472 MB, peak memory is 512 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.244205s wall, 5.647236s user + 0.093601s system = 5.740837s CPU (91.9%)

RUN-1004 : used memory is 431 MB, reserved memory is 472 MB, peak memory is 512 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n788' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n789' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n799' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n800' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n801' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n802' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n803' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n804' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n805' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n806' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n807' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n798' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n808' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n809' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n810' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n811' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n797' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n796' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n795' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n794' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n793' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n792' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n791' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n790' to 'PWM1/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n812' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n813' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n823' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n824' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n825' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n826' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n827' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n828' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n829' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n830' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n831' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n822' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n832' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n833' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n834' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n835' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n821' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n820' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n819' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n818' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n817' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n816' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n815' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n814' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n836' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n837' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n847' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n848' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n849' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n850' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n851' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n852' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n853' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n854' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n855' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n846' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n856' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n857' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n858' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n859' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n845' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n844' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n843' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n842' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n841' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n840' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n839' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n838' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[0]_al_n860' to 'PWM4/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[10]_al_n861' to 'PWM4/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[11]_al_n871' to 'PWM4/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[12]_al_n872' to 'PWM4/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[13]_al_n873' to 'PWM4/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[14]_al_n874' to 'PWM4/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[15]_al_n875' to 'PWM4/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[16]_al_n876' to 'PWM4/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[17]_al_n877' to 'PWM4/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[18]_al_n878' to 'PWM4/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[19]_al_n879' to 'PWM4/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[1]_al_n870' to 'PWM4/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[20]_al_n880' to 'PWM4/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[21]_al_n881' to 'PWM4/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[22]_al_n882' to 'PWM4/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[23]_al_n883' to 'PWM4/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[2]_al_n869' to 'PWM4/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[3]_al_n868' to 'PWM4/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[4]_al_n867' to 'PWM4/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[5]_al_n866' to 'PWM4/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[6]_al_n865' to 'PWM4/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[7]_al_n864' to 'PWM4/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[8]_al_n863' to 'PWM4/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[9]_al_n862' to 'PWM4/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[0]_al_n884' to 'PWM5/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[10]_al_n885' to 'PWM5/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[11]_al_n895' to 'PWM5/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[12]_al_n896' to 'PWM5/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[13]_al_n897' to 'PWM5/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[14]_al_n898' to 'PWM5/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[15]_al_n899' to 'PWM5/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[16]_al_n900' to 'PWM5/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[17]_al_n901' to 'PWM5/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[18]_al_n902' to 'PWM5/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[19]_al_n903' to 'PWM5/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[1]_al_n894' to 'PWM5/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[20]_al_n904' to 'PWM5/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[21]_al_n905' to 'PWM5/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[22]_al_n906' to 'PWM5/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[23]_al_n907' to 'PWM5/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[2]_al_n893' to 'PWM5/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[3]_al_n892' to 'PWM5/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[4]_al_n891' to 'PWM5/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[5]_al_n890' to 'PWM5/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[6]_al_n889' to 'PWM5/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[7]_al_n888' to 'PWM5/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[8]_al_n887' to 'PWM5/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[9]_al_n886' to 'PWM5/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[0]_al_n908' to 'PWM6/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[10]_al_n909' to 'PWM6/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[11]_al_n919' to 'PWM6/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[12]_al_n920' to 'PWM6/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[13]_al_n921' to 'PWM6/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[14]_al_n922' to 'PWM6/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[15]_al_n923' to 'PWM6/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[16]_al_n924' to 'PWM6/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[17]_al_n925' to 'PWM6/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[18]_al_n926' to 'PWM6/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[19]_al_n927' to 'PWM6/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[1]_al_n918' to 'PWM6/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[20]_al_n928' to 'PWM6/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[21]_al_n929' to 'PWM6/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[22]_al_n930' to 'PWM6/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[23]_al_n931' to 'PWM6/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[2]_al_n917' to 'PWM6/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[3]_al_n916' to 'PWM6/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[4]_al_n915' to 'PWM6/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[5]_al_n914' to 'PWM6/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[6]_al_n913' to 'PWM6/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[7]_al_n912' to 'PWM6/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[8]_al_n911' to 'PWM6/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[9]_al_n910' to 'PWM6/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[0]_al_n932' to 'PWM7/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[10]_al_n933' to 'PWM7/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[11]_al_n943' to 'PWM7/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[12]_al_n944' to 'PWM7/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[13]_al_n945' to 'PWM7/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[14]_al_n946' to 'PWM7/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[15]_al_n947' to 'PWM7/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[16]_al_n948' to 'PWM7/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[17]_al_n949' to 'PWM7/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[18]_al_n950' to 'PWM7/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[19]_al_n951' to 'PWM7/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[1]_al_n942' to 'PWM7/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[20]_al_n952' to 'PWM7/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[21]_al_n953' to 'PWM7/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[22]_al_n954' to 'PWM7/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[23]_al_n955' to 'PWM7/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[2]_al_n941' to 'PWM7/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[3]_al_n940' to 'PWM7/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[4]_al_n939' to 'PWM7/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[5]_al_n938' to 'PWM7/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[6]_al_n937' to 'PWM7/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[7]_al_n936' to 'PWM7/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[8]_al_n935' to 'PWM7/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[9]_al_n934' to 'PWM7/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1176 instances, 1063 slices, 27 macros(196 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.708697s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (88.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 400806
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 47%, beta_incr = 0.715268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(475): len = 271876, overlap = 29
PHY-3002 : Step(476): len = 216719, overlap = 44.5
PHY-3002 : Step(477): len = 191456, overlap = 56.5
PHY-3002 : Step(478): len = 155024, overlap = 79
PHY-3002 : Step(479): len = 130263, overlap = 85
PHY-3002 : Step(480): len = 122197, overlap = 89
PHY-3002 : Step(481): len = 112233, overlap = 90.5
PHY-3002 : Step(482): len = 104141, overlap = 95.75
PHY-3002 : Step(483): len = 98709.9, overlap = 99.25
PHY-3002 : Step(484): len = 92438.4, overlap = 102.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.63631e-06
PHY-3002 : Step(485): len = 91996, overlap = 100.75
PHY-3002 : Step(486): len = 91932.5, overlap = 87.5
PHY-3002 : Step(487): len = 90125.2, overlap = 90.75
PHY-3002 : Step(488): len = 88323.1, overlap = 92
PHY-3002 : Step(489): len = 86238.3, overlap = 82
PHY-3002 : Step(490): len = 84792.5, overlap = 79.25
PHY-3002 : Step(491): len = 84181.7, overlap = 80.25
PHY-3002 : Step(492): len = 84645.5, overlap = 75.5
PHY-3002 : Step(493): len = 83888.4, overlap = 71.75
PHY-3002 : Step(494): len = 82898.8, overlap = 77.5
PHY-3002 : Step(495): len = 81705.1, overlap = 73.5
PHY-3002 : Step(496): len = 80824.2, overlap = 74.25
PHY-3002 : Step(497): len = 80562.7, overlap = 71.75
PHY-3002 : Step(498): len = 79492.4, overlap = 73.75
PHY-3002 : Step(499): len = 79203.9, overlap = 67.5
PHY-3002 : Step(500): len = 78463.3, overlap = 70.25
PHY-3002 : Step(501): len = 77791.9, overlap = 76.5
PHY-3002 : Step(502): len = 74574.6, overlap = 66.25
PHY-3002 : Step(503): len = 73811.1, overlap = 66.75
PHY-3002 : Step(504): len = 73304.3, overlap = 66.5
PHY-3002 : Step(505): len = 73030.1, overlap = 67
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52726e-05
PHY-3002 : Step(506): len = 73405.8, overlap = 61.75
PHY-3002 : Step(507): len = 73519.6, overlap = 61.25
PHY-3002 : Step(508): len = 74597.1, overlap = 59.5
PHY-3002 : Step(509): len = 74368.9, overlap = 59.75
PHY-3002 : Step(510): len = 75380.5, overlap = 61.5
PHY-3002 : Step(511): len = 75945, overlap = 59.5
PHY-3002 : Step(512): len = 76263.7, overlap = 55.5
PHY-3002 : Step(513): len = 76295.2, overlap = 54.5
PHY-3002 : Step(514): len = 76095.6, overlap = 54.25
PHY-3002 : Step(515): len = 75979.7, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.8483e-05
PHY-3002 : Step(516): len = 76299.7, overlap = 59.5
PHY-3002 : Step(517): len = 76791.7, overlap = 54.25
PHY-3002 : Step(518): len = 77730.6, overlap = 54
PHY-3002 : Step(519): len = 78733.3, overlap = 50
PHY-3002 : Step(520): len = 79310.3, overlap = 48.75
PHY-3002 : Step(521): len = 79204, overlap = 48.75
PHY-3002 : Step(522): len = 79388.3, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.5699e-05
PHY-3002 : Step(523): len = 80155.1, overlap = 45.75
PHY-3002 : Step(524): len = 80676.2, overlap = 46
PHY-3002 : Step(525): len = 82086.8, overlap = 44
PHY-3002 : Step(526): len = 82130.7, overlap = 44.25
PHY-3002 : Step(527): len = 82079.6, overlap = 43.75
PHY-3002 : Step(528): len = 82401.1, overlap = 53
PHY-3002 : Step(529): len = 82296.7, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010496s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (297.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.374582s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (104.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385882s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.18096e-06
PHY-3002 : Step(530): len = 88330.6, overlap = 45.75
PHY-3002 : Step(531): len = 86700.3, overlap = 48.25
PHY-3002 : Step(532): len = 84825.7, overlap = 47.5
PHY-3002 : Step(533): len = 82830.4, overlap = 49
PHY-3002 : Step(534): len = 80734, overlap = 61.75
PHY-3002 : Step(535): len = 79037.8, overlap = 76
PHY-3002 : Step(536): len = 77350.2, overlap = 86.75
PHY-3002 : Step(537): len = 75715.7, overlap = 91.25
PHY-3002 : Step(538): len = 74319.9, overlap = 95.25
PHY-3002 : Step(539): len = 73527.7, overlap = 99.25
PHY-3002 : Step(540): len = 73377.5, overlap = 99
PHY-3002 : Step(541): len = 73392.9, overlap = 94.75
PHY-3002 : Step(542): len = 73651.9, overlap = 94.75
PHY-3002 : Step(543): len = 74611.6, overlap = 90.25
PHY-3002 : Step(544): len = 75276, overlap = 88.5
PHY-3002 : Step(545): len = 76546.9, overlap = 82
PHY-3002 : Step(546): len = 77918.2, overlap = 71.75
PHY-3002 : Step(547): len = 77311.9, overlap = 71.5
PHY-3002 : Step(548): len = 77287.9, overlap = 71.25
PHY-3002 : Step(549): len = 76622, overlap = 73.25
PHY-3002 : Step(550): len = 75994.9, overlap = 68.75
PHY-3002 : Step(551): len = 75381.3, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63619e-05
PHY-3002 : Step(552): len = 75682.4, overlap = 70.25
PHY-3002 : Step(553): len = 76768.2, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88132e-05
PHY-3002 : Step(554): len = 77249.1, overlap = 65.5
PHY-3002 : Step(555): len = 84268.3, overlap = 46.75
PHY-3002 : Step(556): len = 84205.4, overlap = 47.5
PHY-3002 : Step(557): len = 83985.9, overlap = 49
PHY-3002 : Step(558): len = 84223.9, overlap = 50
PHY-3002 : Step(559): len = 85032.4, overlap = 48.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.76264e-05
PHY-3002 : Step(560): len = 85675.1, overlap = 47.75
PHY-3002 : Step(561): len = 88581, overlap = 43
PHY-3002 : Step(562): len = 88882.3, overlap = 42.25
PHY-3002 : Step(563): len = 89343.9, overlap = 39.75
PHY-3002 : Step(564): len = 90143, overlap = 38.5
PHY-3002 : Step(565): len = 90915.2, overlap = 39.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000115253
PHY-3002 : Step(566): len = 91908.3, overlap = 38
PHY-3002 : Step(567): len = 94068.9, overlap = 30.5
PHY-3002 : Step(568): len = 93939.5, overlap = 29
PHY-3002 : Step(569): len = 94154, overlap = 27.75
PHY-3002 : Step(570): len = 94077.5, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000223608
PHY-3002 : Step(571): len = 96360.6, overlap = 25.25
PHY-3002 : Step(572): len = 98325.1, overlap = 22.75
PHY-3002 : Step(573): len = 98190.8, overlap = 23.5
PHY-3002 : Step(574): len = 98584.3, overlap = 20.75
PHY-3002 : Step(575): len = 99292.1, overlap = 22.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.574462s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (78.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402243s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.99747e-05
PHY-3002 : Step(576): len = 100440, overlap = 96
PHY-3002 : Step(577): len = 99603.6, overlap = 86
PHY-3002 : Step(578): len = 97994.1, overlap = 82.75
PHY-3002 : Step(579): len = 96022.1, overlap = 80.5
PHY-3002 : Step(580): len = 94039.3, overlap = 78.75
PHY-3002 : Step(581): len = 92399.9, overlap = 77.25
PHY-3002 : Step(582): len = 90656.9, overlap = 78.5
PHY-3002 : Step(583): len = 89253.5, overlap = 83
PHY-3002 : Step(584): len = 88160.8, overlap = 84
PHY-3002 : Step(585): len = 87236.3, overlap = 84
PHY-3002 : Step(586): len = 86147, overlap = 83.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159949
PHY-3002 : Step(587): len = 88777.4, overlap = 77.75
PHY-3002 : Step(588): len = 90975.1, overlap = 74
PHY-3002 : Step(589): len = 91135.6, overlap = 71.25
PHY-3002 : Step(590): len = 91710.1, overlap = 69
PHY-3002 : Step(591): len = 92125, overlap = 69.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000319899
PHY-3002 : Step(592): len = 94697.3, overlap = 63.75
PHY-3002 : Step(593): len = 96023.5, overlap = 62.5
PHY-3002 : Step(594): len = 97187.7, overlap = 58.5
PHY-3002 : Step(595): len = 97749.2, overlap = 56.5
PHY-3002 : Step(596): len = 97975.6, overlap = 58
PHY-3002 : Step(597): len = 98199.9, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.656861s wall, 0.374402s user + 0.280802s system = 0.655204s CPU (99.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 53%, beta_incr = 0.715268
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.401318s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (89.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394890s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (94.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194243
PHY-3002 : Step(598): len = 99432.8, overlap = 27.25
PHY-3002 : Step(599): len = 98797.8, overlap = 34.5
PHY-3002 : Step(600): len = 97579.7, overlap = 42
PHY-3002 : Step(601): len = 96877.3, overlap = 51.75
PHY-3002 : Step(602): len = 96845.4, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388485
PHY-3002 : Step(603): len = 98977.4, overlap = 46.75
PHY-3002 : Step(604): len = 99375.8, overlap = 44.5
PHY-3002 : Step(605): len = 100049, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000776971
PHY-3002 : Step(606): len = 101856, overlap = 39.75
PHY-3002 : Step(607): len = 102570, overlap = 37.5
PHY-3002 : Step(608): len = 103998, overlap = 34.5
PHY-3002 : Step(609): len = 104276, overlap = 34.75
PHY-3002 : Step(610): len = 104524, overlap = 33
PHY-3002 : Step(611): len = 104762, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020912s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.6%)

PHY-3001 : Legalized: Len = 106147, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 12.
PHY-3001 : Final: Len = 106449, Over = 0
RUN-1003 : finish command "place" in  17.318269s wall, 16.317705s user + 1.575610s system = 17.893315s CPU (103.3%)

RUN-1004 : used memory is 431 MB, reserved memory is 471 MB, peak memory is 512 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1100 to 773
PHY-1001 : Pin misalignment score is improved from 773 to 771
PHY-1001 : Pin misalignment score is improved from 771 to 770
PHY-1001 : Pin misalignment score is improved from 770 to 770
PHY-1001 : Pin local connectivity score is improved from 270 to 1
PHY-1001 : Pin misalignment score is improved from 933 to 895
PHY-1001 : Pin misalignment score is improved from 895 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 891
PHY-1001 : Pin local connectivity score is improved from 153 to 1
PHY-1001 : End pin swap;  1.449153s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (84.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1183 instances
RUN-1001 : 532 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3000 nets
RUN-1001 : 1827 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 133272, over cnt = 468(5%), over = 794, worst = 10
PHY-1002 : len = 134512, over cnt = 285(3%), over = 431, worst = 8
PHY-1002 : len = 136016, over cnt = 254(3%), over = 333, worst = 6
PHY-1002 : len = 141104, over cnt = 68(0%), over = 84, worst = 4
PHY-1002 : len = 143120, over cnt = 36(0%), over = 46, worst = 4
PHY-1002 : len = 142984, over cnt = 36(0%), over = 44, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.053007s wall, 1.965613s user + 0.031200s system = 1.996813s CPU (97.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.337219s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (69.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 322760, over cnt = 158(0%), over = 161, worst = 2
PHY-1001 : End Routed; 15.582729s wall, 14.944896s user + 0.140401s system = 15.085297s CPU (96.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 316680, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End DR Iter 1; 3.976288s wall, 3.588023s user + 0.000000s system = 3.588023s CPU (90.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 314792, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 2.306465s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (86.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 314456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 314456
PHY-1001 : End DR Iter 3; 0.106842s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (102.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.438459s wall, 24.398556s user + 0.327602s system = 24.726159s CPU (93.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  30.065100s wall, 27.705778s user + 0.390002s system = 28.095780s CPU (93.4%)

RUN-1004 : used memory is 456 MB, reserved memory is 504 MB, peak memory is 512 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1814   out of   4480   40.49%
#reg                 1700   out of   4480   37.95%
#le                  2075
  #lut only           375   out of   2075   18.07%
  #reg only           261   out of   2075   12.58%
  #lut&reg           1439   out of   2075   69.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.285396s wall, 1.950012s user + 0.062400s system = 2.012413s CPU (88.1%)

RUN-1004 : used memory is 456 MB, reserved memory is 504 MB, peak memory is 512 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11667, tnet num: 2993, tinst num: 1176, tnode num: 14955, tedge num: 19369.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.081840s wall, 1.965613s user + 0.031200s system = 1.996813s CPU (95.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 538 MB, peak memory is 512 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1183
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3000, pip num: 25595
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 898 valid insts, and 73547 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.788788s wall, 13.556487s user + 0.046800s system = 13.603287s CPU (154.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 549 MB, peak memory is 519 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.151294s wall, 1.372809s user + 0.062400s system = 1.435209s CPU (66.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 647 MB, peak memory is 604 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.815603s wall, 1.887612s user + 0.249602s system = 2.137214s CPU (7.7%)

RUN-1004 : used memory is 594 MB, reserved memory is 649 MB, peak memory is 605 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.866825s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (4.5%)

RUN-1004 : used memory is 568 MB, reserved memory is 623 MB, peak memory is 605 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.704653s wall, 4.040426s user + 0.390002s system = 4.430428s CPU (11.8%)

RUN-1004 : used memory is 558 MB, reserved memory is 612 MB, peak memory is 605 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(405)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(112)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(123)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(134)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(277)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(405)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(112)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(123)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(134)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(277)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(405)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(79)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(112)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(123)
HDL-5007 WARNING: identifier 'pnumcnt1' is used before its declaration in CPLD_SOC_AHB_TOP.v(134)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(277)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(344)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(345)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(346)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(347)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(348)
HDL-5007 WARNING: port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(349)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(339)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(344)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(345)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(346)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(347)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(348)
HDL-5007 WARNING: input port 'switch' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(349)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.141945s wall, 0.873606s user + 0.078001s system = 0.951606s CPU (83.3%)

RUN-1004 : used memory is 383 MB, reserved memory is 447 MB, peak memory is 605 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM2" in CPLD_SOC_AHB_TOP.v(344) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM3" in CPLD_SOC_AHB_TOP.v(345) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM4" in CPLD_SOC_AHB_TOP.v(346) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM5" in CPLD_SOC_AHB_TOP.v(347) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM6" in CPLD_SOC_AHB_TOP.v(348) / pin "switch"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "PWM7" in CPLD_SOC_AHB_TOP.v(349) / pin "switch"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[67]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[68]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[69]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[70]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[71]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[65]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(339)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(428)
SYN-5014 WARNING: the net's pin: pin "i1[66]" in CPLD_SOC_AHB_TOP.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 132 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 32 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6663/8584 useful/useless nets, 6119/8488 useful/useless insts
SYN-1019 : Optimized 37 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 476 distributor mux.
SYN-1016 : Merged 906 instances.
SYN-1015 : Optimize round 1, 19710 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5575/1833 useful/useless nets, 5031/586 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     PWM2/pwm_reg
SYN-1002 :     PWM3/State_reg
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     reg36_b4
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 25 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 778 better
SYN-1014 : Optimize round 3
SYN-1032 : 5399/85 useful/useless nets, 4878/75 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     PWM3/pwm_reg
SYN-1002 :     PWM4/pwm_reg
SYN-1002 :     PWM5/pwm_reg
SYN-1002 :     PWM6/pwm_reg
SYN-1002 :     PWM7/pwm_reg
SYN-1019 : Optimized 120 mux instances.
SYN-1015 : Optimize round 3, 302 better
SYN-1014 : Optimize round 4
SYN-1032 : 4884/385 useful/useless nets, 4478/275 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 540 better
SYN-1014 : Optimize round 5
SYN-1032 : 4884/0 useful/useless nets, 4478/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.418317s wall, 4.196427s user + 0.093601s system = 4.290027s CPU (97.1%)

RUN-1004 : used memory is 384 MB, reserved memory is 448 MB, peak memory is 605 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         2578
  #and                527
  #nand                 0
  #or                 381
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 79
  #bufif1               0
  #MX21                34
  #FADD                 0
  #DFF               1557
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ              46
#MACRO_MUX           1317

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1020   |1557   |65     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.242722s wall, 0.982806s user + 0.078001s system = 1.060807s CPU (85.4%)

RUN-1004 : used memory is 387 MB, reserved memory is 449 MB, peak memory is 605 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4998/16 useful/useless nets, 4593/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5689/0 useful/useless nets, 5285/0 useful/useless insts
SYN-1016 : Merged 49 instances.
SYN-2501 : Optimize round 1, 543 better
SYN-2501 : Optimize round 2
SYN-1032 : 5640/0 useful/useless nets, 5236/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 6627/0 useful/useless nets, 6223/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 24604, tnet num: 6632, tinst num: 6211, tnode num: 46328, tedge num: 46808.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1330 (3.74), #lev = 7 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1324 (3.73), #lev = 7 (2.85)
SYN-2581 : Mapping with K=5, #lut = 1324 (3.73), #lev = 7 (2.85)
SYN-3001 : Logic optimization runtime opt =   0.20 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3656 instances into 1325 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4283/0 useful/useless nets, 3879/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1555 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 171 adder to BLE ...
SYN-4008 : Packed 171 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1325 LUT to BLE ...
SYN-4008 : Packed 1325 LUT and 867 SEQ to BLE.
SYN-4003 : Packing 688 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (688 nodes)...
SYN-4004 : #1: Packed 138 SEQ (28415 nodes)...
SYN-4004 : #2: Packed 319 SEQ (303592 nodes)...
SYN-4004 : #3: Packed 374 SEQ (241164 nodes)...
SYN-4004 : #4: Packed 424 SEQ (242697 nodes)...
SYN-4004 : #5: Packed 447 SEQ (90853 nodes)...
SYN-4004 : #6: Packed 470 SEQ (30479 nodes)...
SYN-4004 : #7: Packed 495 SEQ (13530 nodes)...
SYN-4004 : #8: Packed 495 SEQ (8053 nodes)...
SYN-4004 : #9: Packed 495 SEQ (144 nodes)...
SYN-4004 : #10: Packed 495 SEQ (0 nodes)...
SYN-4005 : Packed 495 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 688 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1518/2286 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1640   out of   4480   36.61%
#reg                 1555   out of   4480   34.71%
#le                  1833
  #lut only           278   out of   1833   15.17%
  #reg only           193   out of   1833   10.53%
  #lut&reg           1362   out of   1833   74.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833  |1640  |1555  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.997951s wall, 13.946489s user + 0.124801s system = 14.071290s CPU (93.8%)

RUN-1004 : used memory is 464 MB, reserved memory is 518 MB, peak memory is 605 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.779531s wall, 1.560010s user + 0.062400s system = 1.622410s CPU (91.2%)

RUN-1004 : used memory is 464 MB, reserved memory is 518 MB, peak memory is 605 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[4] will be renamed with PWM4/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[4] will be renamed with PWM4/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[5] will be renamed with PWM5/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[5] will be renamed with PWM5/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[6] will be renamed with PWM6/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[6] will be renamed with PWM6/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[7] will be renamed with PWM7/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[7] will be renamed with PWM7/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM2/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM3/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM4/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM5/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM6/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM7/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3645/24 useful/useless nets, 1929/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 3536/109 useful/useless nets, 1820/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 3536/0 useful/useless nets, 1820/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.247947s wall, 2.948419s user + 0.031200s system = 2.979619s CPU (91.7%)

RUN-1004 : used memory is 464 MB, reserved memory is 518 MB, peak memory is 605 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3573/0 useful/useless nets, 1861/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3564/0 useful/useless nets, 1852/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3621/0 useful/useless nets, 1909/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 3621/0 useful/useless nets, 1909/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3762/6 useful/useless nets, 2050/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13697, tnet num: 3763, tinst num: 2045, tnode num: 19564, tedge num: 23675.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3763 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3662/0 useful/useless nets, 1950/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2332 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3706 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3384 nodes)...
SYN-4004 : #6: Packed 57 SEQ (10048 nodes)...
SYN-4004 : #7: Packed 58 SEQ (20204 nodes)...
SYN-4004 : #8: Packed 58 SEQ (15601 nodes)...
SYN-4004 : #9: Packed 59 SEQ (3235 nodes)...
SYN-4004 : #10: Packed 59 SEQ (0 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/1754 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.203521s wall, 2.059213s user + 0.062400s system = 2.121614s CPU (96.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 518 MB, peak memory is 605 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1016 : Merged 5 instances.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.743302s wall, 5.179233s user + 0.171601s system = 5.350834s CPU (93.2%)

RUN-1004 : used memory is 465 MB, reserved memory is 518 MB, peak memory is 605 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n793' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n794' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n804' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n805' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n806' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n807' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n808' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n809' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n810' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n811' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n812' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n803' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n813' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n814' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n815' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n816' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n802' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n801' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n800' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n799' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n798' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n797' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n796' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n795' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n817' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n818' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n828' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n829' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n830' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n831' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n832' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n833' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n834' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n835' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n836' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n827' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n837' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n838' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n839' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n840' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n826' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n825' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n824' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n823' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n822' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n821' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n820' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n819' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[0]_al_n841' to 'PWM4/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[10]_al_n842' to 'PWM4/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[11]_al_n852' to 'PWM4/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[12]_al_n853' to 'PWM4/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[13]_al_n854' to 'PWM4/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[14]_al_n855' to 'PWM4/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[15]_al_n856' to 'PWM4/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[16]_al_n857' to 'PWM4/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[17]_al_n858' to 'PWM4/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[18]_al_n859' to 'PWM4/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[19]_al_n860' to 'PWM4/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[1]_al_n851' to 'PWM4/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[20]_al_n861' to 'PWM4/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[21]_al_n862' to 'PWM4/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[22]_al_n863' to 'PWM4/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[23]_al_n864' to 'PWM4/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[2]_al_n850' to 'PWM4/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[3]_al_n849' to 'PWM4/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[4]_al_n848' to 'PWM4/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[5]_al_n847' to 'PWM4/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[6]_al_n846' to 'PWM4/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[7]_al_n845' to 'PWM4/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[8]_al_n844' to 'PWM4/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM4/RemaTxNum[9]_al_n843' to 'PWM4/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[0]_al_n865' to 'PWM5/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[10]_al_n866' to 'PWM5/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[11]_al_n876' to 'PWM5/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[12]_al_n877' to 'PWM5/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[13]_al_n878' to 'PWM5/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[14]_al_n879' to 'PWM5/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[15]_al_n880' to 'PWM5/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[16]_al_n881' to 'PWM5/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[17]_al_n882' to 'PWM5/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[18]_al_n883' to 'PWM5/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[19]_al_n884' to 'PWM5/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[1]_al_n875' to 'PWM5/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[20]_al_n885' to 'PWM5/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[21]_al_n886' to 'PWM5/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[22]_al_n887' to 'PWM5/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[23]_al_n888' to 'PWM5/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[2]_al_n874' to 'PWM5/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[3]_al_n873' to 'PWM5/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[4]_al_n872' to 'PWM5/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[5]_al_n871' to 'PWM5/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[6]_al_n870' to 'PWM5/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[7]_al_n869' to 'PWM5/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[8]_al_n868' to 'PWM5/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM5/RemaTxNum[9]_al_n867' to 'PWM5/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[0]_al_n889' to 'PWM6/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[10]_al_n890' to 'PWM6/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[11]_al_n900' to 'PWM6/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[12]_al_n901' to 'PWM6/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[13]_al_n902' to 'PWM6/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[14]_al_n903' to 'PWM6/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[15]_al_n904' to 'PWM6/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[16]_al_n905' to 'PWM6/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[17]_al_n906' to 'PWM6/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[18]_al_n907' to 'PWM6/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[19]_al_n908' to 'PWM6/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[1]_al_n899' to 'PWM6/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[20]_al_n909' to 'PWM6/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[21]_al_n910' to 'PWM6/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[22]_al_n911' to 'PWM6/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[23]_al_n912' to 'PWM6/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[2]_al_n898' to 'PWM6/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[3]_al_n897' to 'PWM6/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[4]_al_n896' to 'PWM6/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[5]_al_n895' to 'PWM6/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[6]_al_n894' to 'PWM6/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[7]_al_n893' to 'PWM6/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[8]_al_n892' to 'PWM6/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM6/RemaTxNum[9]_al_n891' to 'PWM6/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[0]_al_n913' to 'PWM7/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[10]_al_n914' to 'PWM7/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[11]_al_n924' to 'PWM7/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[12]_al_n925' to 'PWM7/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[13]_al_n926' to 'PWM7/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[14]_al_n927' to 'PWM7/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[15]_al_n928' to 'PWM7/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[16]_al_n929' to 'PWM7/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[17]_al_n930' to 'PWM7/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[18]_al_n931' to 'PWM7/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[19]_al_n932' to 'PWM7/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[1]_al_n923' to 'PWM7/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[20]_al_n933' to 'PWM7/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[21]_al_n934' to 'PWM7/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[22]_al_n935' to 'PWM7/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[23]_al_n936' to 'PWM7/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[2]_al_n922' to 'PWM7/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[3]_al_n921' to 'PWM7/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[4]_al_n920' to 'PWM7/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[5]_al_n919' to 'PWM7/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[6]_al_n918' to 'PWM7/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[7]_al_n917' to 'PWM7/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[8]_al_n916' to 'PWM7/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM7/RemaTxNum[9]_al_n915' to 'PWM7/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (37 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1182 instances
RUN-1001 : 531 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3036 nets
RUN-1001 : 1847 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 54 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1175 instances, 1062 slices, 27 macros(196 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11815, tnet num: 3029, tinst num: 1175, tnode num: 15102, tedge num: 19595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525311s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 416080
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 47%, beta_incr = 0.715536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(612): len = 285034, overlap = 29
PHY-3002 : Step(613): len = 221623, overlap = 47
PHY-3002 : Step(614): len = 195791, overlap = 60.5
PHY-3002 : Step(615): len = 153267, overlap = 86.5
PHY-3002 : Step(616): len = 130997, overlap = 96
PHY-3002 : Step(617): len = 124045, overlap = 100.25
PHY-3002 : Step(618): len = 114797, overlap = 103.25
PHY-3002 : Step(619): len = 100904, overlap = 110.5
PHY-3002 : Step(620): len = 94180.3, overlap = 115.25
PHY-3002 : Step(621): len = 91209.2, overlap = 116
PHY-3002 : Step(622): len = 85626.3, overlap = 120.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27679e-06
PHY-3002 : Step(623): len = 84563.8, overlap = 120.25
PHY-3002 : Step(624): len = 84578.3, overlap = 117.75
PHY-3002 : Step(625): len = 83495.8, overlap = 113.25
PHY-3002 : Step(626): len = 82050.9, overlap = 112.25
PHY-3002 : Step(627): len = 81099.5, overlap = 103.5
PHY-3002 : Step(628): len = 79994.4, overlap = 101
PHY-3002 : Step(629): len = 79862.3, overlap = 98.75
PHY-3002 : Step(630): len = 79262, overlap = 98.75
PHY-3002 : Step(631): len = 77359.6, overlap = 94.75
PHY-3002 : Step(632): len = 76955.1, overlap = 98
PHY-3002 : Step(633): len = 75956.3, overlap = 94.25
PHY-3002 : Step(634): len = 75440.3, overlap = 93.25
PHY-3002 : Step(635): len = 74784.2, overlap = 92.75
PHY-3002 : Step(636): len = 73973.5, overlap = 92
PHY-3002 : Step(637): len = 72598.6, overlap = 87
PHY-3002 : Step(638): len = 71832.5, overlap = 91.25
PHY-3002 : Step(639): len = 71272.6, overlap = 91.75
PHY-3002 : Step(640): len = 71272.3, overlap = 91
PHY-3002 : Step(641): len = 70760.1, overlap = 91
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05536e-05
PHY-3002 : Step(642): len = 71620, overlap = 90.5
PHY-3002 : Step(643): len = 71796.2, overlap = 89.25
PHY-3002 : Step(644): len = 72787.6, overlap = 80.75
PHY-3002 : Step(645): len = 72332, overlap = 77.5
PHY-3002 : Step(646): len = 72791.8, overlap = 77.5
PHY-3002 : Step(647): len = 72842.1, overlap = 76
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715536
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.590048s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (95.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.404147s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84359e-06
PHY-3002 : Step(648): len = 82685, overlap = 83.5
PHY-3002 : Step(649): len = 80432, overlap = 96
PHY-3002 : Step(650): len = 77984.7, overlap = 103.5
PHY-3002 : Step(651): len = 75765.9, overlap = 113
PHY-3002 : Step(652): len = 73362.3, overlap = 120.75
PHY-3002 : Step(653): len = 71697.6, overlap = 126
PHY-3002 : Step(654): len = 70434.9, overlap = 132
PHY-3002 : Step(655): len = 69363.8, overlap = 133.25
PHY-3002 : Step(656): len = 68180, overlap = 133
PHY-3002 : Step(657): len = 67236.8, overlap = 133.5
PHY-3002 : Step(658): len = 66671.7, overlap = 135.75
PHY-3002 : Step(659): len = 66481.9, overlap = 135
PHY-3002 : Step(660): len = 67089, overlap = 129.25
PHY-3002 : Step(661): len = 67035.6, overlap = 128
PHY-3002 : Step(662): len = 67097.1, overlap = 126.25
PHY-3002 : Step(663): len = 67092.2, overlap = 122
PHY-3002 : Step(664): len = 67133, overlap = 123.25
PHY-3002 : Step(665): len = 67717.6, overlap = 124.25
PHY-3002 : Step(666): len = 67709.5, overlap = 123
PHY-3002 : Step(667): len = 68043.9, overlap = 117.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.68718e-06
PHY-3002 : Step(668): len = 67666.2, overlap = 117.75
PHY-3002 : Step(669): len = 68466.8, overlap = 116
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12848e-05
PHY-3002 : Step(670): len = 70143.7, overlap = 106.5
PHY-3002 : Step(671): len = 76636.4, overlap = 88
PHY-3002 : Step(672): len = 75342.1, overlap = 80.75
PHY-3002 : Step(673): len = 75284.1, overlap = 78.25
PHY-3002 : Step(674): len = 75823.8, overlap = 77.25
PHY-3002 : Step(675): len = 76528.2, overlap = 80.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.25696e-05
PHY-3002 : Step(676): len = 77062.8, overlap = 79.75
PHY-3002 : Step(677): len = 80504, overlap = 75.75
PHY-3002 : Step(678): len = 81087.6, overlap = 68
PHY-3002 : Step(679): len = 81495.1, overlap = 65.75
PHY-3002 : Step(680): len = 83158.7, overlap = 63
PHY-3002 : Step(681): len = 83572.5, overlap = 59.75
PHY-3002 : Step(682): len = 84309.7, overlap = 57
PHY-3002 : Step(683): len = 84323.4, overlap = 55
PHY-3002 : Step(684): len = 84762, overlap = 51.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.51391e-05
PHY-3002 : Step(685): len = 85886.3, overlap = 44.75
PHY-3002 : Step(686): len = 88220.2, overlap = 42.75
PHY-3002 : Step(687): len = 88488.6, overlap = 42.25
PHY-3002 : Step(688): len = 88873.4, overlap = 41
PHY-3002 : Step(689): len = 89582.3, overlap = 41.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.02782e-05
PHY-3002 : Step(690): len = 90516.8, overlap = 40.75
PHY-3002 : Step(691): len = 93706.5, overlap = 34.25
PHY-3002 : Step(692): len = 93445.6, overlap = 34.25
PHY-3002 : Step(693): len = 93359.1, overlap = 32
PHY-3002 : Step(694): len = 93885.8, overlap = 32.75
PHY-3002 : Step(695): len = 93883.6, overlap = 33
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 54%, beta_incr = 0.715536
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.551289s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (96.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440378s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84057e-05
PHY-3002 : Step(696): len = 96726.5, overlap = 95.5
PHY-3002 : Step(697): len = 98304.9, overlap = 84.75
PHY-3002 : Step(698): len = 97070.1, overlap = 84
PHY-3002 : Step(699): len = 95004.4, overlap = 85.75
PHY-3002 : Step(700): len = 92990.5, overlap = 83.75
PHY-3002 : Step(701): len = 91365.2, overlap = 85.5
PHY-3002 : Step(702): len = 90018.6, overlap = 83.75
PHY-3002 : Step(703): len = 89202.3, overlap = 84.5
PHY-3002 : Step(704): len = 88495.2, overlap = 90
PHY-3002 : Step(705): len = 87579.9, overlap = 88.5
PHY-3002 : Step(706): len = 86951.4, overlap = 88.5
PHY-3002 : Step(707): len = 86266.4, overlap = 89.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116811
PHY-3002 : Step(708): len = 88956.5, overlap = 82.25
PHY-3002 : Step(709): len = 90960, overlap = 75.75
PHY-3002 : Step(710): len = 91292.8, overlap = 76
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000233623
PHY-3002 : Step(711): len = 93512.3, overlap = 72.75
PHY-3002 : Step(712): len = 97082.4, overlap = 68.25
PHY-3002 : Step(713): len = 99768.6, overlap = 63.25
PHY-3002 : Step(714): len = 98652.9, overlap = 59.75
PHY-3002 : Step(715): len = 97994.8, overlap = 62.25
PHY-3002 : Step(716): len = 98235.4, overlap = 61
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000438163
PHY-3002 : Step(717): len = 100848, overlap = 58.5
PHY-3002 : Step(718): len = 102156, overlap = 55.25
PHY-3002 : Step(719): len = 104037, overlap = 51.5
PHY-3002 : Step(720): len = 104413, overlap = 52.25
PHY-3002 : Step(721): len = 104069, overlap = 53.25
PHY-3002 : Step(722): len = 104148, overlap = 52.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0008261
PHY-3002 : Step(723): len = 106197, overlap = 50.25
PHY-3002 : Step(724): len = 106793, overlap = 52.75
PHY-3002 : Step(725): len = 108090, overlap = 50
PHY-3002 : Step(726): len = 108304, overlap = 49.5
PHY-3002 : Step(727): len = 108235, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.843017s wall, 0.421203s user + 0.327602s system = 0.748805s CPU (88.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 53%, beta_incr = 0.715536
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.477626s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (98.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426853s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252951
PHY-3002 : Step(728): len = 105273, overlap = 29.5
PHY-3002 : Step(729): len = 104500, overlap = 35
PHY-3002 : Step(730): len = 103176, overlap = 42.75
PHY-3002 : Step(731): len = 102606, overlap = 44.5
PHY-3002 : Step(732): len = 102553, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000505901
PHY-3002 : Step(733): len = 104465, overlap = 42.25
PHY-3002 : Step(734): len = 104981, overlap = 43
PHY-3002 : Step(735): len = 105635, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010118
PHY-3002 : Step(736): len = 106975, overlap = 37
PHY-3002 : Step(737): len = 107423, overlap = 33.75
PHY-3002 : Step(738): len = 108405, overlap = 30.75
PHY-3002 : Step(739): len = 108364, overlap = 29.75
PHY-3002 : Step(740): len = 108670, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022282s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (140.0%)

PHY-3001 : Legalized: Len = 109743, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 13 instances has been re-located, deltaX = 13, deltaY = 10.
PHY-3001 : Final: Len = 110135, Over = 0
RUN-1003 : finish command "place" in  16.323592s wall, 15.990103s user + 1.606810s system = 17.596913s CPU (107.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 519 MB, peak memory is 605 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1137 to 806
PHY-1001 : Pin misalignment score is improved from 806 to 797
PHY-1001 : Pin misalignment score is improved from 797 to 792
PHY-1001 : Pin misalignment score is improved from 792 to 792
PHY-1001 : Pin local connectivity score is improved from 263 to 0
PHY-1001 : Pin misalignment score is improved from 955 to 906
PHY-1001 : Pin misalignment score is improved from 906 to 904
PHY-1001 : Pin misalignment score is improved from 904 to 904
PHY-1001 : Pin local connectivity score is improved from 172 to 0
PHY-1001 : End pin swap;  1.084857s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (94.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1182 instances
RUN-1001 : 531 mslices, 531 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 3036 nets
RUN-1001 : 1847 nets have 2 pins
RUN-1001 : 947 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 54 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 140192, over cnt = 447(5%), over = 805, worst = 12
PHY-1002 : len = 141408, over cnt = 281(3%), over = 456, worst = 8
PHY-1002 : len = 142488, over cnt = 256(3%), over = 334, worst = 6
PHY-1002 : len = 147360, over cnt = 69(0%), over = 89, worst = 5
PHY-1002 : len = 148448, over cnt = 41(0%), over = 56, worst = 5
PHY-1002 : len = 148792, over cnt = 36(0%), over = 50, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11815, tnet num: 3029, tinst num: 1175, tnode num: 15102, tedge num: 19595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.265788s wall, 1.981213s user + 0.093601s system = 2.074813s CPU (91.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.167345s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (74.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 327432, over cnt = 176(0%), over = 177, worst = 2
PHY-1001 : End Routed; 16.735482s wall, 15.678100s user + 0.234002s system = 15.912102s CPU (95.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 321000, over cnt = 54(0%), over = 54, worst = 1
PHY-1001 : End DR Iter 1; 4.605527s wall, 3.697224s user + 0.031200s system = 3.728424s CPU (81.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 320336, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 1.926598s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (68.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 320088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 320088
PHY-1001 : End DR Iter 3; 0.132023s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (59.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  27.913599s wall, 24.694958s user + 0.358802s system = 25.053761s CPU (89.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  31.390160s wall, 27.814978s user + 0.452403s system = 28.267381s CPU (90.1%)

RUN-1004 : used memory is 479 MB, reserved memory is 521 MB, peak memory is 605 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1848   out of   4480   41.25%
#reg                 1701   out of   4480   37.97%
#le                  2075
  #lut only           374   out of   2075   18.02%
  #reg only           227   out of   2075   10.94%
  #lut&reg           1474   out of   2075   71.04%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.227814s wall, 1.887612s user + 0.093601s system = 1.981213s CPU (88.9%)

RUN-1004 : used memory is 479 MB, reserved memory is 521 MB, peak memory is 605 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11815, tnet num: 3029, tinst num: 1175, tnode num: 15102, tedge num: 19595.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3029 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.451984s wall, 2.199614s user + 0.015600s system = 2.215214s CPU (90.3%)

RUN-1004 : used memory is 516 MB, reserved memory is 560 MB, peak memory is 605 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1182
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3036, pip num: 26014
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 909 valid insts, and 74682 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  12.945580s wall, 18.111716s user + 0.187201s system = 18.298917s CPU (141.4%)

RUN-1004 : used memory is 528 MB, reserved memory is 571 MB, peak memory is 605 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.543562s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (92.0%)

RUN-1004 : used memory is 617 MB, reserved memory is 657 MB, peak memory is 620 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.110139s wall, 1.638011s user + 0.109201s system = 1.747211s CPU (6.4%)

RUN-1004 : used memory is 609 MB, reserved memory is 659 MB, peak memory is 621 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.820646s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (4.6%)

RUN-1004 : used memory is 584 MB, reserved memory is 633 MB, peak memory is 621 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.285812s wall, 3.790824s user + 0.234002s system = 4.024826s CPU (11.1%)

RUN-1004 : used memory is 573 MB, reserved memory is 622 MB, peak memory is 621 MB
GUI-1001 : Download success!
