Analysis & Elaboration report for RISC_V
Wed May 01 00:33:35 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component|altsyncram_cgb1:auto_generated
  6. Source assignments for rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated
  7. Parameter Settings for User Entity Instance: rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "rv32i_pipeline:pipeline_inst0"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed May 01 00:33:35 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; RISC_V                                          ;
; Top-level Entity Name              ; rv32i_core                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |rv32i_core|rv32i_data_mem:rv32i_data_mem_inst0   ; ip_verilog/rv32i_data_mem.v  ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |rv32i_core|rv32i_instr_mem:rv32i_instr_mem_inst0 ; ip_verilog/rv32i_instr_mem.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component|altsyncram_cgb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                             ;
+------------------------------------+----------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                          ;
; WIDTH_A                            ; 32                         ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                          ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                        ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                          ;
; WIDTH_B                            ; 1                          ; Untyped                                          ;
; WIDTHAD_B                          ; 1                          ; Untyped                                          ;
; NUMWORDS_B                         ; 1                          ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                          ;
; BYTE_SIZE                          ; 8                          ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                          ;
; INIT_FILE                          ; ./ip_verilog/instr_mem.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_cgb1            ; Untyped                                          ;
+------------------------------------+----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_o3r1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; rv32i_core         ; RISC_V             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rv32i_pipeline:pipeline_inst0"                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_wait         ; Input  ; Info     ; Stuck at GND                                                                        ;
; imem_addr[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_addr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_badmem_e     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmem_wait         ; Input  ; Info     ; Stuck at GND                                                                        ;
; dmem_addr[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_badmem_e     ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 01 00:33:26 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_ctrl.v
    Info (12023): Found entity 1: rv32i_ctrl File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_src_b_mux.v
    Info (12023): Found entity 1: rv32i_src_b_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_src_a_mux.v
    Info (12023): Found entity 1: rv32i_src_a_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_regfile.v
    Info (12023): Found entity 1: rv32i_regfile File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_pc_mux.v
    Info (12023): Found entity 1: rv32i_PC_mux File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_opcode_decode.v
    Info (12023): Found entity 1: rv32i_opcode_decode File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_mul_div.v
    Info (12023): Found entity 1: rv32i_mul_div File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_imm_gen.v
    Info (12023): Found entity 1: rv32i_imm_gen File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_alu.v
    Info (12023): Found entity 1: rv32i_alu File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_mul_div_ctrl.v
    Info (12023): Found entity 1: rv32i_mul_div_ctrl File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_core.v
    Info (12023): Found entity 1: rv32i_core File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_pipeline.v
    Info (12023): Found entity 1: rv32i_pipeline File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_all_opcode_decode.v
    Info (12023): Found entity 1: rv32i_all_opcode_decode File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rv32i_csr_file.v
    Info (12023): Found entity 1: rv32i_csr_file File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip_verilog/rv32i_instr_mem.v
    Info (12023): Found entity 1: rv32i_instr_mem File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_verilog/rv32i_data_mem.v
    Info (12023): Found entity 1: rv32i_data_mem File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v Line: 39
Info (12127): Elaborating entity "rv32i_core" for the top level hierarchy
Info (12128): Elaborating entity "rv32i_instr_mem" for hierarchy "rv32i_instr_mem:rv32i_instr_mem_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v Line: 81
Info (12130): Elaborated megafunction instantiation "rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v Line: 81
Info (12133): Instantiated megafunction "rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ip_verilog/instr_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgb1.tdf
    Info (12023): Found entity 1: altsyncram_cgb1 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/db/altsyncram_cgb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cgb1" for hierarchy "rv32i_instr_mem:rv32i_instr_mem_inst0|altsyncram:altsyncram_component|altsyncram_cgb1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rv32i_data_mem" for hierarchy "rv32i_data_mem:rv32i_data_mem_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v Line: 94
Info (12130): Elaborated megafunction instantiation "rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v Line: 94
Info (12133): Instantiated megafunction "rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3r1.tdf
    Info (12023): Found entity 1: altsyncram_o3r1 File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/db/altsyncram_o3r1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o3r1" for hierarchy "rv32i_data_mem:rv32i_data_mem_inst0|altsyncram:altsyncram_component|altsyncram_o3r1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rv32i_pipeline" for hierarchy "rv32i_pipeline:pipeline_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v Line: 142
Info (12128): Elaborating entity "rv32i_ctrl" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_ctrl:ctrl" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 166
Info (12128): Elaborating entity "rv32i_all_opcode_decode" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v Line: 243
Info (12128): Elaborating entity "rv32i_opcode_decode" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_ctrl:ctrl|rv32i_all_opcode_decode:rv32i_aopc_deco_inst0|rv32i_opcode_decode:rv32i_opcde_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v Line: 78
Info (12128): Elaborating entity "rv32i_mul_div_ctrl" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_ctrl:ctrl|rv32i_mul_div_ctrl:rv32i_MD_ctrl_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v Line: 260
Info (12128): Elaborating entity "rv32i_PC_mux" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_PC_mux:PCmux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 177
Info (12128): Elaborating entity "rv32i_regfile" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_regfile:regfile_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 226
Info (12128): Elaborating entity "rv32i_imm_gen" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_imm_gen:imm_gen" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 232
Info (12128): Elaborating entity "rv32i_src_a_mux" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_src_a_mux:src_a_mux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 239
Info (12128): Elaborating entity "rv32i_src_b_mux" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_src_b_mux:src_b_mux" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 246
Info (12128): Elaborating entity "rv32i_alu" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_alu:ALU_inst0" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 258
Info (12128): Elaborating entity "rv32i_mul_div" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_mul_div:md" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 276
Info (10264): Verilog HDL Case Statement information at rv32i_mul_div.v(93): all case item expressions in this case statement are onehot File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v Line: 93
Info (12128): Elaborating entity "rv32i_csr_file" for hierarchy "rv32i_pipeline:pipeline_inst0|rv32i_csr_file:csr" File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v Line: 351
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Wed May 01 00:33:35 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


