#define GD_SPI_CMD_RDSR1        0x35    /* Read Status Register-1 */
