-- -*- mode: Vhdl -*-
-- Time-stamp: "2008-07-12 16:58:55 c704271"
-- file dds_controller.vhd
-- copyright (c) Philipp Schindler 2008
-- url http://pulse-sequencer.sf.net


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity dds_controller is
  port(
    clk0 : in std_logic;
	 
    -- DDS control pins
    sdio_pin      : out std_logic;
    sdo_pin       : in    std_logic;
    sclk_pin      : out std_logic;
    ioreset_pin   : out std_logic;
    dds_reset_pin : out std_logic;

    ioup_pin : out std_logic;

    drover_pin : out std_logic;
    drctl_pin  : out std_logic;
    drhold_pin : out std_logic;

    osk_pin     : out std_logic;
    pargain_pin : out std_logic_vector(1 downto 0);
    profile_pin : out std_logic_vector(2 downto 0);
    txen_pin    : out std_logic;
    cs_pin      : out std_logic;

    -- DAC control pins
    parallel_data : out std_logic_vector(15 downto 0);
	 --dac_wr_pin    : out std_logic
    dac_wr_pin    : out std_logic;

    -- LVDS BUS input
    bus_in : in std_logic_vector(31 downto 0)
    );

end dds_controller;

architecture behaviour of dds_controller is
	SIGNAL DAC_OUT: STD_LOGIC_vector (13 downto 0) := "11111111111111";
	SIGNAL INSTRUCTION: STD_LOGIC_VECTOR (7 downto 0):="00001110";
	SIGNAL DDS_DATA: STD_LOGIC_VECTOR (63 downto 0);

begin
	parallel_data (13 downto 0) <= "01000000000000";
	dac_wr_pin <= clk0;
	
	DDS_DATA (63 DOWNTO 62) <= "00";
	DDS_DATA (61 DOWNTO 48) <="11111111111111";
	DDS_DATA (47 DOWNTO 32) <="0000000000000000";
	DDS_DATA (31 DOWNTO 0)  <="00000000000100000000000000000000";
	--sclk_pin <= clk0;
	cs_pin<='0';
	profile_pin <= "000";
	dds_reset_pin <= '0';
	
	
	PROCESS
		VARIABLE count_serial: INTEGER RANGE 0 to 160:=0;
	BEGIN
		--sdio,sclk,cs_pin
		WAIT UNTIL (clk0'event and clk0='0');
		CASE count_serial IS
			WHEN 0  => ioup_pin <='0';
						  ioreset_pin <='1';
						  sclk_pin <='0';
			WHEN 1  => sdio_pin<=INSTRUCTION(7);
						  ioreset_pin <='0';
			WHEN 2  => sclk_pin<='1';--- ----first bit clocked
			
			WHEN 3  => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(6);
			WHEN 4  => sclk_pin<='1';--- ----second bit clocked
			
			WHEN 5  => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(5);
			WHEN 6  => sclk_pin<='1';--- ---- bit clocked
			
			WHEN 7  => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(4);
			WHEN 8  => sclk_pin<='1';--- -- bit clocked
			
			WHEN 9  => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(3);
			WHEN 10  => sclk_pin<='1';--- --- bit clocked
			
			WHEN 11  => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(2);
			WHEN 12 => sclk_pin<='1';--- --- bit clocked
			
			WHEN 13 => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(1);
			WHEN 14 => sclk_pin<='1';--- --- bit clocked
			
			WHEN 15 => sclk_pin<='0';
						  sdio_pin<=INSTRUCTION(0);
			WHEN 16 => sclk_pin<='1';--- --- last instruction bit clocked
			
			WHEN 17 => sclk_pin<='0'; ---clock stalled low
			WHEN 18 => sclk_pin<='0'; ---clock stalled low
			WHEN 19 => sclk_pin<='0'; ---clock stalled low
			WHEN 20 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(63);
			WHEN 21 => sclk_pin<='1';--- --- first data bit clocked
			
			WHEN 22 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(62);
			WHEN 23 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 24 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(61);
			WHEN 25 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 26 => sclk_pin<='0'; ---clock stalled low
					     sdio_pin<=DDS_DATA(60);
			WHEN 27 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 28 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(59);
			WHEN 29 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 30 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(58);
			WHEN 31 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 32 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(57);
			WHEN 33 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 34 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(56);
			WHEN 35 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 36 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(55);
			WHEN 37 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 38 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(54);
			WHEN 39 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 40 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(53);
			WHEN 41 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 42 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(52);
			WHEN 43 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 44 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(51);
			WHEN 45 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 46 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(50);
			WHEN 47 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 48 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(49);
			WHEN 49 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 50 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(48);
			WHEN 51 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 52 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(47);
			WHEN 53 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 54 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(46);
			WHEN 55 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 56 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(45);
			WHEN 57 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 58 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(44);
			WHEN 59 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 60 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(43);
			WHEN 61 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 62 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(42);
			WHEN 63 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 64 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(41);
			WHEN 65 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 66 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(40);
			WHEN 67 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 68 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(39);
			WHEN 69 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 70 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(38);
			WHEN 71 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 72 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(37);
			WHEN 73 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 74 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(36);
			WHEN 75 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 76 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(35);
			WHEN 77 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 78 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(34);
			WHEN 79 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 80 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(33);
			WHEN 81 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 82 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(32);
			WHEN 83 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 84 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(31);
			WHEN 85 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 86 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(30);
			WHEN 87 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 88 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(29);
			WHEN 89 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 90 => sclk_pin<='0'; ---clock stalled low
					     sdio_pin<=DDS_DATA(28);
			WHEN 91 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 92 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(27);
			WHEN 93 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 94 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(26);
			WHEN 95 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 96 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(25);
			WHEN 97 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 98 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(24);
			WHEN 99 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 100 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(23);
			WHEN 101 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 102 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(22);
			WHEN 103 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 104 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(21);
			WHEN 105 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 106 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(20);
			WHEN 107 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 108 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(19);
			WHEN 109 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 110 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(18);
			WHEN 111 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 112 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(17);
			WHEN 113 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 114 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(16);
			WHEN 115 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 116 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(15);
			WHEN 117 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 118 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(14);
			WHEN 119 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 120 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(13);
			WHEN 121 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 122 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(12);
			WHEN 123 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 124 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(11);
			WHEN 125 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 126 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(10);
			WHEN 127 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 128 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(9);
			WHEN 129 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 130 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(8);
			WHEN 131 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 132 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(7);
			WHEN 133 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 134 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(6);
			WHEN 135 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 136 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(5);
			WHEN 137 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 138 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(4);
			WHEN 139 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 140 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(3);
			WHEN 141 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 142 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(2);
			WHEN 143 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 144 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(1);
			WHEN 145 => sclk_pin<='1';--- --- data bit clocked
			
			WHEN 146 => sclk_pin<='0'; ---clock stalled low
						  sdio_pin<=DDS_DATA(0);
			WHEN 147 => sclk_pin<='1';--- --- last data bit clocked
			
			WHEN 148 => sclk_pin<='0';
			
			WHEN 149 => sclk_pin<='0';
							ioreset_pin <='0';
			
			WHEN 150 to 155 => ioup_pin <= '1';
			
			WHEN 156 to 160 => ioup_pin <= '0';
							
			
		END CASE;
		count_serial := count_serial+1;
		IF (count_serial = 160) THEN
			count_serial :=159;	
		END IF;
	END PROCESS;

end behaviour;
