// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.1 (64-bit)
// Version: 2022.1.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2022_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvc900-3-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.001563,HLS_SYN_LAT=39775,HLS_SYN_TPT=39200,HLS_SYN_MEM=40,HLS_SYN_DSP=0,HLS_SYN_FF=16897,HLS_SYN_LUT=16863,HLS_VERSION=2022_1_1}" *)

module myproject (
        fc1_input_address0,
        fc1_input_ce0,
        fc1_input_d0,
        fc1_input_q0,
        fc1_input_we0,
        fc1_input_address1,
        fc1_input_ce1,
        fc1_input_d1,
        fc1_input_q1,
        fc1_input_we1,
        layer7_out_address0,
        layer7_out_ce0,
        layer7_out_d0,
        layer7_out_q0,
        layer7_out_we0,
        layer7_out_address1,
        layer7_out_ce1,
        layer7_out_d1,
        layer7_out_q1,
        layer7_out_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


output  [9:0] fc1_input_address0;
output   fc1_input_ce0;
output  [15:0] fc1_input_d0;
input  [15:0] fc1_input_q0;
output   fc1_input_we0;
output  [9:0] fc1_input_address1;
output   fc1_input_ce1;
output  [15:0] fc1_input_d1;
input  [15:0] fc1_input_q1;
output   fc1_input_we1;
output  [3:0] layer7_out_address0;
output   layer7_out_ce0;
output  [15:0] layer7_out_d0;
input  [15:0] layer7_out_q0;
output   layer7_out_we0;
output  [3:0] layer7_out_address1;
output   layer7_out_ce1;
output  [15:0] layer7_out_d1;
input  [15:0] layer7_out_q1;
output   layer7_out_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_start;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_idle;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_ready;
wire   [9:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_address0;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_ce0;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_0;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_1;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_2;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_3;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_4;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_5;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_6;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_7;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_8;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_9;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_10;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_11;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_12;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_13;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_14;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_15;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_16;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_17;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_18;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_19;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_20;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_21;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_22;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_23;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_24;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_25;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_26;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_27;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_28;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_29;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_30;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_31;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_32;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_33;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_34;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_35;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_36;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_37;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_38;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_39;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_40;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_41;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_42;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_43;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_44;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_45;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_46;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_47;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_48;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_49;
wire    ap_channel_done_layer2_out_V_49;
wire    layer2_out_V_49_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_49;
wire    ap_sync_channel_write_layer2_out_V_49;
wire    ap_channel_done_layer2_out_V_48;
wire    layer2_out_V_48_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_48;
wire    ap_sync_channel_write_layer2_out_V_48;
wire    ap_channel_done_layer2_out_V_47;
wire    layer2_out_V_47_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_47;
wire    ap_sync_channel_write_layer2_out_V_47;
wire    ap_channel_done_layer2_out_V_46;
wire    layer2_out_V_46_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_46;
wire    ap_sync_channel_write_layer2_out_V_46;
wire    ap_channel_done_layer2_out_V_45;
wire    layer2_out_V_45_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_45;
wire    ap_sync_channel_write_layer2_out_V_45;
wire    ap_channel_done_layer2_out_V_44;
wire    layer2_out_V_44_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_44;
wire    ap_sync_channel_write_layer2_out_V_44;
wire    ap_channel_done_layer2_out_V_43;
wire    layer2_out_V_43_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_43;
wire    ap_sync_channel_write_layer2_out_V_43;
wire    ap_channel_done_layer2_out_V_42;
wire    layer2_out_V_42_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_42;
wire    ap_sync_channel_write_layer2_out_V_42;
wire    ap_channel_done_layer2_out_V_41;
wire    layer2_out_V_41_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_41;
wire    ap_sync_channel_write_layer2_out_V_41;
wire    ap_channel_done_layer2_out_V_40;
wire    layer2_out_V_40_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_40;
wire    ap_sync_channel_write_layer2_out_V_40;
wire    ap_channel_done_layer2_out_V_39;
wire    layer2_out_V_39_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_39;
wire    ap_sync_channel_write_layer2_out_V_39;
wire    ap_channel_done_layer2_out_V_38;
wire    layer2_out_V_38_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_38;
wire    ap_sync_channel_write_layer2_out_V_38;
wire    ap_channel_done_layer2_out_V_37;
wire    layer2_out_V_37_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_37;
wire    ap_sync_channel_write_layer2_out_V_37;
wire    ap_channel_done_layer2_out_V_36;
wire    layer2_out_V_36_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_36;
wire    ap_sync_channel_write_layer2_out_V_36;
wire    ap_channel_done_layer2_out_V_35;
wire    layer2_out_V_35_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_35;
wire    ap_sync_channel_write_layer2_out_V_35;
wire    ap_channel_done_layer2_out_V_34;
wire    layer2_out_V_34_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_34;
wire    ap_sync_channel_write_layer2_out_V_34;
wire    ap_channel_done_layer2_out_V_33;
wire    layer2_out_V_33_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_33;
wire    ap_sync_channel_write_layer2_out_V_33;
wire    ap_channel_done_layer2_out_V_32;
wire    layer2_out_V_32_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_32;
wire    ap_sync_channel_write_layer2_out_V_32;
wire    ap_channel_done_layer2_out_V_31;
wire    layer2_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_31;
wire    ap_sync_channel_write_layer2_out_V_31;
wire    ap_channel_done_layer2_out_V_30;
wire    layer2_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_30;
wire    ap_sync_channel_write_layer2_out_V_30;
wire    ap_channel_done_layer2_out_V_29;
wire    layer2_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_29;
wire    ap_sync_channel_write_layer2_out_V_29;
wire    ap_channel_done_layer2_out_V_28;
wire    layer2_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_28;
wire    ap_sync_channel_write_layer2_out_V_28;
wire    ap_channel_done_layer2_out_V_27;
wire    layer2_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_27;
wire    ap_sync_channel_write_layer2_out_V_27;
wire    ap_channel_done_layer2_out_V_26;
wire    layer2_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_26;
wire    ap_sync_channel_write_layer2_out_V_26;
wire    ap_channel_done_layer2_out_V_25;
wire    layer2_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_25;
wire    ap_sync_channel_write_layer2_out_V_25;
wire    ap_channel_done_layer2_out_V_24;
wire    layer2_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_24;
wire    ap_sync_channel_write_layer2_out_V_24;
wire    ap_channel_done_layer2_out_V_23;
wire    layer2_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_23;
wire    ap_sync_channel_write_layer2_out_V_23;
wire    ap_channel_done_layer2_out_V_22;
wire    layer2_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_22;
wire    ap_sync_channel_write_layer2_out_V_22;
wire    ap_channel_done_layer2_out_V_21;
wire    layer2_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_21;
wire    ap_sync_channel_write_layer2_out_V_21;
wire    ap_channel_done_layer2_out_V_20;
wire    layer2_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_20;
wire    ap_sync_channel_write_layer2_out_V_20;
wire    ap_channel_done_layer2_out_V_19;
wire    layer2_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_19;
wire    ap_sync_channel_write_layer2_out_V_19;
wire    ap_channel_done_layer2_out_V_18;
wire    layer2_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_18;
wire    ap_sync_channel_write_layer2_out_V_18;
wire    ap_channel_done_layer2_out_V_17;
wire    layer2_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_17;
wire    ap_sync_channel_write_layer2_out_V_17;
wire    ap_channel_done_layer2_out_V_16;
wire    layer2_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_16;
wire    ap_sync_channel_write_layer2_out_V_16;
wire    ap_channel_done_layer2_out_V_15;
wire    layer2_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_15;
wire    ap_sync_channel_write_layer2_out_V_15;
wire    ap_channel_done_layer2_out_V_14;
wire    layer2_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_14;
wire    ap_sync_channel_write_layer2_out_V_14;
wire    ap_channel_done_layer2_out_V_13;
wire    layer2_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_13;
wire    ap_sync_channel_write_layer2_out_V_13;
wire    ap_channel_done_layer2_out_V_12;
wire    layer2_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_12;
wire    ap_sync_channel_write_layer2_out_V_12;
wire    ap_channel_done_layer2_out_V_11;
wire    layer2_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_11;
wire    ap_sync_channel_write_layer2_out_V_11;
wire    ap_channel_done_layer2_out_V_10;
wire    layer2_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_10;
wire    ap_sync_channel_write_layer2_out_V_10;
wire    ap_channel_done_layer2_out_V_9;
wire    layer2_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_9;
wire    ap_sync_channel_write_layer2_out_V_9;
wire    ap_channel_done_layer2_out_V_8;
wire    layer2_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_8;
wire    ap_sync_channel_write_layer2_out_V_8;
wire    ap_channel_done_layer2_out_V_7;
wire    layer2_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_7;
wire    ap_sync_channel_write_layer2_out_V_7;
wire    ap_channel_done_layer2_out_V_6;
wire    layer2_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_6;
wire    ap_sync_channel_write_layer2_out_V_6;
wire    ap_channel_done_layer2_out_V_5;
wire    layer2_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_5;
wire    ap_sync_channel_write_layer2_out_V_5;
wire    ap_channel_done_layer2_out_V_4;
wire    layer2_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_4;
wire    ap_sync_channel_write_layer2_out_V_4;
wire    ap_channel_done_layer2_out_V_3;
wire    layer2_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_3;
wire    ap_sync_channel_write_layer2_out_V_3;
wire    ap_channel_done_layer2_out_V_2;
wire    layer2_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_2;
wire    ap_sync_channel_write_layer2_out_V_2;
wire    ap_channel_done_layer2_out_V_1;
wire    layer2_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_1;
wire    ap_sync_channel_write_layer2_out_V_1;
wire    ap_channel_done_layer2_out_V;
wire    layer2_out_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V;
wire    ap_sync_channel_write_layer2_out_V;
wire    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_start;
wire    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done;
wire    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue;
wire    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_idle;
wire    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_0;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_1;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_2;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_3;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_4;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_5;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_6;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_7;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_8;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_9;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_10;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_11;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_12;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_13;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_14;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_15;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_16;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_17;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_18;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_19;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_20;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_21;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_22;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_23;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_24;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_25;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_26;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_27;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_28;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_29;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_30;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_31;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_32;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_33;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_34;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_35;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_36;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_37;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_38;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_39;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_40;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_41;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_42;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_43;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_44;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_45;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_46;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_47;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_48;
wire   [15:0] relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_49;
wire    ap_channel_done_layer4_out_V_49;
wire    layer4_out_V_49_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_49;
wire    ap_sync_channel_write_layer4_out_V_49;
wire    ap_channel_done_layer4_out_V_48;
wire    layer4_out_V_48_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_48;
wire    ap_sync_channel_write_layer4_out_V_48;
wire    ap_channel_done_layer4_out_V_47;
wire    layer4_out_V_47_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_47;
wire    ap_sync_channel_write_layer4_out_V_47;
wire    ap_channel_done_layer4_out_V_46;
wire    layer4_out_V_46_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_46;
wire    ap_sync_channel_write_layer4_out_V_46;
wire    ap_channel_done_layer4_out_V_45;
wire    layer4_out_V_45_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_45;
wire    ap_sync_channel_write_layer4_out_V_45;
wire    ap_channel_done_layer4_out_V_44;
wire    layer4_out_V_44_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_44;
wire    ap_sync_channel_write_layer4_out_V_44;
wire    ap_channel_done_layer4_out_V_43;
wire    layer4_out_V_43_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_43;
wire    ap_sync_channel_write_layer4_out_V_43;
wire    ap_channel_done_layer4_out_V_42;
wire    layer4_out_V_42_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_42;
wire    ap_sync_channel_write_layer4_out_V_42;
wire    ap_channel_done_layer4_out_V_41;
wire    layer4_out_V_41_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_41;
wire    ap_sync_channel_write_layer4_out_V_41;
wire    ap_channel_done_layer4_out_V_40;
wire    layer4_out_V_40_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_40;
wire    ap_sync_channel_write_layer4_out_V_40;
wire    ap_channel_done_layer4_out_V_39;
wire    layer4_out_V_39_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_39;
wire    ap_sync_channel_write_layer4_out_V_39;
wire    ap_channel_done_layer4_out_V_38;
wire    layer4_out_V_38_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_38;
wire    ap_sync_channel_write_layer4_out_V_38;
wire    ap_channel_done_layer4_out_V_37;
wire    layer4_out_V_37_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_37;
wire    ap_sync_channel_write_layer4_out_V_37;
wire    ap_channel_done_layer4_out_V_36;
wire    layer4_out_V_36_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_36;
wire    ap_sync_channel_write_layer4_out_V_36;
wire    ap_channel_done_layer4_out_V_35;
wire    layer4_out_V_35_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_35;
wire    ap_sync_channel_write_layer4_out_V_35;
wire    ap_channel_done_layer4_out_V_34;
wire    layer4_out_V_34_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_34;
wire    ap_sync_channel_write_layer4_out_V_34;
wire    ap_channel_done_layer4_out_V_33;
wire    layer4_out_V_33_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_33;
wire    ap_sync_channel_write_layer4_out_V_33;
wire    ap_channel_done_layer4_out_V_32;
wire    layer4_out_V_32_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_32;
wire    ap_sync_channel_write_layer4_out_V_32;
wire    ap_channel_done_layer4_out_V_31;
wire    layer4_out_V_31_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_31;
wire    ap_sync_channel_write_layer4_out_V_31;
wire    ap_channel_done_layer4_out_V_30;
wire    layer4_out_V_30_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_30;
wire    ap_sync_channel_write_layer4_out_V_30;
wire    ap_channel_done_layer4_out_V_29;
wire    layer4_out_V_29_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_29;
wire    ap_sync_channel_write_layer4_out_V_29;
wire    ap_channel_done_layer4_out_V_28;
wire    layer4_out_V_28_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_28;
wire    ap_sync_channel_write_layer4_out_V_28;
wire    ap_channel_done_layer4_out_V_27;
wire    layer4_out_V_27_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_27;
wire    ap_sync_channel_write_layer4_out_V_27;
wire    ap_channel_done_layer4_out_V_26;
wire    layer4_out_V_26_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_26;
wire    ap_sync_channel_write_layer4_out_V_26;
wire    ap_channel_done_layer4_out_V_25;
wire    layer4_out_V_25_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_25;
wire    ap_sync_channel_write_layer4_out_V_25;
wire    ap_channel_done_layer4_out_V_24;
wire    layer4_out_V_24_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_24;
wire    ap_sync_channel_write_layer4_out_V_24;
wire    ap_channel_done_layer4_out_V_23;
wire    layer4_out_V_23_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_23;
wire    ap_sync_channel_write_layer4_out_V_23;
wire    ap_channel_done_layer4_out_V_22;
wire    layer4_out_V_22_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_22;
wire    ap_sync_channel_write_layer4_out_V_22;
wire    ap_channel_done_layer4_out_V_21;
wire    layer4_out_V_21_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_21;
wire    ap_sync_channel_write_layer4_out_V_21;
wire    ap_channel_done_layer4_out_V_20;
wire    layer4_out_V_20_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_20;
wire    ap_sync_channel_write_layer4_out_V_20;
wire    ap_channel_done_layer4_out_V_19;
wire    layer4_out_V_19_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_19;
wire    ap_sync_channel_write_layer4_out_V_19;
wire    ap_channel_done_layer4_out_V_18;
wire    layer4_out_V_18_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_18;
wire    ap_sync_channel_write_layer4_out_V_18;
wire    ap_channel_done_layer4_out_V_17;
wire    layer4_out_V_17_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_17;
wire    ap_sync_channel_write_layer4_out_V_17;
wire    ap_channel_done_layer4_out_V_16;
wire    layer4_out_V_16_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_16;
wire    ap_sync_channel_write_layer4_out_V_16;
wire    ap_channel_done_layer4_out_V_15;
wire    layer4_out_V_15_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_15;
wire    ap_sync_channel_write_layer4_out_V_15;
wire    ap_channel_done_layer4_out_V_14;
wire    layer4_out_V_14_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_14;
wire    ap_sync_channel_write_layer4_out_V_14;
wire    ap_channel_done_layer4_out_V_13;
wire    layer4_out_V_13_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_13;
wire    ap_sync_channel_write_layer4_out_V_13;
wire    ap_channel_done_layer4_out_V_12;
wire    layer4_out_V_12_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_12;
wire    ap_sync_channel_write_layer4_out_V_12;
wire    ap_channel_done_layer4_out_V_11;
wire    layer4_out_V_11_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_11;
wire    ap_sync_channel_write_layer4_out_V_11;
wire    ap_channel_done_layer4_out_V_10;
wire    layer4_out_V_10_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_10;
wire    ap_sync_channel_write_layer4_out_V_10;
wire    ap_channel_done_layer4_out_V_9;
wire    layer4_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_9;
wire    ap_sync_channel_write_layer4_out_V_9;
wire    ap_channel_done_layer4_out_V_8;
wire    layer4_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_8;
wire    ap_sync_channel_write_layer4_out_V_8;
wire    ap_channel_done_layer4_out_V_7;
wire    layer4_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_7;
wire    ap_sync_channel_write_layer4_out_V_7;
wire    ap_channel_done_layer4_out_V_6;
wire    layer4_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_6;
wire    ap_sync_channel_write_layer4_out_V_6;
wire    ap_channel_done_layer4_out_V_5;
wire    layer4_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_5;
wire    ap_sync_channel_write_layer4_out_V_5;
wire    ap_channel_done_layer4_out_V_4;
wire    layer4_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_4;
wire    ap_sync_channel_write_layer4_out_V_4;
wire    ap_channel_done_layer4_out_V_3;
wire    layer4_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_3;
wire    ap_sync_channel_write_layer4_out_V_3;
wire    ap_channel_done_layer4_out_V_2;
wire    layer4_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_2;
wire    ap_sync_channel_write_layer4_out_V_2;
wire    ap_channel_done_layer4_out_V_1;
wire    layer4_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_1;
wire    ap_sync_channel_write_layer4_out_V_1;
wire    ap_channel_done_layer4_out_V;
wire    layer4_out_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V;
wire    ap_sync_channel_write_layer4_out_V;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_start;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_idle;
wire    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_0;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_1;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_2;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_3;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_4;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_5;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_6;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_7;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_8;
wire   [13:0] dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_9;
wire    ap_channel_done_layer5_out_V_9;
wire    layer5_out_V_9_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_9;
wire    ap_sync_channel_write_layer5_out_V_9;
wire    ap_channel_done_layer5_out_V_8;
wire    layer5_out_V_8_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_8;
wire    ap_sync_channel_write_layer5_out_V_8;
wire    ap_channel_done_layer5_out_V_7;
wire    layer5_out_V_7_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_7;
wire    ap_sync_channel_write_layer5_out_V_7;
wire    ap_channel_done_layer5_out_V_6;
wire    layer5_out_V_6_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_6;
wire    ap_sync_channel_write_layer5_out_V_6;
wire    ap_channel_done_layer5_out_V_5;
wire    layer5_out_V_5_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_5;
wire    ap_sync_channel_write_layer5_out_V_5;
wire    ap_channel_done_layer5_out_V_4;
wire    layer5_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_4;
wire    ap_sync_channel_write_layer5_out_V_4;
wire    ap_channel_done_layer5_out_V_3;
wire    layer5_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_3;
wire    ap_sync_channel_write_layer5_out_V_3;
wire    ap_channel_done_layer5_out_V_2;
wire    layer5_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_2;
wire    ap_sync_channel_write_layer5_out_V_2;
wire    ap_channel_done_layer5_out_V_1;
wire    layer5_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V_1;
wire    ap_sync_channel_write_layer5_out_V_1;
wire    ap_channel_done_layer5_out_V;
wire    layer5_out_V_full_n;
reg    ap_sync_reg_channel_write_layer5_out_V;
wire    ap_sync_channel_write_layer5_out_V;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_start;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_done;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_continue;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_idle;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready;
wire   [3:0] softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address0;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce0;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we0;
wire   [15:0] softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d0;
wire   [3:0] softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address1;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce1;
wire    softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we1;
wire   [15:0] softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d1;
wire   [13:0] layer2_out_V_dout;
wire   [1:0] layer2_out_V_num_data_valid;
wire   [1:0] layer2_out_V_fifo_cap;
wire    layer2_out_V_empty_n;
wire   [13:0] layer2_out_V_1_dout;
wire   [1:0] layer2_out_V_1_num_data_valid;
wire   [1:0] layer2_out_V_1_fifo_cap;
wire    layer2_out_V_1_empty_n;
wire   [13:0] layer2_out_V_2_dout;
wire   [1:0] layer2_out_V_2_num_data_valid;
wire   [1:0] layer2_out_V_2_fifo_cap;
wire    layer2_out_V_2_empty_n;
wire   [13:0] layer2_out_V_3_dout;
wire   [1:0] layer2_out_V_3_num_data_valid;
wire   [1:0] layer2_out_V_3_fifo_cap;
wire    layer2_out_V_3_empty_n;
wire   [13:0] layer2_out_V_4_dout;
wire   [1:0] layer2_out_V_4_num_data_valid;
wire   [1:0] layer2_out_V_4_fifo_cap;
wire    layer2_out_V_4_empty_n;
wire   [13:0] layer2_out_V_5_dout;
wire   [1:0] layer2_out_V_5_num_data_valid;
wire   [1:0] layer2_out_V_5_fifo_cap;
wire    layer2_out_V_5_empty_n;
wire   [13:0] layer2_out_V_6_dout;
wire   [1:0] layer2_out_V_6_num_data_valid;
wire   [1:0] layer2_out_V_6_fifo_cap;
wire    layer2_out_V_6_empty_n;
wire   [13:0] layer2_out_V_7_dout;
wire   [1:0] layer2_out_V_7_num_data_valid;
wire   [1:0] layer2_out_V_7_fifo_cap;
wire    layer2_out_V_7_empty_n;
wire   [13:0] layer2_out_V_8_dout;
wire   [1:0] layer2_out_V_8_num_data_valid;
wire   [1:0] layer2_out_V_8_fifo_cap;
wire    layer2_out_V_8_empty_n;
wire   [13:0] layer2_out_V_9_dout;
wire   [1:0] layer2_out_V_9_num_data_valid;
wire   [1:0] layer2_out_V_9_fifo_cap;
wire    layer2_out_V_9_empty_n;
wire   [13:0] layer2_out_V_10_dout;
wire   [1:0] layer2_out_V_10_num_data_valid;
wire   [1:0] layer2_out_V_10_fifo_cap;
wire    layer2_out_V_10_empty_n;
wire   [13:0] layer2_out_V_11_dout;
wire   [1:0] layer2_out_V_11_num_data_valid;
wire   [1:0] layer2_out_V_11_fifo_cap;
wire    layer2_out_V_11_empty_n;
wire   [13:0] layer2_out_V_12_dout;
wire   [1:0] layer2_out_V_12_num_data_valid;
wire   [1:0] layer2_out_V_12_fifo_cap;
wire    layer2_out_V_12_empty_n;
wire   [13:0] layer2_out_V_13_dout;
wire   [1:0] layer2_out_V_13_num_data_valid;
wire   [1:0] layer2_out_V_13_fifo_cap;
wire    layer2_out_V_13_empty_n;
wire   [13:0] layer2_out_V_14_dout;
wire   [1:0] layer2_out_V_14_num_data_valid;
wire   [1:0] layer2_out_V_14_fifo_cap;
wire    layer2_out_V_14_empty_n;
wire   [13:0] layer2_out_V_15_dout;
wire   [1:0] layer2_out_V_15_num_data_valid;
wire   [1:0] layer2_out_V_15_fifo_cap;
wire    layer2_out_V_15_empty_n;
wire   [13:0] layer2_out_V_16_dout;
wire   [1:0] layer2_out_V_16_num_data_valid;
wire   [1:0] layer2_out_V_16_fifo_cap;
wire    layer2_out_V_16_empty_n;
wire   [13:0] layer2_out_V_17_dout;
wire   [1:0] layer2_out_V_17_num_data_valid;
wire   [1:0] layer2_out_V_17_fifo_cap;
wire    layer2_out_V_17_empty_n;
wire   [13:0] layer2_out_V_18_dout;
wire   [1:0] layer2_out_V_18_num_data_valid;
wire   [1:0] layer2_out_V_18_fifo_cap;
wire    layer2_out_V_18_empty_n;
wire   [13:0] layer2_out_V_19_dout;
wire   [1:0] layer2_out_V_19_num_data_valid;
wire   [1:0] layer2_out_V_19_fifo_cap;
wire    layer2_out_V_19_empty_n;
wire   [13:0] layer2_out_V_20_dout;
wire   [1:0] layer2_out_V_20_num_data_valid;
wire   [1:0] layer2_out_V_20_fifo_cap;
wire    layer2_out_V_20_empty_n;
wire   [13:0] layer2_out_V_21_dout;
wire   [1:0] layer2_out_V_21_num_data_valid;
wire   [1:0] layer2_out_V_21_fifo_cap;
wire    layer2_out_V_21_empty_n;
wire   [13:0] layer2_out_V_22_dout;
wire   [1:0] layer2_out_V_22_num_data_valid;
wire   [1:0] layer2_out_V_22_fifo_cap;
wire    layer2_out_V_22_empty_n;
wire   [13:0] layer2_out_V_23_dout;
wire   [1:0] layer2_out_V_23_num_data_valid;
wire   [1:0] layer2_out_V_23_fifo_cap;
wire    layer2_out_V_23_empty_n;
wire   [13:0] layer2_out_V_24_dout;
wire   [1:0] layer2_out_V_24_num_data_valid;
wire   [1:0] layer2_out_V_24_fifo_cap;
wire    layer2_out_V_24_empty_n;
wire   [13:0] layer2_out_V_25_dout;
wire   [1:0] layer2_out_V_25_num_data_valid;
wire   [1:0] layer2_out_V_25_fifo_cap;
wire    layer2_out_V_25_empty_n;
wire   [13:0] layer2_out_V_26_dout;
wire   [1:0] layer2_out_V_26_num_data_valid;
wire   [1:0] layer2_out_V_26_fifo_cap;
wire    layer2_out_V_26_empty_n;
wire   [13:0] layer2_out_V_27_dout;
wire   [1:0] layer2_out_V_27_num_data_valid;
wire   [1:0] layer2_out_V_27_fifo_cap;
wire    layer2_out_V_27_empty_n;
wire   [13:0] layer2_out_V_28_dout;
wire   [1:0] layer2_out_V_28_num_data_valid;
wire   [1:0] layer2_out_V_28_fifo_cap;
wire    layer2_out_V_28_empty_n;
wire   [13:0] layer2_out_V_29_dout;
wire   [1:0] layer2_out_V_29_num_data_valid;
wire   [1:0] layer2_out_V_29_fifo_cap;
wire    layer2_out_V_29_empty_n;
wire   [13:0] layer2_out_V_30_dout;
wire   [1:0] layer2_out_V_30_num_data_valid;
wire   [1:0] layer2_out_V_30_fifo_cap;
wire    layer2_out_V_30_empty_n;
wire   [13:0] layer2_out_V_31_dout;
wire   [1:0] layer2_out_V_31_num_data_valid;
wire   [1:0] layer2_out_V_31_fifo_cap;
wire    layer2_out_V_31_empty_n;
wire   [13:0] layer2_out_V_32_dout;
wire   [1:0] layer2_out_V_32_num_data_valid;
wire   [1:0] layer2_out_V_32_fifo_cap;
wire    layer2_out_V_32_empty_n;
wire   [13:0] layer2_out_V_33_dout;
wire   [1:0] layer2_out_V_33_num_data_valid;
wire   [1:0] layer2_out_V_33_fifo_cap;
wire    layer2_out_V_33_empty_n;
wire   [13:0] layer2_out_V_34_dout;
wire   [1:0] layer2_out_V_34_num_data_valid;
wire   [1:0] layer2_out_V_34_fifo_cap;
wire    layer2_out_V_34_empty_n;
wire   [13:0] layer2_out_V_35_dout;
wire   [1:0] layer2_out_V_35_num_data_valid;
wire   [1:0] layer2_out_V_35_fifo_cap;
wire    layer2_out_V_35_empty_n;
wire   [13:0] layer2_out_V_36_dout;
wire   [1:0] layer2_out_V_36_num_data_valid;
wire   [1:0] layer2_out_V_36_fifo_cap;
wire    layer2_out_V_36_empty_n;
wire   [13:0] layer2_out_V_37_dout;
wire   [1:0] layer2_out_V_37_num_data_valid;
wire   [1:0] layer2_out_V_37_fifo_cap;
wire    layer2_out_V_37_empty_n;
wire   [13:0] layer2_out_V_38_dout;
wire   [1:0] layer2_out_V_38_num_data_valid;
wire   [1:0] layer2_out_V_38_fifo_cap;
wire    layer2_out_V_38_empty_n;
wire   [13:0] layer2_out_V_39_dout;
wire   [1:0] layer2_out_V_39_num_data_valid;
wire   [1:0] layer2_out_V_39_fifo_cap;
wire    layer2_out_V_39_empty_n;
wire   [13:0] layer2_out_V_40_dout;
wire   [1:0] layer2_out_V_40_num_data_valid;
wire   [1:0] layer2_out_V_40_fifo_cap;
wire    layer2_out_V_40_empty_n;
wire   [13:0] layer2_out_V_41_dout;
wire   [1:0] layer2_out_V_41_num_data_valid;
wire   [1:0] layer2_out_V_41_fifo_cap;
wire    layer2_out_V_41_empty_n;
wire   [13:0] layer2_out_V_42_dout;
wire   [1:0] layer2_out_V_42_num_data_valid;
wire   [1:0] layer2_out_V_42_fifo_cap;
wire    layer2_out_V_42_empty_n;
wire   [13:0] layer2_out_V_43_dout;
wire   [1:0] layer2_out_V_43_num_data_valid;
wire   [1:0] layer2_out_V_43_fifo_cap;
wire    layer2_out_V_43_empty_n;
wire   [13:0] layer2_out_V_44_dout;
wire   [1:0] layer2_out_V_44_num_data_valid;
wire   [1:0] layer2_out_V_44_fifo_cap;
wire    layer2_out_V_44_empty_n;
wire   [13:0] layer2_out_V_45_dout;
wire   [1:0] layer2_out_V_45_num_data_valid;
wire   [1:0] layer2_out_V_45_fifo_cap;
wire    layer2_out_V_45_empty_n;
wire   [13:0] layer2_out_V_46_dout;
wire   [1:0] layer2_out_V_46_num_data_valid;
wire   [1:0] layer2_out_V_46_fifo_cap;
wire    layer2_out_V_46_empty_n;
wire   [13:0] layer2_out_V_47_dout;
wire   [1:0] layer2_out_V_47_num_data_valid;
wire   [1:0] layer2_out_V_47_fifo_cap;
wire    layer2_out_V_47_empty_n;
wire   [13:0] layer2_out_V_48_dout;
wire   [1:0] layer2_out_V_48_num_data_valid;
wire   [1:0] layer2_out_V_48_fifo_cap;
wire    layer2_out_V_48_empty_n;
wire   [13:0] layer2_out_V_49_dout;
wire   [1:0] layer2_out_V_49_num_data_valid;
wire   [1:0] layer2_out_V_49_fifo_cap;
wire    layer2_out_V_49_empty_n;
wire   [15:0] layer4_out_V_dout;
wire   [1:0] layer4_out_V_num_data_valid;
wire   [1:0] layer4_out_V_fifo_cap;
wire    layer4_out_V_empty_n;
wire   [15:0] layer4_out_V_1_dout;
wire   [1:0] layer4_out_V_1_num_data_valid;
wire   [1:0] layer4_out_V_1_fifo_cap;
wire    layer4_out_V_1_empty_n;
wire   [15:0] layer4_out_V_2_dout;
wire   [1:0] layer4_out_V_2_num_data_valid;
wire   [1:0] layer4_out_V_2_fifo_cap;
wire    layer4_out_V_2_empty_n;
wire   [15:0] layer4_out_V_3_dout;
wire   [1:0] layer4_out_V_3_num_data_valid;
wire   [1:0] layer4_out_V_3_fifo_cap;
wire    layer4_out_V_3_empty_n;
wire   [15:0] layer4_out_V_4_dout;
wire   [1:0] layer4_out_V_4_num_data_valid;
wire   [1:0] layer4_out_V_4_fifo_cap;
wire    layer4_out_V_4_empty_n;
wire   [15:0] layer4_out_V_5_dout;
wire   [1:0] layer4_out_V_5_num_data_valid;
wire   [1:0] layer4_out_V_5_fifo_cap;
wire    layer4_out_V_5_empty_n;
wire   [15:0] layer4_out_V_6_dout;
wire   [1:0] layer4_out_V_6_num_data_valid;
wire   [1:0] layer4_out_V_6_fifo_cap;
wire    layer4_out_V_6_empty_n;
wire   [15:0] layer4_out_V_7_dout;
wire   [1:0] layer4_out_V_7_num_data_valid;
wire   [1:0] layer4_out_V_7_fifo_cap;
wire    layer4_out_V_7_empty_n;
wire   [15:0] layer4_out_V_8_dout;
wire   [1:0] layer4_out_V_8_num_data_valid;
wire   [1:0] layer4_out_V_8_fifo_cap;
wire    layer4_out_V_8_empty_n;
wire   [15:0] layer4_out_V_9_dout;
wire   [1:0] layer4_out_V_9_num_data_valid;
wire   [1:0] layer4_out_V_9_fifo_cap;
wire    layer4_out_V_9_empty_n;
wire   [15:0] layer4_out_V_10_dout;
wire   [1:0] layer4_out_V_10_num_data_valid;
wire   [1:0] layer4_out_V_10_fifo_cap;
wire    layer4_out_V_10_empty_n;
wire   [15:0] layer4_out_V_11_dout;
wire   [1:0] layer4_out_V_11_num_data_valid;
wire   [1:0] layer4_out_V_11_fifo_cap;
wire    layer4_out_V_11_empty_n;
wire   [15:0] layer4_out_V_12_dout;
wire   [1:0] layer4_out_V_12_num_data_valid;
wire   [1:0] layer4_out_V_12_fifo_cap;
wire    layer4_out_V_12_empty_n;
wire   [15:0] layer4_out_V_13_dout;
wire   [1:0] layer4_out_V_13_num_data_valid;
wire   [1:0] layer4_out_V_13_fifo_cap;
wire    layer4_out_V_13_empty_n;
wire   [15:0] layer4_out_V_14_dout;
wire   [1:0] layer4_out_V_14_num_data_valid;
wire   [1:0] layer4_out_V_14_fifo_cap;
wire    layer4_out_V_14_empty_n;
wire   [15:0] layer4_out_V_15_dout;
wire   [1:0] layer4_out_V_15_num_data_valid;
wire   [1:0] layer4_out_V_15_fifo_cap;
wire    layer4_out_V_15_empty_n;
wire   [15:0] layer4_out_V_16_dout;
wire   [1:0] layer4_out_V_16_num_data_valid;
wire   [1:0] layer4_out_V_16_fifo_cap;
wire    layer4_out_V_16_empty_n;
wire   [15:0] layer4_out_V_17_dout;
wire   [1:0] layer4_out_V_17_num_data_valid;
wire   [1:0] layer4_out_V_17_fifo_cap;
wire    layer4_out_V_17_empty_n;
wire   [15:0] layer4_out_V_18_dout;
wire   [1:0] layer4_out_V_18_num_data_valid;
wire   [1:0] layer4_out_V_18_fifo_cap;
wire    layer4_out_V_18_empty_n;
wire   [15:0] layer4_out_V_19_dout;
wire   [1:0] layer4_out_V_19_num_data_valid;
wire   [1:0] layer4_out_V_19_fifo_cap;
wire    layer4_out_V_19_empty_n;
wire   [15:0] layer4_out_V_20_dout;
wire   [1:0] layer4_out_V_20_num_data_valid;
wire   [1:0] layer4_out_V_20_fifo_cap;
wire    layer4_out_V_20_empty_n;
wire   [15:0] layer4_out_V_21_dout;
wire   [1:0] layer4_out_V_21_num_data_valid;
wire   [1:0] layer4_out_V_21_fifo_cap;
wire    layer4_out_V_21_empty_n;
wire   [15:0] layer4_out_V_22_dout;
wire   [1:0] layer4_out_V_22_num_data_valid;
wire   [1:0] layer4_out_V_22_fifo_cap;
wire    layer4_out_V_22_empty_n;
wire   [15:0] layer4_out_V_23_dout;
wire   [1:0] layer4_out_V_23_num_data_valid;
wire   [1:0] layer4_out_V_23_fifo_cap;
wire    layer4_out_V_23_empty_n;
wire   [15:0] layer4_out_V_24_dout;
wire   [1:0] layer4_out_V_24_num_data_valid;
wire   [1:0] layer4_out_V_24_fifo_cap;
wire    layer4_out_V_24_empty_n;
wire   [15:0] layer4_out_V_25_dout;
wire   [1:0] layer4_out_V_25_num_data_valid;
wire   [1:0] layer4_out_V_25_fifo_cap;
wire    layer4_out_V_25_empty_n;
wire   [15:0] layer4_out_V_26_dout;
wire   [1:0] layer4_out_V_26_num_data_valid;
wire   [1:0] layer4_out_V_26_fifo_cap;
wire    layer4_out_V_26_empty_n;
wire   [15:0] layer4_out_V_27_dout;
wire   [1:0] layer4_out_V_27_num_data_valid;
wire   [1:0] layer4_out_V_27_fifo_cap;
wire    layer4_out_V_27_empty_n;
wire   [15:0] layer4_out_V_28_dout;
wire   [1:0] layer4_out_V_28_num_data_valid;
wire   [1:0] layer4_out_V_28_fifo_cap;
wire    layer4_out_V_28_empty_n;
wire   [15:0] layer4_out_V_29_dout;
wire   [1:0] layer4_out_V_29_num_data_valid;
wire   [1:0] layer4_out_V_29_fifo_cap;
wire    layer4_out_V_29_empty_n;
wire   [15:0] layer4_out_V_30_dout;
wire   [1:0] layer4_out_V_30_num_data_valid;
wire   [1:0] layer4_out_V_30_fifo_cap;
wire    layer4_out_V_30_empty_n;
wire   [15:0] layer4_out_V_31_dout;
wire   [1:0] layer4_out_V_31_num_data_valid;
wire   [1:0] layer4_out_V_31_fifo_cap;
wire    layer4_out_V_31_empty_n;
wire   [15:0] layer4_out_V_32_dout;
wire   [1:0] layer4_out_V_32_num_data_valid;
wire   [1:0] layer4_out_V_32_fifo_cap;
wire    layer4_out_V_32_empty_n;
wire   [15:0] layer4_out_V_33_dout;
wire   [1:0] layer4_out_V_33_num_data_valid;
wire   [1:0] layer4_out_V_33_fifo_cap;
wire    layer4_out_V_33_empty_n;
wire   [15:0] layer4_out_V_34_dout;
wire   [1:0] layer4_out_V_34_num_data_valid;
wire   [1:0] layer4_out_V_34_fifo_cap;
wire    layer4_out_V_34_empty_n;
wire   [15:0] layer4_out_V_35_dout;
wire   [1:0] layer4_out_V_35_num_data_valid;
wire   [1:0] layer4_out_V_35_fifo_cap;
wire    layer4_out_V_35_empty_n;
wire   [15:0] layer4_out_V_36_dout;
wire   [1:0] layer4_out_V_36_num_data_valid;
wire   [1:0] layer4_out_V_36_fifo_cap;
wire    layer4_out_V_36_empty_n;
wire   [15:0] layer4_out_V_37_dout;
wire   [1:0] layer4_out_V_37_num_data_valid;
wire   [1:0] layer4_out_V_37_fifo_cap;
wire    layer4_out_V_37_empty_n;
wire   [15:0] layer4_out_V_38_dout;
wire   [1:0] layer4_out_V_38_num_data_valid;
wire   [1:0] layer4_out_V_38_fifo_cap;
wire    layer4_out_V_38_empty_n;
wire   [15:0] layer4_out_V_39_dout;
wire   [1:0] layer4_out_V_39_num_data_valid;
wire   [1:0] layer4_out_V_39_fifo_cap;
wire    layer4_out_V_39_empty_n;
wire   [15:0] layer4_out_V_40_dout;
wire   [1:0] layer4_out_V_40_num_data_valid;
wire   [1:0] layer4_out_V_40_fifo_cap;
wire    layer4_out_V_40_empty_n;
wire   [15:0] layer4_out_V_41_dout;
wire   [1:0] layer4_out_V_41_num_data_valid;
wire   [1:0] layer4_out_V_41_fifo_cap;
wire    layer4_out_V_41_empty_n;
wire   [15:0] layer4_out_V_42_dout;
wire   [1:0] layer4_out_V_42_num_data_valid;
wire   [1:0] layer4_out_V_42_fifo_cap;
wire    layer4_out_V_42_empty_n;
wire   [15:0] layer4_out_V_43_dout;
wire   [1:0] layer4_out_V_43_num_data_valid;
wire   [1:0] layer4_out_V_43_fifo_cap;
wire    layer4_out_V_43_empty_n;
wire   [15:0] layer4_out_V_44_dout;
wire   [1:0] layer4_out_V_44_num_data_valid;
wire   [1:0] layer4_out_V_44_fifo_cap;
wire    layer4_out_V_44_empty_n;
wire   [15:0] layer4_out_V_45_dout;
wire   [1:0] layer4_out_V_45_num_data_valid;
wire   [1:0] layer4_out_V_45_fifo_cap;
wire    layer4_out_V_45_empty_n;
wire   [15:0] layer4_out_V_46_dout;
wire   [1:0] layer4_out_V_46_num_data_valid;
wire   [1:0] layer4_out_V_46_fifo_cap;
wire    layer4_out_V_46_empty_n;
wire   [15:0] layer4_out_V_47_dout;
wire   [1:0] layer4_out_V_47_num_data_valid;
wire   [1:0] layer4_out_V_47_fifo_cap;
wire    layer4_out_V_47_empty_n;
wire   [15:0] layer4_out_V_48_dout;
wire   [1:0] layer4_out_V_48_num_data_valid;
wire   [1:0] layer4_out_V_48_fifo_cap;
wire    layer4_out_V_48_empty_n;
wire   [15:0] layer4_out_V_49_dout;
wire   [1:0] layer4_out_V_49_num_data_valid;
wire   [1:0] layer4_out_V_49_fifo_cap;
wire    layer4_out_V_49_empty_n;
wire   [13:0] layer5_out_V_dout;
wire   [1:0] layer5_out_V_num_data_valid;
wire   [1:0] layer5_out_V_fifo_cap;
wire    layer5_out_V_empty_n;
wire   [13:0] layer5_out_V_1_dout;
wire   [1:0] layer5_out_V_1_num_data_valid;
wire   [1:0] layer5_out_V_1_fifo_cap;
wire    layer5_out_V_1_empty_n;
wire   [13:0] layer5_out_V_2_dout;
wire   [1:0] layer5_out_V_2_num_data_valid;
wire   [1:0] layer5_out_V_2_fifo_cap;
wire    layer5_out_V_2_empty_n;
wire   [13:0] layer5_out_V_3_dout;
wire   [1:0] layer5_out_V_3_num_data_valid;
wire   [1:0] layer5_out_V_3_fifo_cap;
wire    layer5_out_V_3_empty_n;
wire   [13:0] layer5_out_V_4_dout;
wire   [1:0] layer5_out_V_4_num_data_valid;
wire   [1:0] layer5_out_V_4_fifo_cap;
wire    layer5_out_V_4_empty_n;
wire   [13:0] layer5_out_V_5_dout;
wire   [1:0] layer5_out_V_5_num_data_valid;
wire   [1:0] layer5_out_V_5_fifo_cap;
wire    layer5_out_V_5_empty_n;
wire   [13:0] layer5_out_V_6_dout;
wire   [1:0] layer5_out_V_6_num_data_valid;
wire   [1:0] layer5_out_V_6_fifo_cap;
wire    layer5_out_V_6_empty_n;
wire   [13:0] layer5_out_V_7_dout;
wire   [1:0] layer5_out_V_7_num_data_valid;
wire   [1:0] layer5_out_V_7_fifo_cap;
wire    layer5_out_V_7_empty_n;
wire   [13:0] layer5_out_V_8_dout;
wire   [1:0] layer5_out_V_8_num_data_valid;
wire   [1:0] layer5_out_V_8_fifo_cap;
wire    layer5_out_V_8_empty_n;
wire   [13:0] layer5_out_V_9_dout;
wire   [1:0] layer5_out_V_9_num_data_valid;
wire   [1:0] layer5_out_V_9_fifo_cap;
wire    layer5_out_V_9_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_V_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_V = 1'b0;
end

myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_s dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_ready),
    .fc1_input_address0(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_address0),
    .fc1_input_ce0(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_ce0),
    .fc1_input_q0(fc1_input_q0),
    .ap_return_0(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_9),
    .ap_return_10(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_10),
    .ap_return_11(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_11),
    .ap_return_12(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_12),
    .ap_return_13(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_13),
    .ap_return_14(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_14),
    .ap_return_15(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_15),
    .ap_return_16(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_16),
    .ap_return_17(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_17),
    .ap_return_18(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_18),
    .ap_return_19(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_19),
    .ap_return_20(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_20),
    .ap_return_21(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_21),
    .ap_return_22(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_22),
    .ap_return_23(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_23),
    .ap_return_24(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_24),
    .ap_return_25(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_25),
    .ap_return_26(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_26),
    .ap_return_27(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_27),
    .ap_return_28(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_28),
    .ap_return_29(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_29),
    .ap_return_30(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_30),
    .ap_return_31(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_31),
    .ap_return_32(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_32),
    .ap_return_33(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_33),
    .ap_return_34(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_34),
    .ap_return_35(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_35),
    .ap_return_36(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_36),
    .ap_return_37(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_37),
    .ap_return_38(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_38),
    .ap_return_39(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_39),
    .ap_return_40(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_40),
    .ap_return_41(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_41),
    .ap_return_42(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_42),
    .ap_return_43(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_43),
    .ap_return_44(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_44),
    .ap_return_45(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_45),
    .ap_return_46(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_46),
    .ap_return_47(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_47),
    .ap_return_48(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_48),
    .ap_return_49(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_49)
);

myproject_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_s relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready),
    .p_read(layer2_out_V_dout),
    .p_read1(layer2_out_V_1_dout),
    .p_read2(layer2_out_V_2_dout),
    .p_read3(layer2_out_V_3_dout),
    .p_read4(layer2_out_V_4_dout),
    .p_read5(layer2_out_V_5_dout),
    .p_read6(layer2_out_V_6_dout),
    .p_read7(layer2_out_V_7_dout),
    .p_read8(layer2_out_V_8_dout),
    .p_read9(layer2_out_V_9_dout),
    .p_read10(layer2_out_V_10_dout),
    .p_read11(layer2_out_V_11_dout),
    .p_read12(layer2_out_V_12_dout),
    .p_read13(layer2_out_V_13_dout),
    .p_read14(layer2_out_V_14_dout),
    .p_read15(layer2_out_V_15_dout),
    .p_read16(layer2_out_V_16_dout),
    .p_read17(layer2_out_V_17_dout),
    .p_read18(layer2_out_V_18_dout),
    .p_read19(layer2_out_V_19_dout),
    .p_read20(layer2_out_V_20_dout),
    .p_read21(layer2_out_V_21_dout),
    .p_read22(layer2_out_V_22_dout),
    .p_read23(layer2_out_V_23_dout),
    .p_read24(layer2_out_V_24_dout),
    .p_read25(layer2_out_V_25_dout),
    .p_read26(layer2_out_V_26_dout),
    .p_read27(layer2_out_V_27_dout),
    .p_read28(layer2_out_V_28_dout),
    .p_read29(layer2_out_V_29_dout),
    .p_read30(layer2_out_V_30_dout),
    .p_read31(layer2_out_V_31_dout),
    .p_read32(layer2_out_V_32_dout),
    .p_read33(layer2_out_V_33_dout),
    .p_read34(layer2_out_V_34_dout),
    .p_read35(layer2_out_V_35_dout),
    .p_read36(layer2_out_V_36_dout),
    .p_read37(layer2_out_V_37_dout),
    .p_read38(layer2_out_V_38_dout),
    .p_read39(layer2_out_V_39_dout),
    .p_read40(layer2_out_V_40_dout),
    .p_read41(layer2_out_V_41_dout),
    .p_read42(layer2_out_V_42_dout),
    .p_read43(layer2_out_V_43_dout),
    .p_read44(layer2_out_V_44_dout),
    .p_read45(layer2_out_V_45_dout),
    .p_read46(layer2_out_V_46_dout),
    .p_read47(layer2_out_V_47_dout),
    .p_read48(layer2_out_V_48_dout),
    .p_read49(layer2_out_V_49_dout),
    .ap_return_0(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_31),
    .ap_return_32(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_32),
    .ap_return_33(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_33),
    .ap_return_34(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_34),
    .ap_return_35(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_35),
    .ap_return_36(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_36),
    .ap_return_37(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_37),
    .ap_return_38(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_38),
    .ap_return_39(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_39),
    .ap_return_40(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_40),
    .ap_return_41(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_41),
    .ap_return_42(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_42),
    .ap_return_43(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_43),
    .ap_return_44(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_44),
    .ap_return_45(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_45),
    .ap_return_46(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_46),
    .ap_return_47(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_47),
    .ap_return_48(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_48),
    .ap_return_49(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_49)
);

myproject_dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_s dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready),
    .p_read(layer4_out_V_dout),
    .p_read1(layer4_out_V_1_dout),
    .p_read2(layer4_out_V_2_dout),
    .p_read3(layer4_out_V_3_dout),
    .p_read4(layer4_out_V_4_dout),
    .p_read5(layer4_out_V_5_dout),
    .p_read6(layer4_out_V_6_dout),
    .p_read7(layer4_out_V_7_dout),
    .p_read8(layer4_out_V_8_dout),
    .p_read9(layer4_out_V_9_dout),
    .p_read10(layer4_out_V_10_dout),
    .p_read11(layer4_out_V_11_dout),
    .p_read12(layer4_out_V_12_dout),
    .p_read13(layer4_out_V_13_dout),
    .p_read14(layer4_out_V_14_dout),
    .p_read15(layer4_out_V_15_dout),
    .p_read16(layer4_out_V_16_dout),
    .p_read17(layer4_out_V_17_dout),
    .p_read18(layer4_out_V_18_dout),
    .p_read19(layer4_out_V_19_dout),
    .p_read20(layer4_out_V_20_dout),
    .p_read21(layer4_out_V_21_dout),
    .p_read22(layer4_out_V_22_dout),
    .p_read23(layer4_out_V_23_dout),
    .p_read24(layer4_out_V_24_dout),
    .p_read25(layer4_out_V_25_dout),
    .p_read26(layer4_out_V_26_dout),
    .p_read27(layer4_out_V_27_dout),
    .p_read28(layer4_out_V_28_dout),
    .p_read29(layer4_out_V_29_dout),
    .p_read30(layer4_out_V_30_dout),
    .p_read31(layer4_out_V_31_dout),
    .p_read32(layer4_out_V_32_dout),
    .p_read33(layer4_out_V_33_dout),
    .p_read34(layer4_out_V_34_dout),
    .p_read35(layer4_out_V_35_dout),
    .p_read36(layer4_out_V_36_dout),
    .p_read37(layer4_out_V_37_dout),
    .p_read38(layer4_out_V_38_dout),
    .p_read39(layer4_out_V_39_dout),
    .p_read40(layer4_out_V_40_dout),
    .p_read41(layer4_out_V_41_dout),
    .p_read42(layer4_out_V_42_dout),
    .p_read43(layer4_out_V_43_dout),
    .p_read44(layer4_out_V_44_dout),
    .p_read45(layer4_out_V_45_dout),
    .p_read46(layer4_out_V_46_dout),
    .p_read47(layer4_out_V_47_dout),
    .p_read48(layer4_out_V_48_dout),
    .p_read49(layer4_out_V_49_dout),
    .ap_return_0(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_9)
);

myproject_softmax_latency_ap_fixed_ap_fixed_softmax_config7_s softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_start),
    .ap_done(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_done),
    .ap_continue(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_continue),
    .ap_idle(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_idle),
    .ap_ready(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready),
    .p_read(layer5_out_V_dout),
    .p_read1(layer5_out_V_1_dout),
    .p_read2(layer5_out_V_2_dout),
    .p_read3(layer5_out_V_3_dout),
    .p_read4(layer5_out_V_4_dout),
    .p_read5(layer5_out_V_5_dout),
    .p_read6(layer5_out_V_6_dout),
    .p_read7(layer5_out_V_7_dout),
    .p_read8(layer5_out_V_8_dout),
    .p_read9(layer5_out_V_9_dout),
    .layer7_out_address0(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address0),
    .layer7_out_ce0(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce0),
    .layer7_out_we0(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we0),
    .layer7_out_d0(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d0),
    .layer7_out_address1(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address1),
    .layer7_out_ce1(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce1),
    .layer7_out_we1(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we1),
    .layer7_out_d1(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d1)
);

myproject_fifo_w14_d2_S layer2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_0),
    .if_full_n(layer2_out_V_full_n),
    .if_write(ap_channel_done_layer2_out_V),
    .if_dout(layer2_out_V_dout),
    .if_num_data_valid(layer2_out_V_num_data_valid),
    .if_fifo_cap(layer2_out_V_fifo_cap),
    .if_empty_n(layer2_out_V_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_1),
    .if_full_n(layer2_out_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_V_1),
    .if_dout(layer2_out_V_1_dout),
    .if_num_data_valid(layer2_out_V_1_num_data_valid),
    .if_fifo_cap(layer2_out_V_1_fifo_cap),
    .if_empty_n(layer2_out_V_1_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_2),
    .if_full_n(layer2_out_V_2_full_n),
    .if_write(ap_channel_done_layer2_out_V_2),
    .if_dout(layer2_out_V_2_dout),
    .if_num_data_valid(layer2_out_V_2_num_data_valid),
    .if_fifo_cap(layer2_out_V_2_fifo_cap),
    .if_empty_n(layer2_out_V_2_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_3),
    .if_full_n(layer2_out_V_3_full_n),
    .if_write(ap_channel_done_layer2_out_V_3),
    .if_dout(layer2_out_V_3_dout),
    .if_num_data_valid(layer2_out_V_3_num_data_valid),
    .if_fifo_cap(layer2_out_V_3_fifo_cap),
    .if_empty_n(layer2_out_V_3_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_4),
    .if_full_n(layer2_out_V_4_full_n),
    .if_write(ap_channel_done_layer2_out_V_4),
    .if_dout(layer2_out_V_4_dout),
    .if_num_data_valid(layer2_out_V_4_num_data_valid),
    .if_fifo_cap(layer2_out_V_4_fifo_cap),
    .if_empty_n(layer2_out_V_4_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_5),
    .if_full_n(layer2_out_V_5_full_n),
    .if_write(ap_channel_done_layer2_out_V_5),
    .if_dout(layer2_out_V_5_dout),
    .if_num_data_valid(layer2_out_V_5_num_data_valid),
    .if_fifo_cap(layer2_out_V_5_fifo_cap),
    .if_empty_n(layer2_out_V_5_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_6),
    .if_full_n(layer2_out_V_6_full_n),
    .if_write(ap_channel_done_layer2_out_V_6),
    .if_dout(layer2_out_V_6_dout),
    .if_num_data_valid(layer2_out_V_6_num_data_valid),
    .if_fifo_cap(layer2_out_V_6_fifo_cap),
    .if_empty_n(layer2_out_V_6_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_7),
    .if_full_n(layer2_out_V_7_full_n),
    .if_write(ap_channel_done_layer2_out_V_7),
    .if_dout(layer2_out_V_7_dout),
    .if_num_data_valid(layer2_out_V_7_num_data_valid),
    .if_fifo_cap(layer2_out_V_7_fifo_cap),
    .if_empty_n(layer2_out_V_7_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_8),
    .if_full_n(layer2_out_V_8_full_n),
    .if_write(ap_channel_done_layer2_out_V_8),
    .if_dout(layer2_out_V_8_dout),
    .if_num_data_valid(layer2_out_V_8_num_data_valid),
    .if_fifo_cap(layer2_out_V_8_fifo_cap),
    .if_empty_n(layer2_out_V_8_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_9),
    .if_full_n(layer2_out_V_9_full_n),
    .if_write(ap_channel_done_layer2_out_V_9),
    .if_dout(layer2_out_V_9_dout),
    .if_num_data_valid(layer2_out_V_9_num_data_valid),
    .if_fifo_cap(layer2_out_V_9_fifo_cap),
    .if_empty_n(layer2_out_V_9_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_10),
    .if_full_n(layer2_out_V_10_full_n),
    .if_write(ap_channel_done_layer2_out_V_10),
    .if_dout(layer2_out_V_10_dout),
    .if_num_data_valid(layer2_out_V_10_num_data_valid),
    .if_fifo_cap(layer2_out_V_10_fifo_cap),
    .if_empty_n(layer2_out_V_10_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_11),
    .if_full_n(layer2_out_V_11_full_n),
    .if_write(ap_channel_done_layer2_out_V_11),
    .if_dout(layer2_out_V_11_dout),
    .if_num_data_valid(layer2_out_V_11_num_data_valid),
    .if_fifo_cap(layer2_out_V_11_fifo_cap),
    .if_empty_n(layer2_out_V_11_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_12),
    .if_full_n(layer2_out_V_12_full_n),
    .if_write(ap_channel_done_layer2_out_V_12),
    .if_dout(layer2_out_V_12_dout),
    .if_num_data_valid(layer2_out_V_12_num_data_valid),
    .if_fifo_cap(layer2_out_V_12_fifo_cap),
    .if_empty_n(layer2_out_V_12_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_13),
    .if_full_n(layer2_out_V_13_full_n),
    .if_write(ap_channel_done_layer2_out_V_13),
    .if_dout(layer2_out_V_13_dout),
    .if_num_data_valid(layer2_out_V_13_num_data_valid),
    .if_fifo_cap(layer2_out_V_13_fifo_cap),
    .if_empty_n(layer2_out_V_13_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_14),
    .if_full_n(layer2_out_V_14_full_n),
    .if_write(ap_channel_done_layer2_out_V_14),
    .if_dout(layer2_out_V_14_dout),
    .if_num_data_valid(layer2_out_V_14_num_data_valid),
    .if_fifo_cap(layer2_out_V_14_fifo_cap),
    .if_empty_n(layer2_out_V_14_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_15),
    .if_full_n(layer2_out_V_15_full_n),
    .if_write(ap_channel_done_layer2_out_V_15),
    .if_dout(layer2_out_V_15_dout),
    .if_num_data_valid(layer2_out_V_15_num_data_valid),
    .if_fifo_cap(layer2_out_V_15_fifo_cap),
    .if_empty_n(layer2_out_V_15_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_16),
    .if_full_n(layer2_out_V_16_full_n),
    .if_write(ap_channel_done_layer2_out_V_16),
    .if_dout(layer2_out_V_16_dout),
    .if_num_data_valid(layer2_out_V_16_num_data_valid),
    .if_fifo_cap(layer2_out_V_16_fifo_cap),
    .if_empty_n(layer2_out_V_16_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_17),
    .if_full_n(layer2_out_V_17_full_n),
    .if_write(ap_channel_done_layer2_out_V_17),
    .if_dout(layer2_out_V_17_dout),
    .if_num_data_valid(layer2_out_V_17_num_data_valid),
    .if_fifo_cap(layer2_out_V_17_fifo_cap),
    .if_empty_n(layer2_out_V_17_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_18),
    .if_full_n(layer2_out_V_18_full_n),
    .if_write(ap_channel_done_layer2_out_V_18),
    .if_dout(layer2_out_V_18_dout),
    .if_num_data_valid(layer2_out_V_18_num_data_valid),
    .if_fifo_cap(layer2_out_V_18_fifo_cap),
    .if_empty_n(layer2_out_V_18_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_19),
    .if_full_n(layer2_out_V_19_full_n),
    .if_write(ap_channel_done_layer2_out_V_19),
    .if_dout(layer2_out_V_19_dout),
    .if_num_data_valid(layer2_out_V_19_num_data_valid),
    .if_fifo_cap(layer2_out_V_19_fifo_cap),
    .if_empty_n(layer2_out_V_19_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_20),
    .if_full_n(layer2_out_V_20_full_n),
    .if_write(ap_channel_done_layer2_out_V_20),
    .if_dout(layer2_out_V_20_dout),
    .if_num_data_valid(layer2_out_V_20_num_data_valid),
    .if_fifo_cap(layer2_out_V_20_fifo_cap),
    .if_empty_n(layer2_out_V_20_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_21),
    .if_full_n(layer2_out_V_21_full_n),
    .if_write(ap_channel_done_layer2_out_V_21),
    .if_dout(layer2_out_V_21_dout),
    .if_num_data_valid(layer2_out_V_21_num_data_valid),
    .if_fifo_cap(layer2_out_V_21_fifo_cap),
    .if_empty_n(layer2_out_V_21_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_22),
    .if_full_n(layer2_out_V_22_full_n),
    .if_write(ap_channel_done_layer2_out_V_22),
    .if_dout(layer2_out_V_22_dout),
    .if_num_data_valid(layer2_out_V_22_num_data_valid),
    .if_fifo_cap(layer2_out_V_22_fifo_cap),
    .if_empty_n(layer2_out_V_22_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_23),
    .if_full_n(layer2_out_V_23_full_n),
    .if_write(ap_channel_done_layer2_out_V_23),
    .if_dout(layer2_out_V_23_dout),
    .if_num_data_valid(layer2_out_V_23_num_data_valid),
    .if_fifo_cap(layer2_out_V_23_fifo_cap),
    .if_empty_n(layer2_out_V_23_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_24),
    .if_full_n(layer2_out_V_24_full_n),
    .if_write(ap_channel_done_layer2_out_V_24),
    .if_dout(layer2_out_V_24_dout),
    .if_num_data_valid(layer2_out_V_24_num_data_valid),
    .if_fifo_cap(layer2_out_V_24_fifo_cap),
    .if_empty_n(layer2_out_V_24_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_25),
    .if_full_n(layer2_out_V_25_full_n),
    .if_write(ap_channel_done_layer2_out_V_25),
    .if_dout(layer2_out_V_25_dout),
    .if_num_data_valid(layer2_out_V_25_num_data_valid),
    .if_fifo_cap(layer2_out_V_25_fifo_cap),
    .if_empty_n(layer2_out_V_25_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_26),
    .if_full_n(layer2_out_V_26_full_n),
    .if_write(ap_channel_done_layer2_out_V_26),
    .if_dout(layer2_out_V_26_dout),
    .if_num_data_valid(layer2_out_V_26_num_data_valid),
    .if_fifo_cap(layer2_out_V_26_fifo_cap),
    .if_empty_n(layer2_out_V_26_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_27),
    .if_full_n(layer2_out_V_27_full_n),
    .if_write(ap_channel_done_layer2_out_V_27),
    .if_dout(layer2_out_V_27_dout),
    .if_num_data_valid(layer2_out_V_27_num_data_valid),
    .if_fifo_cap(layer2_out_V_27_fifo_cap),
    .if_empty_n(layer2_out_V_27_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_28),
    .if_full_n(layer2_out_V_28_full_n),
    .if_write(ap_channel_done_layer2_out_V_28),
    .if_dout(layer2_out_V_28_dout),
    .if_num_data_valid(layer2_out_V_28_num_data_valid),
    .if_fifo_cap(layer2_out_V_28_fifo_cap),
    .if_empty_n(layer2_out_V_28_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_29),
    .if_full_n(layer2_out_V_29_full_n),
    .if_write(ap_channel_done_layer2_out_V_29),
    .if_dout(layer2_out_V_29_dout),
    .if_num_data_valid(layer2_out_V_29_num_data_valid),
    .if_fifo_cap(layer2_out_V_29_fifo_cap),
    .if_empty_n(layer2_out_V_29_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_30),
    .if_full_n(layer2_out_V_30_full_n),
    .if_write(ap_channel_done_layer2_out_V_30),
    .if_dout(layer2_out_V_30_dout),
    .if_num_data_valid(layer2_out_V_30_num_data_valid),
    .if_fifo_cap(layer2_out_V_30_fifo_cap),
    .if_empty_n(layer2_out_V_30_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_31),
    .if_full_n(layer2_out_V_31_full_n),
    .if_write(ap_channel_done_layer2_out_V_31),
    .if_dout(layer2_out_V_31_dout),
    .if_num_data_valid(layer2_out_V_31_num_data_valid),
    .if_fifo_cap(layer2_out_V_31_fifo_cap),
    .if_empty_n(layer2_out_V_31_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_32),
    .if_full_n(layer2_out_V_32_full_n),
    .if_write(ap_channel_done_layer2_out_V_32),
    .if_dout(layer2_out_V_32_dout),
    .if_num_data_valid(layer2_out_V_32_num_data_valid),
    .if_fifo_cap(layer2_out_V_32_fifo_cap),
    .if_empty_n(layer2_out_V_32_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_33),
    .if_full_n(layer2_out_V_33_full_n),
    .if_write(ap_channel_done_layer2_out_V_33),
    .if_dout(layer2_out_V_33_dout),
    .if_num_data_valid(layer2_out_V_33_num_data_valid),
    .if_fifo_cap(layer2_out_V_33_fifo_cap),
    .if_empty_n(layer2_out_V_33_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_34),
    .if_full_n(layer2_out_V_34_full_n),
    .if_write(ap_channel_done_layer2_out_V_34),
    .if_dout(layer2_out_V_34_dout),
    .if_num_data_valid(layer2_out_V_34_num_data_valid),
    .if_fifo_cap(layer2_out_V_34_fifo_cap),
    .if_empty_n(layer2_out_V_34_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_35),
    .if_full_n(layer2_out_V_35_full_n),
    .if_write(ap_channel_done_layer2_out_V_35),
    .if_dout(layer2_out_V_35_dout),
    .if_num_data_valid(layer2_out_V_35_num_data_valid),
    .if_fifo_cap(layer2_out_V_35_fifo_cap),
    .if_empty_n(layer2_out_V_35_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_36),
    .if_full_n(layer2_out_V_36_full_n),
    .if_write(ap_channel_done_layer2_out_V_36),
    .if_dout(layer2_out_V_36_dout),
    .if_num_data_valid(layer2_out_V_36_num_data_valid),
    .if_fifo_cap(layer2_out_V_36_fifo_cap),
    .if_empty_n(layer2_out_V_36_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_37),
    .if_full_n(layer2_out_V_37_full_n),
    .if_write(ap_channel_done_layer2_out_V_37),
    .if_dout(layer2_out_V_37_dout),
    .if_num_data_valid(layer2_out_V_37_num_data_valid),
    .if_fifo_cap(layer2_out_V_37_fifo_cap),
    .if_empty_n(layer2_out_V_37_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_38),
    .if_full_n(layer2_out_V_38_full_n),
    .if_write(ap_channel_done_layer2_out_V_38),
    .if_dout(layer2_out_V_38_dout),
    .if_num_data_valid(layer2_out_V_38_num_data_valid),
    .if_fifo_cap(layer2_out_V_38_fifo_cap),
    .if_empty_n(layer2_out_V_38_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_39),
    .if_full_n(layer2_out_V_39_full_n),
    .if_write(ap_channel_done_layer2_out_V_39),
    .if_dout(layer2_out_V_39_dout),
    .if_num_data_valid(layer2_out_V_39_num_data_valid),
    .if_fifo_cap(layer2_out_V_39_fifo_cap),
    .if_empty_n(layer2_out_V_39_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_40),
    .if_full_n(layer2_out_V_40_full_n),
    .if_write(ap_channel_done_layer2_out_V_40),
    .if_dout(layer2_out_V_40_dout),
    .if_num_data_valid(layer2_out_V_40_num_data_valid),
    .if_fifo_cap(layer2_out_V_40_fifo_cap),
    .if_empty_n(layer2_out_V_40_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_41),
    .if_full_n(layer2_out_V_41_full_n),
    .if_write(ap_channel_done_layer2_out_V_41),
    .if_dout(layer2_out_V_41_dout),
    .if_num_data_valid(layer2_out_V_41_num_data_valid),
    .if_fifo_cap(layer2_out_V_41_fifo_cap),
    .if_empty_n(layer2_out_V_41_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_42),
    .if_full_n(layer2_out_V_42_full_n),
    .if_write(ap_channel_done_layer2_out_V_42),
    .if_dout(layer2_out_V_42_dout),
    .if_num_data_valid(layer2_out_V_42_num_data_valid),
    .if_fifo_cap(layer2_out_V_42_fifo_cap),
    .if_empty_n(layer2_out_V_42_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_43),
    .if_full_n(layer2_out_V_43_full_n),
    .if_write(ap_channel_done_layer2_out_V_43),
    .if_dout(layer2_out_V_43_dout),
    .if_num_data_valid(layer2_out_V_43_num_data_valid),
    .if_fifo_cap(layer2_out_V_43_fifo_cap),
    .if_empty_n(layer2_out_V_43_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_44),
    .if_full_n(layer2_out_V_44_full_n),
    .if_write(ap_channel_done_layer2_out_V_44),
    .if_dout(layer2_out_V_44_dout),
    .if_num_data_valid(layer2_out_V_44_num_data_valid),
    .if_fifo_cap(layer2_out_V_44_fifo_cap),
    .if_empty_n(layer2_out_V_44_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_45),
    .if_full_n(layer2_out_V_45_full_n),
    .if_write(ap_channel_done_layer2_out_V_45),
    .if_dout(layer2_out_V_45_dout),
    .if_num_data_valid(layer2_out_V_45_num_data_valid),
    .if_fifo_cap(layer2_out_V_45_fifo_cap),
    .if_empty_n(layer2_out_V_45_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_46),
    .if_full_n(layer2_out_V_46_full_n),
    .if_write(ap_channel_done_layer2_out_V_46),
    .if_dout(layer2_out_V_46_dout),
    .if_num_data_valid(layer2_out_V_46_num_data_valid),
    .if_fifo_cap(layer2_out_V_46_fifo_cap),
    .if_empty_n(layer2_out_V_46_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_47),
    .if_full_n(layer2_out_V_47_full_n),
    .if_write(ap_channel_done_layer2_out_V_47),
    .if_dout(layer2_out_V_47_dout),
    .if_num_data_valid(layer2_out_V_47_num_data_valid),
    .if_fifo_cap(layer2_out_V_47_fifo_cap),
    .if_empty_n(layer2_out_V_47_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_48),
    .if_full_n(layer2_out_V_48_full_n),
    .if_write(ap_channel_done_layer2_out_V_48),
    .if_dout(layer2_out_V_48_dout),
    .if_num_data_valid(layer2_out_V_48_num_data_valid),
    .if_fifo_cap(layer2_out_V_48_fifo_cap),
    .if_empty_n(layer2_out_V_48_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer2_out_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_return_49),
    .if_full_n(layer2_out_V_49_full_n),
    .if_write(ap_channel_done_layer2_out_V_49),
    .if_dout(layer2_out_V_49_dout),
    .if_num_data_valid(layer2_out_V_49_num_data_valid),
    .if_fifo_cap(layer2_out_V_49_fifo_cap),
    .if_empty_n(layer2_out_V_49_empty_n),
    .if_read(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_0),
    .if_full_n(layer4_out_V_full_n),
    .if_write(ap_channel_done_layer4_out_V),
    .if_dout(layer4_out_V_dout),
    .if_num_data_valid(layer4_out_V_num_data_valid),
    .if_fifo_cap(layer4_out_V_fifo_cap),
    .if_empty_n(layer4_out_V_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_1),
    .if_full_n(layer4_out_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_V_1),
    .if_dout(layer4_out_V_1_dout),
    .if_num_data_valid(layer4_out_V_1_num_data_valid),
    .if_fifo_cap(layer4_out_V_1_fifo_cap),
    .if_empty_n(layer4_out_V_1_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_2),
    .if_full_n(layer4_out_V_2_full_n),
    .if_write(ap_channel_done_layer4_out_V_2),
    .if_dout(layer4_out_V_2_dout),
    .if_num_data_valid(layer4_out_V_2_num_data_valid),
    .if_fifo_cap(layer4_out_V_2_fifo_cap),
    .if_empty_n(layer4_out_V_2_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_3),
    .if_full_n(layer4_out_V_3_full_n),
    .if_write(ap_channel_done_layer4_out_V_3),
    .if_dout(layer4_out_V_3_dout),
    .if_num_data_valid(layer4_out_V_3_num_data_valid),
    .if_fifo_cap(layer4_out_V_3_fifo_cap),
    .if_empty_n(layer4_out_V_3_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_4),
    .if_full_n(layer4_out_V_4_full_n),
    .if_write(ap_channel_done_layer4_out_V_4),
    .if_dout(layer4_out_V_4_dout),
    .if_num_data_valid(layer4_out_V_4_num_data_valid),
    .if_fifo_cap(layer4_out_V_4_fifo_cap),
    .if_empty_n(layer4_out_V_4_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_5),
    .if_full_n(layer4_out_V_5_full_n),
    .if_write(ap_channel_done_layer4_out_V_5),
    .if_dout(layer4_out_V_5_dout),
    .if_num_data_valid(layer4_out_V_5_num_data_valid),
    .if_fifo_cap(layer4_out_V_5_fifo_cap),
    .if_empty_n(layer4_out_V_5_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_6),
    .if_full_n(layer4_out_V_6_full_n),
    .if_write(ap_channel_done_layer4_out_V_6),
    .if_dout(layer4_out_V_6_dout),
    .if_num_data_valid(layer4_out_V_6_num_data_valid),
    .if_fifo_cap(layer4_out_V_6_fifo_cap),
    .if_empty_n(layer4_out_V_6_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_7),
    .if_full_n(layer4_out_V_7_full_n),
    .if_write(ap_channel_done_layer4_out_V_7),
    .if_dout(layer4_out_V_7_dout),
    .if_num_data_valid(layer4_out_V_7_num_data_valid),
    .if_fifo_cap(layer4_out_V_7_fifo_cap),
    .if_empty_n(layer4_out_V_7_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_8),
    .if_full_n(layer4_out_V_8_full_n),
    .if_write(ap_channel_done_layer4_out_V_8),
    .if_dout(layer4_out_V_8_dout),
    .if_num_data_valid(layer4_out_V_8_num_data_valid),
    .if_fifo_cap(layer4_out_V_8_fifo_cap),
    .if_empty_n(layer4_out_V_8_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_9),
    .if_full_n(layer4_out_V_9_full_n),
    .if_write(ap_channel_done_layer4_out_V_9),
    .if_dout(layer4_out_V_9_dout),
    .if_num_data_valid(layer4_out_V_9_num_data_valid),
    .if_fifo_cap(layer4_out_V_9_fifo_cap),
    .if_empty_n(layer4_out_V_9_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_10),
    .if_full_n(layer4_out_V_10_full_n),
    .if_write(ap_channel_done_layer4_out_V_10),
    .if_dout(layer4_out_V_10_dout),
    .if_num_data_valid(layer4_out_V_10_num_data_valid),
    .if_fifo_cap(layer4_out_V_10_fifo_cap),
    .if_empty_n(layer4_out_V_10_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_11),
    .if_full_n(layer4_out_V_11_full_n),
    .if_write(ap_channel_done_layer4_out_V_11),
    .if_dout(layer4_out_V_11_dout),
    .if_num_data_valid(layer4_out_V_11_num_data_valid),
    .if_fifo_cap(layer4_out_V_11_fifo_cap),
    .if_empty_n(layer4_out_V_11_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_12),
    .if_full_n(layer4_out_V_12_full_n),
    .if_write(ap_channel_done_layer4_out_V_12),
    .if_dout(layer4_out_V_12_dout),
    .if_num_data_valid(layer4_out_V_12_num_data_valid),
    .if_fifo_cap(layer4_out_V_12_fifo_cap),
    .if_empty_n(layer4_out_V_12_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_13),
    .if_full_n(layer4_out_V_13_full_n),
    .if_write(ap_channel_done_layer4_out_V_13),
    .if_dout(layer4_out_V_13_dout),
    .if_num_data_valid(layer4_out_V_13_num_data_valid),
    .if_fifo_cap(layer4_out_V_13_fifo_cap),
    .if_empty_n(layer4_out_V_13_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_14),
    .if_full_n(layer4_out_V_14_full_n),
    .if_write(ap_channel_done_layer4_out_V_14),
    .if_dout(layer4_out_V_14_dout),
    .if_num_data_valid(layer4_out_V_14_num_data_valid),
    .if_fifo_cap(layer4_out_V_14_fifo_cap),
    .if_empty_n(layer4_out_V_14_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_15),
    .if_full_n(layer4_out_V_15_full_n),
    .if_write(ap_channel_done_layer4_out_V_15),
    .if_dout(layer4_out_V_15_dout),
    .if_num_data_valid(layer4_out_V_15_num_data_valid),
    .if_fifo_cap(layer4_out_V_15_fifo_cap),
    .if_empty_n(layer4_out_V_15_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_16),
    .if_full_n(layer4_out_V_16_full_n),
    .if_write(ap_channel_done_layer4_out_V_16),
    .if_dout(layer4_out_V_16_dout),
    .if_num_data_valid(layer4_out_V_16_num_data_valid),
    .if_fifo_cap(layer4_out_V_16_fifo_cap),
    .if_empty_n(layer4_out_V_16_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_17),
    .if_full_n(layer4_out_V_17_full_n),
    .if_write(ap_channel_done_layer4_out_V_17),
    .if_dout(layer4_out_V_17_dout),
    .if_num_data_valid(layer4_out_V_17_num_data_valid),
    .if_fifo_cap(layer4_out_V_17_fifo_cap),
    .if_empty_n(layer4_out_V_17_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_18),
    .if_full_n(layer4_out_V_18_full_n),
    .if_write(ap_channel_done_layer4_out_V_18),
    .if_dout(layer4_out_V_18_dout),
    .if_num_data_valid(layer4_out_V_18_num_data_valid),
    .if_fifo_cap(layer4_out_V_18_fifo_cap),
    .if_empty_n(layer4_out_V_18_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_19),
    .if_full_n(layer4_out_V_19_full_n),
    .if_write(ap_channel_done_layer4_out_V_19),
    .if_dout(layer4_out_V_19_dout),
    .if_num_data_valid(layer4_out_V_19_num_data_valid),
    .if_fifo_cap(layer4_out_V_19_fifo_cap),
    .if_empty_n(layer4_out_V_19_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_20),
    .if_full_n(layer4_out_V_20_full_n),
    .if_write(ap_channel_done_layer4_out_V_20),
    .if_dout(layer4_out_V_20_dout),
    .if_num_data_valid(layer4_out_V_20_num_data_valid),
    .if_fifo_cap(layer4_out_V_20_fifo_cap),
    .if_empty_n(layer4_out_V_20_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_21),
    .if_full_n(layer4_out_V_21_full_n),
    .if_write(ap_channel_done_layer4_out_V_21),
    .if_dout(layer4_out_V_21_dout),
    .if_num_data_valid(layer4_out_V_21_num_data_valid),
    .if_fifo_cap(layer4_out_V_21_fifo_cap),
    .if_empty_n(layer4_out_V_21_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_22),
    .if_full_n(layer4_out_V_22_full_n),
    .if_write(ap_channel_done_layer4_out_V_22),
    .if_dout(layer4_out_V_22_dout),
    .if_num_data_valid(layer4_out_V_22_num_data_valid),
    .if_fifo_cap(layer4_out_V_22_fifo_cap),
    .if_empty_n(layer4_out_V_22_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_23),
    .if_full_n(layer4_out_V_23_full_n),
    .if_write(ap_channel_done_layer4_out_V_23),
    .if_dout(layer4_out_V_23_dout),
    .if_num_data_valid(layer4_out_V_23_num_data_valid),
    .if_fifo_cap(layer4_out_V_23_fifo_cap),
    .if_empty_n(layer4_out_V_23_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_24),
    .if_full_n(layer4_out_V_24_full_n),
    .if_write(ap_channel_done_layer4_out_V_24),
    .if_dout(layer4_out_V_24_dout),
    .if_num_data_valid(layer4_out_V_24_num_data_valid),
    .if_fifo_cap(layer4_out_V_24_fifo_cap),
    .if_empty_n(layer4_out_V_24_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_25),
    .if_full_n(layer4_out_V_25_full_n),
    .if_write(ap_channel_done_layer4_out_V_25),
    .if_dout(layer4_out_V_25_dout),
    .if_num_data_valid(layer4_out_V_25_num_data_valid),
    .if_fifo_cap(layer4_out_V_25_fifo_cap),
    .if_empty_n(layer4_out_V_25_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_26),
    .if_full_n(layer4_out_V_26_full_n),
    .if_write(ap_channel_done_layer4_out_V_26),
    .if_dout(layer4_out_V_26_dout),
    .if_num_data_valid(layer4_out_V_26_num_data_valid),
    .if_fifo_cap(layer4_out_V_26_fifo_cap),
    .if_empty_n(layer4_out_V_26_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_27),
    .if_full_n(layer4_out_V_27_full_n),
    .if_write(ap_channel_done_layer4_out_V_27),
    .if_dout(layer4_out_V_27_dout),
    .if_num_data_valid(layer4_out_V_27_num_data_valid),
    .if_fifo_cap(layer4_out_V_27_fifo_cap),
    .if_empty_n(layer4_out_V_27_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_28),
    .if_full_n(layer4_out_V_28_full_n),
    .if_write(ap_channel_done_layer4_out_V_28),
    .if_dout(layer4_out_V_28_dout),
    .if_num_data_valid(layer4_out_V_28_num_data_valid),
    .if_fifo_cap(layer4_out_V_28_fifo_cap),
    .if_empty_n(layer4_out_V_28_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_29),
    .if_full_n(layer4_out_V_29_full_n),
    .if_write(ap_channel_done_layer4_out_V_29),
    .if_dout(layer4_out_V_29_dout),
    .if_num_data_valid(layer4_out_V_29_num_data_valid),
    .if_fifo_cap(layer4_out_V_29_fifo_cap),
    .if_empty_n(layer4_out_V_29_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_30),
    .if_full_n(layer4_out_V_30_full_n),
    .if_write(ap_channel_done_layer4_out_V_30),
    .if_dout(layer4_out_V_30_dout),
    .if_num_data_valid(layer4_out_V_30_num_data_valid),
    .if_fifo_cap(layer4_out_V_30_fifo_cap),
    .if_empty_n(layer4_out_V_30_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_31),
    .if_full_n(layer4_out_V_31_full_n),
    .if_write(ap_channel_done_layer4_out_V_31),
    .if_dout(layer4_out_V_31_dout),
    .if_num_data_valid(layer4_out_V_31_num_data_valid),
    .if_fifo_cap(layer4_out_V_31_fifo_cap),
    .if_empty_n(layer4_out_V_31_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_32),
    .if_full_n(layer4_out_V_32_full_n),
    .if_write(ap_channel_done_layer4_out_V_32),
    .if_dout(layer4_out_V_32_dout),
    .if_num_data_valid(layer4_out_V_32_num_data_valid),
    .if_fifo_cap(layer4_out_V_32_fifo_cap),
    .if_empty_n(layer4_out_V_32_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_33),
    .if_full_n(layer4_out_V_33_full_n),
    .if_write(ap_channel_done_layer4_out_V_33),
    .if_dout(layer4_out_V_33_dout),
    .if_num_data_valid(layer4_out_V_33_num_data_valid),
    .if_fifo_cap(layer4_out_V_33_fifo_cap),
    .if_empty_n(layer4_out_V_33_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_34),
    .if_full_n(layer4_out_V_34_full_n),
    .if_write(ap_channel_done_layer4_out_V_34),
    .if_dout(layer4_out_V_34_dout),
    .if_num_data_valid(layer4_out_V_34_num_data_valid),
    .if_fifo_cap(layer4_out_V_34_fifo_cap),
    .if_empty_n(layer4_out_V_34_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_35),
    .if_full_n(layer4_out_V_35_full_n),
    .if_write(ap_channel_done_layer4_out_V_35),
    .if_dout(layer4_out_V_35_dout),
    .if_num_data_valid(layer4_out_V_35_num_data_valid),
    .if_fifo_cap(layer4_out_V_35_fifo_cap),
    .if_empty_n(layer4_out_V_35_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_36),
    .if_full_n(layer4_out_V_36_full_n),
    .if_write(ap_channel_done_layer4_out_V_36),
    .if_dout(layer4_out_V_36_dout),
    .if_num_data_valid(layer4_out_V_36_num_data_valid),
    .if_fifo_cap(layer4_out_V_36_fifo_cap),
    .if_empty_n(layer4_out_V_36_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_37),
    .if_full_n(layer4_out_V_37_full_n),
    .if_write(ap_channel_done_layer4_out_V_37),
    .if_dout(layer4_out_V_37_dout),
    .if_num_data_valid(layer4_out_V_37_num_data_valid),
    .if_fifo_cap(layer4_out_V_37_fifo_cap),
    .if_empty_n(layer4_out_V_37_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_38),
    .if_full_n(layer4_out_V_38_full_n),
    .if_write(ap_channel_done_layer4_out_V_38),
    .if_dout(layer4_out_V_38_dout),
    .if_num_data_valid(layer4_out_V_38_num_data_valid),
    .if_fifo_cap(layer4_out_V_38_fifo_cap),
    .if_empty_n(layer4_out_V_38_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_39),
    .if_full_n(layer4_out_V_39_full_n),
    .if_write(ap_channel_done_layer4_out_V_39),
    .if_dout(layer4_out_V_39_dout),
    .if_num_data_valid(layer4_out_V_39_num_data_valid),
    .if_fifo_cap(layer4_out_V_39_fifo_cap),
    .if_empty_n(layer4_out_V_39_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_40),
    .if_full_n(layer4_out_V_40_full_n),
    .if_write(ap_channel_done_layer4_out_V_40),
    .if_dout(layer4_out_V_40_dout),
    .if_num_data_valid(layer4_out_V_40_num_data_valid),
    .if_fifo_cap(layer4_out_V_40_fifo_cap),
    .if_empty_n(layer4_out_V_40_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_41),
    .if_full_n(layer4_out_V_41_full_n),
    .if_write(ap_channel_done_layer4_out_V_41),
    .if_dout(layer4_out_V_41_dout),
    .if_num_data_valid(layer4_out_V_41_num_data_valid),
    .if_fifo_cap(layer4_out_V_41_fifo_cap),
    .if_empty_n(layer4_out_V_41_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_42),
    .if_full_n(layer4_out_V_42_full_n),
    .if_write(ap_channel_done_layer4_out_V_42),
    .if_dout(layer4_out_V_42_dout),
    .if_num_data_valid(layer4_out_V_42_num_data_valid),
    .if_fifo_cap(layer4_out_V_42_fifo_cap),
    .if_empty_n(layer4_out_V_42_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_43),
    .if_full_n(layer4_out_V_43_full_n),
    .if_write(ap_channel_done_layer4_out_V_43),
    .if_dout(layer4_out_V_43_dout),
    .if_num_data_valid(layer4_out_V_43_num_data_valid),
    .if_fifo_cap(layer4_out_V_43_fifo_cap),
    .if_empty_n(layer4_out_V_43_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_44),
    .if_full_n(layer4_out_V_44_full_n),
    .if_write(ap_channel_done_layer4_out_V_44),
    .if_dout(layer4_out_V_44_dout),
    .if_num_data_valid(layer4_out_V_44_num_data_valid),
    .if_fifo_cap(layer4_out_V_44_fifo_cap),
    .if_empty_n(layer4_out_V_44_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_45),
    .if_full_n(layer4_out_V_45_full_n),
    .if_write(ap_channel_done_layer4_out_V_45),
    .if_dout(layer4_out_V_45_dout),
    .if_num_data_valid(layer4_out_V_45_num_data_valid),
    .if_fifo_cap(layer4_out_V_45_fifo_cap),
    .if_empty_n(layer4_out_V_45_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_46),
    .if_full_n(layer4_out_V_46_full_n),
    .if_write(ap_channel_done_layer4_out_V_46),
    .if_dout(layer4_out_V_46_dout),
    .if_num_data_valid(layer4_out_V_46_num_data_valid),
    .if_fifo_cap(layer4_out_V_46_fifo_cap),
    .if_empty_n(layer4_out_V_46_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_47),
    .if_full_n(layer4_out_V_47_full_n),
    .if_write(ap_channel_done_layer4_out_V_47),
    .if_dout(layer4_out_V_47_dout),
    .if_num_data_valid(layer4_out_V_47_num_data_valid),
    .if_fifo_cap(layer4_out_V_47_fifo_cap),
    .if_empty_n(layer4_out_V_47_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_48),
    .if_full_n(layer4_out_V_48_full_n),
    .if_write(ap_channel_done_layer4_out_V_48),
    .if_dout(layer4_out_V_48_dout),
    .if_num_data_valid(layer4_out_V_48_num_data_valid),
    .if_fifo_cap(layer4_out_V_48_fifo_cap),
    .if_empty_n(layer4_out_V_48_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_return_49),
    .if_full_n(layer4_out_V_49_full_n),
    .if_write(ap_channel_done_layer4_out_V_49),
    .if_dout(layer4_out_V_49_dout),
    .if_num_data_valid(layer4_out_V_49_num_data_valid),
    .if_fifo_cap(layer4_out_V_49_fifo_cap),
    .if_empty_n(layer4_out_V_49_empty_n),
    .if_read(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_0),
    .if_full_n(layer5_out_V_full_n),
    .if_write(ap_channel_done_layer5_out_V),
    .if_dout(layer5_out_V_dout),
    .if_num_data_valid(layer5_out_V_num_data_valid),
    .if_fifo_cap(layer5_out_V_fifo_cap),
    .if_empty_n(layer5_out_V_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_1),
    .if_full_n(layer5_out_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_V_1),
    .if_dout(layer5_out_V_1_dout),
    .if_num_data_valid(layer5_out_V_1_num_data_valid),
    .if_fifo_cap(layer5_out_V_1_fifo_cap),
    .if_empty_n(layer5_out_V_1_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_2),
    .if_full_n(layer5_out_V_2_full_n),
    .if_write(ap_channel_done_layer5_out_V_2),
    .if_dout(layer5_out_V_2_dout),
    .if_num_data_valid(layer5_out_V_2_num_data_valid),
    .if_fifo_cap(layer5_out_V_2_fifo_cap),
    .if_empty_n(layer5_out_V_2_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_3),
    .if_full_n(layer5_out_V_3_full_n),
    .if_write(ap_channel_done_layer5_out_V_3),
    .if_dout(layer5_out_V_3_dout),
    .if_num_data_valid(layer5_out_V_3_num_data_valid),
    .if_fifo_cap(layer5_out_V_3_fifo_cap),
    .if_empty_n(layer5_out_V_3_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_4),
    .if_full_n(layer5_out_V_4_full_n),
    .if_write(ap_channel_done_layer5_out_V_4),
    .if_dout(layer5_out_V_4_dout),
    .if_num_data_valid(layer5_out_V_4_num_data_valid),
    .if_fifo_cap(layer5_out_V_4_fifo_cap),
    .if_empty_n(layer5_out_V_4_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_5),
    .if_full_n(layer5_out_V_5_full_n),
    .if_write(ap_channel_done_layer5_out_V_5),
    .if_dout(layer5_out_V_5_dout),
    .if_num_data_valid(layer5_out_V_5_num_data_valid),
    .if_fifo_cap(layer5_out_V_5_fifo_cap),
    .if_empty_n(layer5_out_V_5_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_6),
    .if_full_n(layer5_out_V_6_full_n),
    .if_write(ap_channel_done_layer5_out_V_6),
    .if_dout(layer5_out_V_6_dout),
    .if_num_data_valid(layer5_out_V_6_num_data_valid),
    .if_fifo_cap(layer5_out_V_6_fifo_cap),
    .if_empty_n(layer5_out_V_6_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_7),
    .if_full_n(layer5_out_V_7_full_n),
    .if_write(ap_channel_done_layer5_out_V_7),
    .if_dout(layer5_out_V_7_dout),
    .if_num_data_valid(layer5_out_V_7_num_data_valid),
    .if_fifo_cap(layer5_out_V_7_fifo_cap),
    .if_empty_n(layer5_out_V_7_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_8),
    .if_full_n(layer5_out_V_8_full_n),
    .if_write(ap_channel_done_layer5_out_V_8),
    .if_dout(layer5_out_V_8_dout),
    .if_num_data_valid(layer5_out_V_8_num_data_valid),
    .if_fifo_cap(layer5_out_V_8_fifo_cap),
    .if_empty_n(layer5_out_V_8_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

myproject_fifo_w14_d2_S layer5_out_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_return_9),
    .if_full_n(layer5_out_V_9_full_n),
    .if_write(ap_channel_done_layer5_out_V_9),
    .if_dout(layer5_out_V_9_dout),
    .if_num_data_valid(layer5_out_V_9_num_data_valid),
    .if_fifo_cap(layer5_out_V_9_fifo_cap),
    .if_empty_n(layer5_out_V_9_empty_n),
    .if_read(softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V <= ap_sync_channel_write_layer2_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= ap_sync_channel_write_layer2_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_10 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_10 <= ap_sync_channel_write_layer2_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_11 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_11 <= ap_sync_channel_write_layer2_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_12 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_12 <= ap_sync_channel_write_layer2_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_13 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_13 <= ap_sync_channel_write_layer2_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_14 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_14 <= ap_sync_channel_write_layer2_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_15 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_15 <= ap_sync_channel_write_layer2_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_16 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_16 <= ap_sync_channel_write_layer2_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_17 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_17 <= ap_sync_channel_write_layer2_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_18 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_18 <= ap_sync_channel_write_layer2_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_19 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_19 <= ap_sync_channel_write_layer2_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= ap_sync_channel_write_layer2_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_20 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_20 <= ap_sync_channel_write_layer2_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_21 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_21 <= ap_sync_channel_write_layer2_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_22 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_22 <= ap_sync_channel_write_layer2_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_23 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_23 <= ap_sync_channel_write_layer2_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_24 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_24 <= ap_sync_channel_write_layer2_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_25 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_25 <= ap_sync_channel_write_layer2_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_26 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_26 <= ap_sync_channel_write_layer2_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_27 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_27 <= ap_sync_channel_write_layer2_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_28 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_28 <= ap_sync_channel_write_layer2_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_29 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_29 <= ap_sync_channel_write_layer2_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= ap_sync_channel_write_layer2_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_30 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_30 <= ap_sync_channel_write_layer2_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_31 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_31 <= ap_sync_channel_write_layer2_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_32 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_32 <= ap_sync_channel_write_layer2_out_V_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_33 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_33 <= ap_sync_channel_write_layer2_out_V_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_34 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_34 <= ap_sync_channel_write_layer2_out_V_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_35 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_35 <= ap_sync_channel_write_layer2_out_V_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_36 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_36 <= ap_sync_channel_write_layer2_out_V_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_37 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_37 <= ap_sync_channel_write_layer2_out_V_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_38 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_38 <= ap_sync_channel_write_layer2_out_V_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_39 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_39 <= ap_sync_channel_write_layer2_out_V_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_4 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_4 <= ap_sync_channel_write_layer2_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_40 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_40 <= ap_sync_channel_write_layer2_out_V_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_41 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_41 <= ap_sync_channel_write_layer2_out_V_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_42 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_42 <= ap_sync_channel_write_layer2_out_V_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_43 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_43 <= ap_sync_channel_write_layer2_out_V_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_44 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_44 <= ap_sync_channel_write_layer2_out_V_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_45 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_45 <= ap_sync_channel_write_layer2_out_V_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_46 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_46 <= ap_sync_channel_write_layer2_out_V_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_47 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_47 <= ap_sync_channel_write_layer2_out_V_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_48 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_48 <= ap_sync_channel_write_layer2_out_V_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_49 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_49 <= ap_sync_channel_write_layer2_out_V_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_5 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_5 <= ap_sync_channel_write_layer2_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_6 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_6 <= ap_sync_channel_write_layer2_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_7 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_7 <= ap_sync_channel_write_layer2_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_8 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_8 <= ap_sync_channel_write_layer2_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_9 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_9 <= ap_sync_channel_write_layer2_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V <= ap_sync_channel_write_layer4_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= ap_sync_channel_write_layer4_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_10 <= ap_sync_channel_write_layer4_out_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_11 <= ap_sync_channel_write_layer4_out_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_12 <= ap_sync_channel_write_layer4_out_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_13 <= ap_sync_channel_write_layer4_out_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_14 <= ap_sync_channel_write_layer4_out_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_15 <= ap_sync_channel_write_layer4_out_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_16 <= ap_sync_channel_write_layer4_out_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_17 <= ap_sync_channel_write_layer4_out_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_18 <= ap_sync_channel_write_layer4_out_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_19 <= ap_sync_channel_write_layer4_out_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= ap_sync_channel_write_layer4_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_20 <= ap_sync_channel_write_layer4_out_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_21 <= ap_sync_channel_write_layer4_out_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_22 <= ap_sync_channel_write_layer4_out_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_23 <= ap_sync_channel_write_layer4_out_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_24 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_24 <= ap_sync_channel_write_layer4_out_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_25 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_25 <= ap_sync_channel_write_layer4_out_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_26 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_26 <= ap_sync_channel_write_layer4_out_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_27 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_27 <= ap_sync_channel_write_layer4_out_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_28 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_28 <= ap_sync_channel_write_layer4_out_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_29 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_29 <= ap_sync_channel_write_layer4_out_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= ap_sync_channel_write_layer4_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_30 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_30 <= ap_sync_channel_write_layer4_out_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_31 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_31 <= ap_sync_channel_write_layer4_out_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_32 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_32 <= ap_sync_channel_write_layer4_out_V_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_33 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_33 <= ap_sync_channel_write_layer4_out_V_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_34 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_34 <= ap_sync_channel_write_layer4_out_V_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_35 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_35 <= ap_sync_channel_write_layer4_out_V_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_36 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_36 <= ap_sync_channel_write_layer4_out_V_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_37 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_37 <= ap_sync_channel_write_layer4_out_V_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_38 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_38 <= ap_sync_channel_write_layer4_out_V_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_39 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_39 <= ap_sync_channel_write_layer4_out_V_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_4 <= ap_sync_channel_write_layer4_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_40 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_40 <= ap_sync_channel_write_layer4_out_V_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_41 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_41 <= ap_sync_channel_write_layer4_out_V_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_42 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_42 <= ap_sync_channel_write_layer4_out_V_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_43 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_43 <= ap_sync_channel_write_layer4_out_V_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_44 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_44 <= ap_sync_channel_write_layer4_out_V_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_45 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_45 <= ap_sync_channel_write_layer4_out_V_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_46 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_46 <= ap_sync_channel_write_layer4_out_V_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_47 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_47 <= ap_sync_channel_write_layer4_out_V_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_48 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_48 <= ap_sync_channel_write_layer4_out_V_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_49 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_49 <= ap_sync_channel_write_layer4_out_V_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_5 <= ap_sync_channel_write_layer4_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_6 <= ap_sync_channel_write_layer4_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_7 <= ap_sync_channel_write_layer4_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_8 <= ap_sync_channel_write_layer4_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_9 <= ap_sync_channel_write_layer4_out_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V <= ap_sync_channel_write_layer5_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_1 <= ap_sync_channel_write_layer5_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_2 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_2 <= ap_sync_channel_write_layer5_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_3 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_3 <= ap_sync_channel_write_layer5_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_4 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_4 <= ap_sync_channel_write_layer5_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_5 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_5 <= ap_sync_channel_write_layer5_out_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_6 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_6 <= ap_sync_channel_write_layer5_out_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_7 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_7 <= ap_sync_channel_write_layer5_out_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_8 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_8 <= ap_sync_channel_write_layer5_out_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_V_9 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_V_9 <= ap_sync_channel_write_layer5_out_V_9;
        end
    end
end

assign ap_channel_done_layer2_out_V = ((ap_sync_reg_channel_write_layer2_out_V ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_1 = ((ap_sync_reg_channel_write_layer2_out_V_1 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_10 = ((ap_sync_reg_channel_write_layer2_out_V_10 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_11 = ((ap_sync_reg_channel_write_layer2_out_V_11 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_12 = ((ap_sync_reg_channel_write_layer2_out_V_12 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_13 = ((ap_sync_reg_channel_write_layer2_out_V_13 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_14 = ((ap_sync_reg_channel_write_layer2_out_V_14 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_15 = ((ap_sync_reg_channel_write_layer2_out_V_15 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_16 = ((ap_sync_reg_channel_write_layer2_out_V_16 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_17 = ((ap_sync_reg_channel_write_layer2_out_V_17 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_18 = ((ap_sync_reg_channel_write_layer2_out_V_18 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_19 = ((ap_sync_reg_channel_write_layer2_out_V_19 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_2 = ((ap_sync_reg_channel_write_layer2_out_V_2 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_20 = ((ap_sync_reg_channel_write_layer2_out_V_20 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_21 = ((ap_sync_reg_channel_write_layer2_out_V_21 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_22 = ((ap_sync_reg_channel_write_layer2_out_V_22 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_23 = ((ap_sync_reg_channel_write_layer2_out_V_23 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_24 = ((ap_sync_reg_channel_write_layer2_out_V_24 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_25 = ((ap_sync_reg_channel_write_layer2_out_V_25 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_26 = ((ap_sync_reg_channel_write_layer2_out_V_26 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_27 = ((ap_sync_reg_channel_write_layer2_out_V_27 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_28 = ((ap_sync_reg_channel_write_layer2_out_V_28 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_29 = ((ap_sync_reg_channel_write_layer2_out_V_29 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_3 = ((ap_sync_reg_channel_write_layer2_out_V_3 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_30 = ((ap_sync_reg_channel_write_layer2_out_V_30 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_31 = ((ap_sync_reg_channel_write_layer2_out_V_31 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_32 = ((ap_sync_reg_channel_write_layer2_out_V_32 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_33 = ((ap_sync_reg_channel_write_layer2_out_V_33 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_34 = ((ap_sync_reg_channel_write_layer2_out_V_34 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_35 = ((ap_sync_reg_channel_write_layer2_out_V_35 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_36 = ((ap_sync_reg_channel_write_layer2_out_V_36 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_37 = ((ap_sync_reg_channel_write_layer2_out_V_37 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_38 = ((ap_sync_reg_channel_write_layer2_out_V_38 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_39 = ((ap_sync_reg_channel_write_layer2_out_V_39 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_4 = ((ap_sync_reg_channel_write_layer2_out_V_4 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_40 = ((ap_sync_reg_channel_write_layer2_out_V_40 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_41 = ((ap_sync_reg_channel_write_layer2_out_V_41 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_42 = ((ap_sync_reg_channel_write_layer2_out_V_42 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_43 = ((ap_sync_reg_channel_write_layer2_out_V_43 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_44 = ((ap_sync_reg_channel_write_layer2_out_V_44 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_45 = ((ap_sync_reg_channel_write_layer2_out_V_45 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_46 = ((ap_sync_reg_channel_write_layer2_out_V_46 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_47 = ((ap_sync_reg_channel_write_layer2_out_V_47 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_48 = ((ap_sync_reg_channel_write_layer2_out_V_48 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_49 = ((ap_sync_reg_channel_write_layer2_out_V_49 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_5 = ((ap_sync_reg_channel_write_layer2_out_V_5 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_6 = ((ap_sync_reg_channel_write_layer2_out_V_6 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_7 = ((ap_sync_reg_channel_write_layer2_out_V_7 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_8 = ((ap_sync_reg_channel_write_layer2_out_V_8 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_V_9 = ((ap_sync_reg_channel_write_layer2_out_V_9 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer4_out_V = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V ^ 1'b1));

assign ap_channel_done_layer4_out_V_1 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_V_10 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_10 ^ 1'b1));

assign ap_channel_done_layer4_out_V_11 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_11 ^ 1'b1));

assign ap_channel_done_layer4_out_V_12 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_12 ^ 1'b1));

assign ap_channel_done_layer4_out_V_13 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_13 ^ 1'b1));

assign ap_channel_done_layer4_out_V_14 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_14 ^ 1'b1));

assign ap_channel_done_layer4_out_V_15 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_15 ^ 1'b1));

assign ap_channel_done_layer4_out_V_16 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_16 ^ 1'b1));

assign ap_channel_done_layer4_out_V_17 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_17 ^ 1'b1));

assign ap_channel_done_layer4_out_V_18 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_18 ^ 1'b1));

assign ap_channel_done_layer4_out_V_19 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_19 ^ 1'b1));

assign ap_channel_done_layer4_out_V_2 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_2 ^ 1'b1));

assign ap_channel_done_layer4_out_V_20 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_20 ^ 1'b1));

assign ap_channel_done_layer4_out_V_21 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_21 ^ 1'b1));

assign ap_channel_done_layer4_out_V_22 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_22 ^ 1'b1));

assign ap_channel_done_layer4_out_V_23 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_23 ^ 1'b1));

assign ap_channel_done_layer4_out_V_24 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_24 ^ 1'b1));

assign ap_channel_done_layer4_out_V_25 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_25 ^ 1'b1));

assign ap_channel_done_layer4_out_V_26 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_26 ^ 1'b1));

assign ap_channel_done_layer4_out_V_27 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_27 ^ 1'b1));

assign ap_channel_done_layer4_out_V_28 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_28 ^ 1'b1));

assign ap_channel_done_layer4_out_V_29 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_29 ^ 1'b1));

assign ap_channel_done_layer4_out_V_3 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_3 ^ 1'b1));

assign ap_channel_done_layer4_out_V_30 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_30 ^ 1'b1));

assign ap_channel_done_layer4_out_V_31 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_31 ^ 1'b1));

assign ap_channel_done_layer4_out_V_32 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_32 ^ 1'b1));

assign ap_channel_done_layer4_out_V_33 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_33 ^ 1'b1));

assign ap_channel_done_layer4_out_V_34 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_34 ^ 1'b1));

assign ap_channel_done_layer4_out_V_35 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_35 ^ 1'b1));

assign ap_channel_done_layer4_out_V_36 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_36 ^ 1'b1));

assign ap_channel_done_layer4_out_V_37 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_37 ^ 1'b1));

assign ap_channel_done_layer4_out_V_38 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_38 ^ 1'b1));

assign ap_channel_done_layer4_out_V_39 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_39 ^ 1'b1));

assign ap_channel_done_layer4_out_V_4 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_4 ^ 1'b1));

assign ap_channel_done_layer4_out_V_40 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_40 ^ 1'b1));

assign ap_channel_done_layer4_out_V_41 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_41 ^ 1'b1));

assign ap_channel_done_layer4_out_V_42 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_42 ^ 1'b1));

assign ap_channel_done_layer4_out_V_43 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_43 ^ 1'b1));

assign ap_channel_done_layer4_out_V_44 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_44 ^ 1'b1));

assign ap_channel_done_layer4_out_V_45 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_45 ^ 1'b1));

assign ap_channel_done_layer4_out_V_46 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_46 ^ 1'b1));

assign ap_channel_done_layer4_out_V_47 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_47 ^ 1'b1));

assign ap_channel_done_layer4_out_V_48 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_48 ^ 1'b1));

assign ap_channel_done_layer4_out_V_49 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_49 ^ 1'b1));

assign ap_channel_done_layer4_out_V_5 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_5 ^ 1'b1));

assign ap_channel_done_layer4_out_V_6 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_6 ^ 1'b1));

assign ap_channel_done_layer4_out_V_7 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_7 ^ 1'b1));

assign ap_channel_done_layer4_out_V_8 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_8 ^ 1'b1));

assign ap_channel_done_layer4_out_V_9 = (relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_9 ^ 1'b1));

assign ap_channel_done_layer5_out_V = ((ap_sync_reg_channel_write_layer5_out_V ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_1 = ((ap_sync_reg_channel_write_layer5_out_V_1 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_2 = ((ap_sync_reg_channel_write_layer5_out_V_2 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_3 = ((ap_sync_reg_channel_write_layer5_out_V_3 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_4 = ((ap_sync_reg_channel_write_layer5_out_V_4 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_5 = ((ap_sync_reg_channel_write_layer5_out_V_5 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_6 = ((ap_sync_reg_channel_write_layer5_out_V_6 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_7 = ((ap_sync_reg_channel_write_layer5_out_V_7 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_8 = ((ap_sync_reg_channel_write_layer5_out_V_8 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_V_9 = ((ap_sync_reg_channel_write_layer5_out_V_9 ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_done);

assign ap_done = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_done;

assign ap_idle = (softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_idle & relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_idle & (layer5_out_V_9_empty_n ^ 1'b1) & (layer5_out_V_8_empty_n ^ 1'b1) & (layer5_out_V_7_empty_n ^ 1'b1) & (layer5_out_V_6_empty_n ^ 1'b1) & (layer5_out_V_5_empty_n ^ 1'b1) & (layer5_out_V_4_empty_n ^ 1'b1) & (layer5_out_V_3_empty_n ^ 1'b1) & (layer5_out_V_2_empty_n ^ 1'b1) & (layer5_out_V_1_empty_n ^ 1'b1) & (layer5_out_V_empty_n ^ 1'b1) & (layer4_out_V_49_empty_n ^ 1'b1) & (layer4_out_V_48_empty_n ^ 1'b1) & (layer4_out_V_47_empty_n ^ 1'b1) & (layer4_out_V_46_empty_n ^ 1'b1) & (layer4_out_V_45_empty_n ^ 1'b1) & (layer4_out_V_44_empty_n ^ 1'b1) & (layer4_out_V_43_empty_n ^ 1'b1) & (layer4_out_V_42_empty_n ^ 1'b1) & (layer4_out_V_41_empty_n ^ 1'b1) & (layer4_out_V_40_empty_n ^ 1'b1) & (layer4_out_V_39_empty_n ^ 1'b1) & (layer4_out_V_38_empty_n ^ 1'b1) & (layer4_out_V_37_empty_n ^ 1'b1) & (layer4_out_V_36_empty_n ^ 1'b1) & (layer4_out_V_35_empty_n ^ 1'b1) & (layer4_out_V_34_empty_n ^ 1'b1) & (layer4_out_V_33_empty_n ^ 1'b1) & (layer4_out_V_32_empty_n ^ 1'b1) & (layer4_out_V_31_empty_n ^ 1'b1) & (layer4_out_V_30_empty_n ^ 1'b1) & (layer4_out_V_29_empty_n ^ 1'b1) & (layer4_out_V_28_empty_n ^ 1'b1) & (layer4_out_V_27_empty_n ^ 1'b1) & (layer4_out_V_26_empty_n ^ 1'b1) & (layer4_out_V_25_empty_n ^ 1'b1) & (layer4_out_V_24_empty_n ^ 1'b1) & (layer4_out_V_23_empty_n ^ 1'b1) & (layer4_out_V_22_empty_n ^ 1'b1) & (layer4_out_V_21_empty_n ^ 1'b1) & (layer4_out_V_20_empty_n ^ 1'b1) & (layer4_out_V_19_empty_n ^ 1'b1) & (layer4_out_V_18_empty_n ^ 1'b1) & (layer4_out_V_17_empty_n ^ 1'b1) & (layer4_out_V_16_empty_n ^ 1'b1) & (layer4_out_V_15_empty_n ^ 1'b1) & (layer4_out_V_14_empty_n ^ 1'b1) & (layer4_out_V_13_empty_n ^ 1'b1) & (layer4_out_V_12_empty_n ^ 1'b1) & (layer4_out_V_11_empty_n ^ 1'b1) & (layer4_out_V_10_empty_n ^ 1'b1) & (layer4_out_V_9_empty_n ^ 1'b1) & (layer4_out_V_8_empty_n ^ 1'b1) & (layer4_out_V_7_empty_n ^ 1'b1) & (layer4_out_V_6_empty_n ^ 1'b1) & (layer4_out_V_5_empty_n ^ 1'b1) & (layer4_out_V_4_empty_n ^ 1'b1) & (layer4_out_V_3_empty_n ^ 1'b1) & (layer4_out_V_2_empty_n ^ 1'b1) & (layer4_out_V_1_empty_n ^ 1'b1) & (layer4_out_V_empty_n ^ 1'b1) & (layer2_out_V_49_empty_n ^ 1'b1) & (layer2_out_V_48_empty_n ^ 1'b1) & (layer2_out_V_47_empty_n ^ 1'b1) & (layer2_out_V_46_empty_n ^ 1'b1) & (layer2_out_V_45_empty_n ^ 1'b1) & (layer2_out_V_44_empty_n ^ 1'b1) & (layer2_out_V_43_empty_n ^ 1'b1) & (layer2_out_V_42_empty_n ^ 1'b1) & (layer2_out_V_41_empty_n ^ 1'b1) & (layer2_out_V_40_empty_n ^ 1'b1) & (layer2_out_V_39_empty_n ^ 1'b1) & (layer2_out_V_38_empty_n ^ 1'b1) & (layer2_out_V_37_empty_n ^ 1'b1) & (layer2_out_V_36_empty_n ^ 1'b1) & (layer2_out_V_35_empty_n ^ 1'b1) & (layer2_out_V_34_empty_n ^ 1'b1) & (layer2_out_V_33_empty_n ^ 1'b1) & (layer2_out_V_32_empty_n ^ 1'b1) & (layer2_out_V_31_empty_n ^ 1'b1) & (layer2_out_V_30_empty_n ^ 1'b1) & (layer2_out_V_29_empty_n ^ 1'b1) & (layer2_out_V_28_empty_n ^ 1'b1) & (layer2_out_V_27_empty_n ^ 1'b1) & (layer2_out_V_26_empty_n ^ 1'b1) & (layer2_out_V_25_empty_n ^ 1'b1) & (layer2_out_V_24_empty_n ^ 1'b1) & (layer2_out_V_23_empty_n ^ 1'b1) & (layer2_out_V_22_empty_n ^ 1'b1) & (layer2_out_V_21_empty_n ^ 1'b1) & (layer2_out_V_20_empty_n ^ 1'b1) & (layer2_out_V_19_empty_n ^ 1'b1) & (layer2_out_V_18_empty_n ^ 1'b1) & (layer2_out_V_17_empty_n ^ 1'b1) & (layer2_out_V_16_empty_n ^ 1'b1) & (layer2_out_V_15_empty_n ^ 1'b1) & (layer2_out_V_14_empty_n ^ 1'b1) & (layer2_out_V_13_empty_n ^ 1'b1) & (layer2_out_V_12_empty_n ^ 1'b1) & (layer2_out_V_11_empty_n ^ 1'b1) & (layer2_out_V_10_empty_n ^ 1'b1) & (layer2_out_V_9_empty_n ^ 1'b1) & (layer2_out_V_8_empty_n ^ 1'b1) & (layer2_out_V_7_empty_n ^ 1'b1) & (layer2_out_V_6_empty_n ^ 1'b1) & (layer2_out_V_5_empty_n ^ 1'b1) & (layer2_out_V_4_empty_n ^ 1'b1) & (layer2_out_V_3_empty_n ^ 1'b1) & (layer2_out_V_2_empty_n ^ 1'b1) & (layer2_out_V_1_empty_n ^ 1'b1) & (layer2_out_V_empty_n ^ 1'b1) & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_idle & dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_idle);

assign ap_ready = dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_ready;

assign ap_sync_channel_write_layer2_out_V = ((layer2_out_V_full_n & ap_channel_done_layer2_out_V) | ap_sync_reg_channel_write_layer2_out_V);

assign ap_sync_channel_write_layer2_out_V_1 = ((layer2_out_V_1_full_n & ap_channel_done_layer2_out_V_1) | ap_sync_reg_channel_write_layer2_out_V_1);

assign ap_sync_channel_write_layer2_out_V_10 = ((layer2_out_V_10_full_n & ap_channel_done_layer2_out_V_10) | ap_sync_reg_channel_write_layer2_out_V_10);

assign ap_sync_channel_write_layer2_out_V_11 = ((layer2_out_V_11_full_n & ap_channel_done_layer2_out_V_11) | ap_sync_reg_channel_write_layer2_out_V_11);

assign ap_sync_channel_write_layer2_out_V_12 = ((layer2_out_V_12_full_n & ap_channel_done_layer2_out_V_12) | ap_sync_reg_channel_write_layer2_out_V_12);

assign ap_sync_channel_write_layer2_out_V_13 = ((layer2_out_V_13_full_n & ap_channel_done_layer2_out_V_13) | ap_sync_reg_channel_write_layer2_out_V_13);

assign ap_sync_channel_write_layer2_out_V_14 = ((layer2_out_V_14_full_n & ap_channel_done_layer2_out_V_14) | ap_sync_reg_channel_write_layer2_out_V_14);

assign ap_sync_channel_write_layer2_out_V_15 = ((layer2_out_V_15_full_n & ap_channel_done_layer2_out_V_15) | ap_sync_reg_channel_write_layer2_out_V_15);

assign ap_sync_channel_write_layer2_out_V_16 = ((layer2_out_V_16_full_n & ap_channel_done_layer2_out_V_16) | ap_sync_reg_channel_write_layer2_out_V_16);

assign ap_sync_channel_write_layer2_out_V_17 = ((layer2_out_V_17_full_n & ap_channel_done_layer2_out_V_17) | ap_sync_reg_channel_write_layer2_out_V_17);

assign ap_sync_channel_write_layer2_out_V_18 = ((layer2_out_V_18_full_n & ap_channel_done_layer2_out_V_18) | ap_sync_reg_channel_write_layer2_out_V_18);

assign ap_sync_channel_write_layer2_out_V_19 = ((layer2_out_V_19_full_n & ap_channel_done_layer2_out_V_19) | ap_sync_reg_channel_write_layer2_out_V_19);

assign ap_sync_channel_write_layer2_out_V_2 = ((layer2_out_V_2_full_n & ap_channel_done_layer2_out_V_2) | ap_sync_reg_channel_write_layer2_out_V_2);

assign ap_sync_channel_write_layer2_out_V_20 = ((layer2_out_V_20_full_n & ap_channel_done_layer2_out_V_20) | ap_sync_reg_channel_write_layer2_out_V_20);

assign ap_sync_channel_write_layer2_out_V_21 = ((layer2_out_V_21_full_n & ap_channel_done_layer2_out_V_21) | ap_sync_reg_channel_write_layer2_out_V_21);

assign ap_sync_channel_write_layer2_out_V_22 = ((layer2_out_V_22_full_n & ap_channel_done_layer2_out_V_22) | ap_sync_reg_channel_write_layer2_out_V_22);

assign ap_sync_channel_write_layer2_out_V_23 = ((layer2_out_V_23_full_n & ap_channel_done_layer2_out_V_23) | ap_sync_reg_channel_write_layer2_out_V_23);

assign ap_sync_channel_write_layer2_out_V_24 = ((layer2_out_V_24_full_n & ap_channel_done_layer2_out_V_24) | ap_sync_reg_channel_write_layer2_out_V_24);

assign ap_sync_channel_write_layer2_out_V_25 = ((layer2_out_V_25_full_n & ap_channel_done_layer2_out_V_25) | ap_sync_reg_channel_write_layer2_out_V_25);

assign ap_sync_channel_write_layer2_out_V_26 = ((layer2_out_V_26_full_n & ap_channel_done_layer2_out_V_26) | ap_sync_reg_channel_write_layer2_out_V_26);

assign ap_sync_channel_write_layer2_out_V_27 = ((layer2_out_V_27_full_n & ap_channel_done_layer2_out_V_27) | ap_sync_reg_channel_write_layer2_out_V_27);

assign ap_sync_channel_write_layer2_out_V_28 = ((layer2_out_V_28_full_n & ap_channel_done_layer2_out_V_28) | ap_sync_reg_channel_write_layer2_out_V_28);

assign ap_sync_channel_write_layer2_out_V_29 = ((layer2_out_V_29_full_n & ap_channel_done_layer2_out_V_29) | ap_sync_reg_channel_write_layer2_out_V_29);

assign ap_sync_channel_write_layer2_out_V_3 = ((layer2_out_V_3_full_n & ap_channel_done_layer2_out_V_3) | ap_sync_reg_channel_write_layer2_out_V_3);

assign ap_sync_channel_write_layer2_out_V_30 = ((layer2_out_V_30_full_n & ap_channel_done_layer2_out_V_30) | ap_sync_reg_channel_write_layer2_out_V_30);

assign ap_sync_channel_write_layer2_out_V_31 = ((layer2_out_V_31_full_n & ap_channel_done_layer2_out_V_31) | ap_sync_reg_channel_write_layer2_out_V_31);

assign ap_sync_channel_write_layer2_out_V_32 = ((layer2_out_V_32_full_n & ap_channel_done_layer2_out_V_32) | ap_sync_reg_channel_write_layer2_out_V_32);

assign ap_sync_channel_write_layer2_out_V_33 = ((layer2_out_V_33_full_n & ap_channel_done_layer2_out_V_33) | ap_sync_reg_channel_write_layer2_out_V_33);

assign ap_sync_channel_write_layer2_out_V_34 = ((layer2_out_V_34_full_n & ap_channel_done_layer2_out_V_34) | ap_sync_reg_channel_write_layer2_out_V_34);

assign ap_sync_channel_write_layer2_out_V_35 = ((layer2_out_V_35_full_n & ap_channel_done_layer2_out_V_35) | ap_sync_reg_channel_write_layer2_out_V_35);

assign ap_sync_channel_write_layer2_out_V_36 = ((layer2_out_V_36_full_n & ap_channel_done_layer2_out_V_36) | ap_sync_reg_channel_write_layer2_out_V_36);

assign ap_sync_channel_write_layer2_out_V_37 = ((layer2_out_V_37_full_n & ap_channel_done_layer2_out_V_37) | ap_sync_reg_channel_write_layer2_out_V_37);

assign ap_sync_channel_write_layer2_out_V_38 = ((layer2_out_V_38_full_n & ap_channel_done_layer2_out_V_38) | ap_sync_reg_channel_write_layer2_out_V_38);

assign ap_sync_channel_write_layer2_out_V_39 = ((layer2_out_V_39_full_n & ap_channel_done_layer2_out_V_39) | ap_sync_reg_channel_write_layer2_out_V_39);

assign ap_sync_channel_write_layer2_out_V_4 = ((layer2_out_V_4_full_n & ap_channel_done_layer2_out_V_4) | ap_sync_reg_channel_write_layer2_out_V_4);

assign ap_sync_channel_write_layer2_out_V_40 = ((layer2_out_V_40_full_n & ap_channel_done_layer2_out_V_40) | ap_sync_reg_channel_write_layer2_out_V_40);

assign ap_sync_channel_write_layer2_out_V_41 = ((layer2_out_V_41_full_n & ap_channel_done_layer2_out_V_41) | ap_sync_reg_channel_write_layer2_out_V_41);

assign ap_sync_channel_write_layer2_out_V_42 = ((layer2_out_V_42_full_n & ap_channel_done_layer2_out_V_42) | ap_sync_reg_channel_write_layer2_out_V_42);

assign ap_sync_channel_write_layer2_out_V_43 = ((layer2_out_V_43_full_n & ap_channel_done_layer2_out_V_43) | ap_sync_reg_channel_write_layer2_out_V_43);

assign ap_sync_channel_write_layer2_out_V_44 = ((layer2_out_V_44_full_n & ap_channel_done_layer2_out_V_44) | ap_sync_reg_channel_write_layer2_out_V_44);

assign ap_sync_channel_write_layer2_out_V_45 = ((layer2_out_V_45_full_n & ap_channel_done_layer2_out_V_45) | ap_sync_reg_channel_write_layer2_out_V_45);

assign ap_sync_channel_write_layer2_out_V_46 = ((layer2_out_V_46_full_n & ap_channel_done_layer2_out_V_46) | ap_sync_reg_channel_write_layer2_out_V_46);

assign ap_sync_channel_write_layer2_out_V_47 = ((layer2_out_V_47_full_n & ap_channel_done_layer2_out_V_47) | ap_sync_reg_channel_write_layer2_out_V_47);

assign ap_sync_channel_write_layer2_out_V_48 = ((layer2_out_V_48_full_n & ap_channel_done_layer2_out_V_48) | ap_sync_reg_channel_write_layer2_out_V_48);

assign ap_sync_channel_write_layer2_out_V_49 = ((layer2_out_V_49_full_n & ap_channel_done_layer2_out_V_49) | ap_sync_reg_channel_write_layer2_out_V_49);

assign ap_sync_channel_write_layer2_out_V_5 = ((layer2_out_V_5_full_n & ap_channel_done_layer2_out_V_5) | ap_sync_reg_channel_write_layer2_out_V_5);

assign ap_sync_channel_write_layer2_out_V_6 = ((layer2_out_V_6_full_n & ap_channel_done_layer2_out_V_6) | ap_sync_reg_channel_write_layer2_out_V_6);

assign ap_sync_channel_write_layer2_out_V_7 = ((layer2_out_V_7_full_n & ap_channel_done_layer2_out_V_7) | ap_sync_reg_channel_write_layer2_out_V_7);

assign ap_sync_channel_write_layer2_out_V_8 = ((layer2_out_V_8_full_n & ap_channel_done_layer2_out_V_8) | ap_sync_reg_channel_write_layer2_out_V_8);

assign ap_sync_channel_write_layer2_out_V_9 = ((layer2_out_V_9_full_n & ap_channel_done_layer2_out_V_9) | ap_sync_reg_channel_write_layer2_out_V_9);

assign ap_sync_channel_write_layer4_out_V = ((layer4_out_V_full_n & ap_channel_done_layer4_out_V) | ap_sync_reg_channel_write_layer4_out_V);

assign ap_sync_channel_write_layer4_out_V_1 = ((layer4_out_V_1_full_n & ap_channel_done_layer4_out_V_1) | ap_sync_reg_channel_write_layer4_out_V_1);

assign ap_sync_channel_write_layer4_out_V_10 = ((layer4_out_V_10_full_n & ap_channel_done_layer4_out_V_10) | ap_sync_reg_channel_write_layer4_out_V_10);

assign ap_sync_channel_write_layer4_out_V_11 = ((layer4_out_V_11_full_n & ap_channel_done_layer4_out_V_11) | ap_sync_reg_channel_write_layer4_out_V_11);

assign ap_sync_channel_write_layer4_out_V_12 = ((layer4_out_V_12_full_n & ap_channel_done_layer4_out_V_12) | ap_sync_reg_channel_write_layer4_out_V_12);

assign ap_sync_channel_write_layer4_out_V_13 = ((layer4_out_V_13_full_n & ap_channel_done_layer4_out_V_13) | ap_sync_reg_channel_write_layer4_out_V_13);

assign ap_sync_channel_write_layer4_out_V_14 = ((layer4_out_V_14_full_n & ap_channel_done_layer4_out_V_14) | ap_sync_reg_channel_write_layer4_out_V_14);

assign ap_sync_channel_write_layer4_out_V_15 = ((layer4_out_V_15_full_n & ap_channel_done_layer4_out_V_15) | ap_sync_reg_channel_write_layer4_out_V_15);

assign ap_sync_channel_write_layer4_out_V_16 = ((layer4_out_V_16_full_n & ap_channel_done_layer4_out_V_16) | ap_sync_reg_channel_write_layer4_out_V_16);

assign ap_sync_channel_write_layer4_out_V_17 = ((layer4_out_V_17_full_n & ap_channel_done_layer4_out_V_17) | ap_sync_reg_channel_write_layer4_out_V_17);

assign ap_sync_channel_write_layer4_out_V_18 = ((layer4_out_V_18_full_n & ap_channel_done_layer4_out_V_18) | ap_sync_reg_channel_write_layer4_out_V_18);

assign ap_sync_channel_write_layer4_out_V_19 = ((layer4_out_V_19_full_n & ap_channel_done_layer4_out_V_19) | ap_sync_reg_channel_write_layer4_out_V_19);

assign ap_sync_channel_write_layer4_out_V_2 = ((layer4_out_V_2_full_n & ap_channel_done_layer4_out_V_2) | ap_sync_reg_channel_write_layer4_out_V_2);

assign ap_sync_channel_write_layer4_out_V_20 = ((layer4_out_V_20_full_n & ap_channel_done_layer4_out_V_20) | ap_sync_reg_channel_write_layer4_out_V_20);

assign ap_sync_channel_write_layer4_out_V_21 = ((layer4_out_V_21_full_n & ap_channel_done_layer4_out_V_21) | ap_sync_reg_channel_write_layer4_out_V_21);

assign ap_sync_channel_write_layer4_out_V_22 = ((layer4_out_V_22_full_n & ap_channel_done_layer4_out_V_22) | ap_sync_reg_channel_write_layer4_out_V_22);

assign ap_sync_channel_write_layer4_out_V_23 = ((layer4_out_V_23_full_n & ap_channel_done_layer4_out_V_23) | ap_sync_reg_channel_write_layer4_out_V_23);

assign ap_sync_channel_write_layer4_out_V_24 = ((layer4_out_V_24_full_n & ap_channel_done_layer4_out_V_24) | ap_sync_reg_channel_write_layer4_out_V_24);

assign ap_sync_channel_write_layer4_out_V_25 = ((layer4_out_V_25_full_n & ap_channel_done_layer4_out_V_25) | ap_sync_reg_channel_write_layer4_out_V_25);

assign ap_sync_channel_write_layer4_out_V_26 = ((layer4_out_V_26_full_n & ap_channel_done_layer4_out_V_26) | ap_sync_reg_channel_write_layer4_out_V_26);

assign ap_sync_channel_write_layer4_out_V_27 = ((layer4_out_V_27_full_n & ap_channel_done_layer4_out_V_27) | ap_sync_reg_channel_write_layer4_out_V_27);

assign ap_sync_channel_write_layer4_out_V_28 = ((layer4_out_V_28_full_n & ap_channel_done_layer4_out_V_28) | ap_sync_reg_channel_write_layer4_out_V_28);

assign ap_sync_channel_write_layer4_out_V_29 = ((layer4_out_V_29_full_n & ap_channel_done_layer4_out_V_29) | ap_sync_reg_channel_write_layer4_out_V_29);

assign ap_sync_channel_write_layer4_out_V_3 = ((layer4_out_V_3_full_n & ap_channel_done_layer4_out_V_3) | ap_sync_reg_channel_write_layer4_out_V_3);

assign ap_sync_channel_write_layer4_out_V_30 = ((layer4_out_V_30_full_n & ap_channel_done_layer4_out_V_30) | ap_sync_reg_channel_write_layer4_out_V_30);

assign ap_sync_channel_write_layer4_out_V_31 = ((layer4_out_V_31_full_n & ap_channel_done_layer4_out_V_31) | ap_sync_reg_channel_write_layer4_out_V_31);

assign ap_sync_channel_write_layer4_out_V_32 = ((layer4_out_V_32_full_n & ap_channel_done_layer4_out_V_32) | ap_sync_reg_channel_write_layer4_out_V_32);

assign ap_sync_channel_write_layer4_out_V_33 = ((layer4_out_V_33_full_n & ap_channel_done_layer4_out_V_33) | ap_sync_reg_channel_write_layer4_out_V_33);

assign ap_sync_channel_write_layer4_out_V_34 = ((layer4_out_V_34_full_n & ap_channel_done_layer4_out_V_34) | ap_sync_reg_channel_write_layer4_out_V_34);

assign ap_sync_channel_write_layer4_out_V_35 = ((layer4_out_V_35_full_n & ap_channel_done_layer4_out_V_35) | ap_sync_reg_channel_write_layer4_out_V_35);

assign ap_sync_channel_write_layer4_out_V_36 = ((layer4_out_V_36_full_n & ap_channel_done_layer4_out_V_36) | ap_sync_reg_channel_write_layer4_out_V_36);

assign ap_sync_channel_write_layer4_out_V_37 = ((layer4_out_V_37_full_n & ap_channel_done_layer4_out_V_37) | ap_sync_reg_channel_write_layer4_out_V_37);

assign ap_sync_channel_write_layer4_out_V_38 = ((layer4_out_V_38_full_n & ap_channel_done_layer4_out_V_38) | ap_sync_reg_channel_write_layer4_out_V_38);

assign ap_sync_channel_write_layer4_out_V_39 = ((layer4_out_V_39_full_n & ap_channel_done_layer4_out_V_39) | ap_sync_reg_channel_write_layer4_out_V_39);

assign ap_sync_channel_write_layer4_out_V_4 = ((layer4_out_V_4_full_n & ap_channel_done_layer4_out_V_4) | ap_sync_reg_channel_write_layer4_out_V_4);

assign ap_sync_channel_write_layer4_out_V_40 = ((layer4_out_V_40_full_n & ap_channel_done_layer4_out_V_40) | ap_sync_reg_channel_write_layer4_out_V_40);

assign ap_sync_channel_write_layer4_out_V_41 = ((layer4_out_V_41_full_n & ap_channel_done_layer4_out_V_41) | ap_sync_reg_channel_write_layer4_out_V_41);

assign ap_sync_channel_write_layer4_out_V_42 = ((layer4_out_V_42_full_n & ap_channel_done_layer4_out_V_42) | ap_sync_reg_channel_write_layer4_out_V_42);

assign ap_sync_channel_write_layer4_out_V_43 = ((layer4_out_V_43_full_n & ap_channel_done_layer4_out_V_43) | ap_sync_reg_channel_write_layer4_out_V_43);

assign ap_sync_channel_write_layer4_out_V_44 = ((layer4_out_V_44_full_n & ap_channel_done_layer4_out_V_44) | ap_sync_reg_channel_write_layer4_out_V_44);

assign ap_sync_channel_write_layer4_out_V_45 = ((layer4_out_V_45_full_n & ap_channel_done_layer4_out_V_45) | ap_sync_reg_channel_write_layer4_out_V_45);

assign ap_sync_channel_write_layer4_out_V_46 = ((layer4_out_V_46_full_n & ap_channel_done_layer4_out_V_46) | ap_sync_reg_channel_write_layer4_out_V_46);

assign ap_sync_channel_write_layer4_out_V_47 = ((layer4_out_V_47_full_n & ap_channel_done_layer4_out_V_47) | ap_sync_reg_channel_write_layer4_out_V_47);

assign ap_sync_channel_write_layer4_out_V_48 = ((layer4_out_V_48_full_n & ap_channel_done_layer4_out_V_48) | ap_sync_reg_channel_write_layer4_out_V_48);

assign ap_sync_channel_write_layer4_out_V_49 = ((layer4_out_V_49_full_n & ap_channel_done_layer4_out_V_49) | ap_sync_reg_channel_write_layer4_out_V_49);

assign ap_sync_channel_write_layer4_out_V_5 = ((layer4_out_V_5_full_n & ap_channel_done_layer4_out_V_5) | ap_sync_reg_channel_write_layer4_out_V_5);

assign ap_sync_channel_write_layer4_out_V_6 = ((layer4_out_V_6_full_n & ap_channel_done_layer4_out_V_6) | ap_sync_reg_channel_write_layer4_out_V_6);

assign ap_sync_channel_write_layer4_out_V_7 = ((layer4_out_V_7_full_n & ap_channel_done_layer4_out_V_7) | ap_sync_reg_channel_write_layer4_out_V_7);

assign ap_sync_channel_write_layer4_out_V_8 = ((layer4_out_V_8_full_n & ap_channel_done_layer4_out_V_8) | ap_sync_reg_channel_write_layer4_out_V_8);

assign ap_sync_channel_write_layer4_out_V_9 = ((layer4_out_V_9_full_n & ap_channel_done_layer4_out_V_9) | ap_sync_reg_channel_write_layer4_out_V_9);

assign ap_sync_channel_write_layer5_out_V = ((layer5_out_V_full_n & ap_channel_done_layer5_out_V) | ap_sync_reg_channel_write_layer5_out_V);

assign ap_sync_channel_write_layer5_out_V_1 = ((layer5_out_V_1_full_n & ap_channel_done_layer5_out_V_1) | ap_sync_reg_channel_write_layer5_out_V_1);

assign ap_sync_channel_write_layer5_out_V_2 = ((layer5_out_V_2_full_n & ap_channel_done_layer5_out_V_2) | ap_sync_reg_channel_write_layer5_out_V_2);

assign ap_sync_channel_write_layer5_out_V_3 = ((layer5_out_V_3_full_n & ap_channel_done_layer5_out_V_3) | ap_sync_reg_channel_write_layer5_out_V_3);

assign ap_sync_channel_write_layer5_out_V_4 = ((layer5_out_V_4_full_n & ap_channel_done_layer5_out_V_4) | ap_sync_reg_channel_write_layer5_out_V_4);

assign ap_sync_channel_write_layer5_out_V_5 = ((layer5_out_V_5_full_n & ap_channel_done_layer5_out_V_5) | ap_sync_reg_channel_write_layer5_out_V_5);

assign ap_sync_channel_write_layer5_out_V_6 = ((layer5_out_V_6_full_n & ap_channel_done_layer5_out_V_6) | ap_sync_reg_channel_write_layer5_out_V_6);

assign ap_sync_channel_write_layer5_out_V_7 = ((layer5_out_V_7_full_n & ap_channel_done_layer5_out_V_7) | ap_sync_reg_channel_write_layer5_out_V_7);

assign ap_sync_channel_write_layer5_out_V_8 = ((layer5_out_V_8_full_n & ap_channel_done_layer5_out_V_8) | ap_sync_reg_channel_write_layer5_out_V_8);

assign ap_sync_channel_write_layer5_out_V_9 = ((layer5_out_V_9_full_n & ap_channel_done_layer5_out_V_9) | ap_sync_reg_channel_write_layer5_out_V_9);

assign dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_V_9 & ap_sync_channel_write_layer2_out_V_8 & ap_sync_channel_write_layer2_out_V_7 & ap_sync_channel_write_layer2_out_V_6 & ap_sync_channel_write_layer2_out_V_5 & ap_sync_channel_write_layer2_out_V_49 & ap_sync_channel_write_layer2_out_V_48 & ap_sync_channel_write_layer2_out_V_47 & ap_sync_channel_write_layer2_out_V_46 & ap_sync_channel_write_layer2_out_V_45 & ap_sync_channel_write_layer2_out_V_44 & ap_sync_channel_write_layer2_out_V_43 & ap_sync_channel_write_layer2_out_V_42 & ap_sync_channel_write_layer2_out_V_41 & ap_sync_channel_write_layer2_out_V_40 & ap_sync_channel_write_layer2_out_V_4 & ap_sync_channel_write_layer2_out_V_39 & ap_sync_channel_write_layer2_out_V_38 & ap_sync_channel_write_layer2_out_V_37 & ap_sync_channel_write_layer2_out_V_36 & ap_sync_channel_write_layer2_out_V_35 & ap_sync_channel_write_layer2_out_V_34 & ap_sync_channel_write_layer2_out_V_33 & ap_sync_channel_write_layer2_out_V_32 & ap_sync_channel_write_layer2_out_V_31 & ap_sync_channel_write_layer2_out_V_30 & ap_sync_channel_write_layer2_out_V_3 & ap_sync_channel_write_layer2_out_V_29 & ap_sync_channel_write_layer2_out_V_28 & ap_sync_channel_write_layer2_out_V_27 & ap_sync_channel_write_layer2_out_V_26 & ap_sync_channel_write_layer2_out_V_25 & ap_sync_channel_write_layer2_out_V_24 & ap_sync_channel_write_layer2_out_V_23 & ap_sync_channel_write_layer2_out_V_22 & ap_sync_channel_write_layer2_out_V_21 & ap_sync_channel_write_layer2_out_V_20 & ap_sync_channel_write_layer2_out_V_2 & ap_sync_channel_write_layer2_out_V_19 & ap_sync_channel_write_layer2_out_V_18 & ap_sync_channel_write_layer2_out_V_17 & ap_sync_channel_write_layer2_out_V_16 & ap_sync_channel_write_layer2_out_V_15 & ap_sync_channel_write_layer2_out_V_14 & ap_sync_channel_write_layer2_out_V_13 & ap_sync_channel_write_layer2_out_V_12 & ap_sync_channel_write_layer2_out_V_11 & ap_sync_channel_write_layer2_out_V_10 & ap_sync_channel_write_layer2_out_V_1 & ap_sync_channel_write_layer2_out_V);

assign dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_ap_start = ap_start;

assign dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_continue = (ap_sync_channel_write_layer5_out_V_9 & ap_sync_channel_write_layer5_out_V_8 & ap_sync_channel_write_layer5_out_V_7 & ap_sync_channel_write_layer5_out_V_6 & ap_sync_channel_write_layer5_out_V_5 & ap_sync_channel_write_layer5_out_V_4 & ap_sync_channel_write_layer5_out_V_3 & ap_sync_channel_write_layer5_out_V_2 & ap_sync_channel_write_layer5_out_V_1 & ap_sync_channel_write_layer5_out_V);

assign dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config5_U0_ap_start = (layer4_out_V_empty_n & layer4_out_V_9_empty_n & layer4_out_V_8_empty_n & layer4_out_V_7_empty_n & layer4_out_V_6_empty_n & layer4_out_V_5_empty_n & layer4_out_V_4_empty_n & layer4_out_V_49_empty_n & layer4_out_V_48_empty_n & layer4_out_V_47_empty_n & layer4_out_V_46_empty_n & layer4_out_V_45_empty_n & layer4_out_V_44_empty_n & layer4_out_V_43_empty_n & layer4_out_V_42_empty_n & layer4_out_V_41_empty_n & layer4_out_V_40_empty_n & layer4_out_V_3_empty_n & layer4_out_V_39_empty_n & layer4_out_V_38_empty_n & layer4_out_V_37_empty_n & layer4_out_V_36_empty_n & layer4_out_V_35_empty_n & layer4_out_V_34_empty_n & layer4_out_V_33_empty_n & layer4_out_V_32_empty_n & layer4_out_V_31_empty_n & layer4_out_V_30_empty_n & layer4_out_V_2_empty_n & layer4_out_V_29_empty_n & layer4_out_V_28_empty_n & layer4_out_V_27_empty_n & layer4_out_V_26_empty_n & layer4_out_V_25_empty_n & layer4_out_V_24_empty_n & layer4_out_V_23_empty_n & layer4_out_V_22_empty_n & layer4_out_V_21_empty_n & layer4_out_V_20_empty_n & layer4_out_V_1_empty_n & layer4_out_V_19_empty_n & layer4_out_V_18_empty_n & layer4_out_V_17_empty_n & layer4_out_V_16_empty_n & layer4_out_V_15_empty_n & layer4_out_V_14_empty_n & layer4_out_V_13_empty_n & layer4_out_V_12_empty_n & layer4_out_V_11_empty_n & layer4_out_V_10_empty_n);

assign fc1_input_address0 = dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_address0;

assign fc1_input_address1 = 10'd0;

assign fc1_input_ce0 = dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0_fc1_input_ce0;

assign fc1_input_ce1 = 1'b0;

assign fc1_input_d0 = 16'd0;

assign fc1_input_d1 = 16'd0;

assign fc1_input_we0 = 1'b0;

assign fc1_input_we1 = 1'b0;

assign layer7_out_address0 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address0;

assign layer7_out_address1 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_address1;

assign layer7_out_ce0 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce0;

assign layer7_out_ce1 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_ce1;

assign layer7_out_d0 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d0;

assign layer7_out_d1 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_d1;

assign layer7_out_we0 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we0;

assign layer7_out_we1 = softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_layer7_out_we1;

assign relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_V_9 & ap_sync_channel_write_layer4_out_V_8 & ap_sync_channel_write_layer4_out_V_7 & ap_sync_channel_write_layer4_out_V_6 & ap_sync_channel_write_layer4_out_V_5 & ap_sync_channel_write_layer4_out_V_49 & ap_sync_channel_write_layer4_out_V_48 & ap_sync_channel_write_layer4_out_V_47 & ap_sync_channel_write_layer4_out_V_46 & ap_sync_channel_write_layer4_out_V_45 & ap_sync_channel_write_layer4_out_V_44 & ap_sync_channel_write_layer4_out_V_43 & ap_sync_channel_write_layer4_out_V_42 & ap_sync_channel_write_layer4_out_V_41 & ap_sync_channel_write_layer4_out_V_40 & ap_sync_channel_write_layer4_out_V_4 & ap_sync_channel_write_layer4_out_V_39 & ap_sync_channel_write_layer4_out_V_38 & ap_sync_channel_write_layer4_out_V_37 & ap_sync_channel_write_layer4_out_V_36 & ap_sync_channel_write_layer4_out_V_35 & ap_sync_channel_write_layer4_out_V_34 & ap_sync_channel_write_layer4_out_V_33 & ap_sync_channel_write_layer4_out_V_32 & ap_sync_channel_write_layer4_out_V_31 & ap_sync_channel_write_layer4_out_V_30 & ap_sync_channel_write_layer4_out_V_3 & ap_sync_channel_write_layer4_out_V_29 & ap_sync_channel_write_layer4_out_V_28 & ap_sync_channel_write_layer4_out_V_27 & ap_sync_channel_write_layer4_out_V_26 & ap_sync_channel_write_layer4_out_V_25 & ap_sync_channel_write_layer4_out_V_24 & ap_sync_channel_write_layer4_out_V_23 & ap_sync_channel_write_layer4_out_V_22 & ap_sync_channel_write_layer4_out_V_21 & ap_sync_channel_write_layer4_out_V_20 & ap_sync_channel_write_layer4_out_V_2 & ap_sync_channel_write_layer4_out_V_19 & ap_sync_channel_write_layer4_out_V_18 & ap_sync_channel_write_layer4_out_V_17 & ap_sync_channel_write_layer4_out_V_16 & ap_sync_channel_write_layer4_out_V_15 & ap_sync_channel_write_layer4_out_V_14 & ap_sync_channel_write_layer4_out_V_13 & ap_sync_channel_write_layer4_out_V_12 & ap_sync_channel_write_layer4_out_V_11 & ap_sync_channel_write_layer4_out_V_10 & ap_sync_channel_write_layer4_out_V_1 & ap_sync_channel_write_layer4_out_V);

assign relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config4_U0_ap_start = (layer2_out_V_empty_n & layer2_out_V_9_empty_n & layer2_out_V_8_empty_n & layer2_out_V_7_empty_n & layer2_out_V_6_empty_n & layer2_out_V_5_empty_n & layer2_out_V_4_empty_n & layer2_out_V_49_empty_n & layer2_out_V_48_empty_n & layer2_out_V_47_empty_n & layer2_out_V_46_empty_n & layer2_out_V_45_empty_n & layer2_out_V_44_empty_n & layer2_out_V_43_empty_n & layer2_out_V_42_empty_n & layer2_out_V_41_empty_n & layer2_out_V_40_empty_n & layer2_out_V_3_empty_n & layer2_out_V_39_empty_n & layer2_out_V_38_empty_n & layer2_out_V_37_empty_n & layer2_out_V_36_empty_n & layer2_out_V_35_empty_n & layer2_out_V_34_empty_n & layer2_out_V_33_empty_n & layer2_out_V_32_empty_n & layer2_out_V_31_empty_n & layer2_out_V_30_empty_n & layer2_out_V_2_empty_n & layer2_out_V_29_empty_n & layer2_out_V_28_empty_n & layer2_out_V_27_empty_n & layer2_out_V_26_empty_n & layer2_out_V_25_empty_n & layer2_out_V_24_empty_n & layer2_out_V_23_empty_n & layer2_out_V_22_empty_n & layer2_out_V_21_empty_n & layer2_out_V_20_empty_n & layer2_out_V_1_empty_n & layer2_out_V_19_empty_n & layer2_out_V_18_empty_n & layer2_out_V_17_empty_n & layer2_out_V_16_empty_n & layer2_out_V_15_empty_n & layer2_out_V_14_empty_n & layer2_out_V_13_empty_n & layer2_out_V_12_empty_n & layer2_out_V_11_empty_n & layer2_out_V_10_empty_n);

assign softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_continue = 1'b1;

assign softmax_latency_ap_fixed_ap_fixed_softmax_config7_U0_ap_start = (layer5_out_V_empty_n & layer5_out_V_9_empty_n & layer5_out_V_8_empty_n & layer5_out_V_7_empty_n & layer5_out_V_6_empty_n & layer5_out_V_5_empty_n & layer5_out_V_4_empty_n & layer5_out_V_3_empty_n & layer5_out_V_2_empty_n & layer5_out_V_1_empty_n);

endmodule //myproject
