<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<Canvases xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">

<!-- ========================================================================================
# EMU Level histograms
============================================================================================= -->

	<Canvas>
		<Type>cnv</Type>
		<Prefix>TOP</Prefix>
		<Name>reportSummaryMap</Name>
		<Title>00 Top Physics Efficiency</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CSC/EventInfo/reportSummaryMap</Pad1>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>TOP</Prefix>
		<Name>EMU_Station_Status</Name>
		<Title>01 Station Physics Efficiency</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CSC/Summary/Summary_ME1</Pad1>
		<Pad2>CSC/Summary/Summary_ME2</Pad2>
		<Pad3>CSC/Summary/Summary_ME3</Pad3>
		<Pad4>CSC/Summary/Summary_ME4</Pad4>
                <Descr>
    Picture displays active atomic HW elements in the Station. Elements are being addressed by this sequence: Side -&gt; Station (fixed) -&gt; Ring -&gt; Chamber -&gt; Layer (at least 2 active) -&gt; CFEB -&gt; HV.
    Physics Efficiency is being counted with respect to the Eta/Phi area that can be covered the station elements (if all active efficiency = 1.0).
                </Descr>
	</Canvas>
	<!--Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test00_Readout_Buffer_Errors</Name>
		<Title>EMU Test00 - Readout Buffer Errors</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>All_Readout_Errors</Pad1>
	</Canvas-->
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test01_DDUs_in_Readout</Name>
		<Title>EMU Test01 - DDUs in Readout</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>All_DDUs_in_Readout</Pad1>
		<Pad2>All_DDUs_L1A_Increment</Pad2>
                <Descr>
                For each L1A, DDU must send back its Header/Trailer and DMB data, if present, sandwiched in between.
                </Descr>
	</Canvas>
	<!--Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test02_DDU_Event_Size</Name>
		<Title>EMU Test02 - DDU Event Size</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>All_DDUs_Event_Size</Pad1>
		<Pad2>All_DDUs_Average_Event_Size</Pad2>
	</Canvas-->
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test03_DDU_Reported_Errors</Name>
		<Title>EMU Test03 - DDU Reported Errors</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>All_DDUs_Trailer_Errors</Pad1>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test04_DDU_Format_Errors</Name>
		<Title>EMU Test04 - DDU Format Errors</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>All_DDUs_Format_Errors</Pad1>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test05_DDU_Inputs_Status</Name>
		<Title>EMU Test05 - DDU Inputs Status</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>All_DDUs_Live_Inputs</Pad1>
		<Pad2>All_DDUs_Inputs_with_Data</Pad2>
                <Descr>
                Histograms that report DDU Header information for each L1A.
                </Descr>
	</Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test06_DDU_Inpits_in_Error_State</Name>
                <Title>EMU Test06 - DDU Inputs in ERROR-WARNING State</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>All_DDUs_Inputs_Errors</Pad1>
                <Pad2>All_DDUs_Inputs_Warnings</Pad2>
                <Descr>
                DDU flags offensive inputs and reports this information in its trailer.
                </Descr>
        </Canvas>
	<!-- Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test07_DDU_Inputs_with_Data</Name>
		<Title>EMU Test07 - DDU Inputs with Data</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>All_DDUs_Inputs_with_Data</Pad1>
		<Pad2>All_DDUs_Average_Inputs_with_Data</Pad2>
	</Canvas-->
	 <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test08_Reporting_Unpacked_CSCs</Name>
                <Title>EMU Test08 - CSCs Reporting Data and Unpacked</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>CSC_Reporting</Pad1>
		<Pad2>CSC_Unpacked_Fract</Pad2>
        </Canvas>

        <!--Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test08a_Reporting_DMBs</Name>
                <Title>EMU Test08a - DMBs Reporting Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_Reporting</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test08b_Reporting_CSCs</Name>
                <Title>EMU Test08b - CSCs Reporting Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_Reporting</Pad1>
        </Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test09a_Unpacked_DMBs</Name>
		<Title>EMU Test09a - Unpacked DMBs</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>DMB_Unpacked</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test09b_Unpacked_CSCs</Name>
		<Title>EMU Test09b - Unpacked CSCs</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CSC_Unpacked</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
	</Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test09c_Unpacked_DMBs_Fract</Name>
                <Title>EMU Test09c - Unpacked DMBs (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_Unpacked_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test09d_Unpacked_CSCs_Fract</Name>
                <Title>EMU Test09d - Unpacked CSCs (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
		<Pad1>CSC_Unpacked_Fract</Pad1>
        </Canvas -->
	<Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test10_CSC_Errors_Warnings_Fract</Name>
                <Title>EMU Test10 - CSCs with Errors and Warnings (Fractions)</Title>
                <NumPadsX>2</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>CSC_Format_Errors_Fract</Pad1>
		<Pad2>CSC_L1A_out_of_sync</Pad2>
		<Pad3>CSC_DMB_input_fifo_full_Fract</Pad3>
                <Pad4>CSC_DMB_input_timeout_Fract</Pad4>

        </Canvas>

        <!-- Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test10a_DMB_Format_Errors</Name>
                <Title>EMU Test10a - DMBs with Format Errors</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_Format_Errors</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test10b_CSC_Format_Errors</Name>
		<Title>EMU Test10b - CSCs with Format Errors</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CSC_Format_Errors</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test10c_DMB_Format_Errors_Fract</Name>
		<Title>EMU Test10c - DMBs with Format Errors (Fractions)</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>DMB_Format_Errors_Fract</Pad1>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test10d_CSC_Format_Errors_Fract</Name>
		<Title>EMU Test10d - CSCs with Format Errors (Fractions)</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
                <Pad1>CSC_Format_Errors_Fract</Pad1>
	</Canvas -->
	<Canvas> 
                <Type>cnv</Type>
                <Prefix>EMU</Prefix> 
                <Name>EMU_Test11_CSC_wo_Data_Blocks</Name>
                <Title>EMU Test11 - CSCs without Data Blocks</Title>
                <NumPadsX>2</NumPadsX>
                <NumPadsY>2</NumPadsY>
		<Pad1>CSC_wo_ALCT_Fract</Pad1>
		<Pad2>CSC_wo_CLCT_Fract</Pad2>
		<Pad3>CSC_wo_CFEB_Fract</Pad3>
		<Pad4>CSC_Format_Warnings_Fract</Pad4>
                <Descr>
                These histograms show how often CSC events come without ALCT, CLCT, CFEB data. In conditions of cosmic ray runs, probabilities can go quite high, especially for ME1/1 CLCTs, which is not really a problem of chambers/electronics. What one really wants to single out is a list of chambers with =100% probability not to report some of data blocks. For the chambers in questions, one should look up &#8220;Data Block Finding Efficiency&#8221; histogram in the CSC folder.
                </Descr>
        </Canvas>
        <!--Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test11a_DMB_wo_ALCT</Name>
                <Title>EMU Test11a - DMBs without ALCT Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_ALCT</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test11b_CSC_wo_ALCT</Name>
                <Title>EMU Test11b - CSCs without ALCT Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_ALCT</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test11c_DMB_wo_ALCT_Fract</Name>
                <Title>EMU Test11c - DMBs without ALCT Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_ALCT_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test11d_CSC_wo_ALCT_Fract</Name>
                <Title>EMU Test11d - CSCs without ALCT Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_ALCT_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test12a_DMB_wo_CLCT</Name>
                <Title>EMU Test12a - DMBs without CLCT Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_CLCT</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test12b_CSC_wo_CLCT</Name>
                <Title>EMU Test12b - CSCs without CLCT Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_CLCT</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test12c_DMB_wo_CLCT_Fract</Name>
                <Title>EMU Test12c - DMBs without CLCT Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_CLCT_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test12d_CSC_wo_CLCT_Fract</Name>
                <Title>EMU Test12d - CSCs without CLCT Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_CLCT_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test13a_DMB_wo_CFEB</Name>
                <Title>EMU Test13a - DMBs without CFEB Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_CFEB</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test13b_CSC_wo_CFEB</Name>
                <Title>EMU Test13b - CSCs without CFEB Data</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_CFEB</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test13c_DMB_wo_CFEB_Fract</Name>
                <Title>EMU Test13c - DMBs without CFEB Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_wo_CFEB_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test13d_CSC_wo_CFEB_Fract</Name>
                <Title>EMU Test13d - CSCs without CFEB Data (Fractions)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_wo_CFEB_Fract</Pad1>
        </Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test14a_DMB_Format_Warnings</Name>
		<Title>EMU Test14a - DMBs with CFEB B-Words</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>DMB_Format_Warnings</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
	</Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test14b_CSC_Format_Warnings</Name>
                <Title>EMU Test14b - CSCs with CFEB B-Words</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_Format_Warnings</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test14c_DMB_Format_Warnings_Fract</Name>
                <Title>EMU Test14c - DMBs with CFEB B-Words (Fraction)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_Format_Warnings_Fract</Pad1>
        </Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>EMU</Prefix>
		<Name>EMU_Test14d_CSC_Format_Warnings_Fract</Name>
		<Title>EMU Test14d - CSCs with CFEB B-Words (Fraction)</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CSC_Format_Warnings_Fract</Pad1>
	</Canvas>
	<Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test15_CSC_inputs</Name>
                <Title>EMU Test15 - CSCs with DMB-INPUT FIFO FULL and TIMEOUT Status</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>2</NumPadsY>
		<Pad1>CSC_DMB_input_fifo_full_Fract</Pad1>
		<Pad2>CSC_DMB_input_timeout_Fract</Pad2>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas -->

        <!--Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test15a_DMB_input_fifo_full</Name>
                <Title>EMU Test15a - DMBs with DMB-INPUT-FIFO FULL Status</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_input_fifo_full</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test15b_CSC_input_fifo_full</Name>
                <Title>EMU Test15b - CSCs with DMB-INPUT-FIFO FULL Status</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_DMB_input_fifo_full</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test15c_DMB_input_fifo_full_Fract</Name>
                <Title>EMU Test15c - DMBs with DMB-INPUT-FIFO FULL Status (Fraction)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_input_fifo_full_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test15d_CSC_input_fifo_full_Fract</Name>
                <Title>EMU Test15d - CSCs with DMB-INPUT-FIFO FULL Status (Fraction)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_DMB_input_fifo_full_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test16a_DMB_input_timeout</Name>
                <Title>EMU Test16a - DMBs with DMB-INPUT TIMEOUT Status</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_input_timeout</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test16b_CSC_input_timeout</Name>
                <Title>EMU Test16b - CSCs with DMB-INPUT TIMEOUT Status</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_DMB_input_timeout</Pad1>
                <DisplayInWeb>0</DisplayInWeb>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test16c_DMB_input_timeout_Fract</Name>
                <Title>EMU Test16c - DMBs with DMB-INPUT TIMEOUT Status (Fraction)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_input_timeout_Fract</Pad1>
        </Canvas>
        <Canvas>
                <Type>cnv</Type>
                <Prefix>EMU</Prefix>
                <Name>EMU_Test16d_CSC_input_timeout_Fract</Name>
                <Title>EMU Test16d - CSCs with DMB-INPUT TIMEOUT Status (Fraction)</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>CSC_DMB_input_timeout_Fract</Pad1>
        </Canvas-->

<!-- ========================================================================================
# DDU Level histograms
============================================================================================= -->

	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_DMBs_DAV_and_Unpacked_vs_DMBs_Active</Name>
		<Title>DMBs DAV and Unpacked vs DMBs Active</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>3</NumPadsY>
		<Pad1>DMB_Active_Header_Count</Pad1>
		<Pad2>DMB_DAV_Header_Count_vs_DMB_Active_Header_Count</Pad2>
		<Pad3>DMB_unpacked_vs_DAV</Pad3>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_Error_Status_from_DDU_Trailer</Name>
		<Title>Error Status from DDU Trailer</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>Trailer_ErrorStat_Table</Pad1>
		<Pad2>Trailer_ErrorStat_Frequency</Pad2>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_Connected_and_Active_Inputs</Name>
		<Title>Connected and Active Inputs</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>DMB_Connected_Inputs</Pad1>
		<Pad2>DMB_DAV_Header_Occupancy</Pad2>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_Event_Buffer_Size_and_DDU_Word_Count</Name>
		<Title>Event Buffer Size and DDU Word Count</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>Buffer_Size</Pad1>
		<Pad2>Word_Count</Pad2>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_L1A_and_BXN_Counters</Name>
		<Title>L1A and BXN Counters</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>BXN</Pad1>
		<Pad2>L1A_Increment</Pad2>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>DDU</Prefix>
		<Name>DDU_State_of_CSCs</Name>
		<Title>State of CSCs</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CSC_Errors</Pad1>
		<Pad2>CSC_Warnings</Pad2>
	</Canvas>

<!-- ========================================================================================
# CSC Level histograms
============================================================================================= -->

	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_ALCT0_Key_Wiregroups__Patterns_and_Quality</Name>
		<Title>ALCT: ALCT0 Key Wiregroups, Patterns and Quality</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT0_KeyWG</Pad1>
		<Pad2>ALCT0_Quality</Pad2>
		<Pad3>ALCT0_Pattern</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCT0_Quality_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_ALCT0_BXN_and_ALCT_L1A_BXN_Synchronization</Name>
		<Title>ALCT: ALCT0_BXN and ALCT_L1A_BXN Synchronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT0_BXN</Pad1>
		<Pad2>ALCT0_dTime_vs_KeyWG</Pad2>
		<Pad3>ALCT0_dTime</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCT0_dTime_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_ALCT1_Key_Wiregroups__Patterns_and_Quality</Name>
		<Title>ALCT: ALCT1 Key Wiregroups, Patterns and Quality</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT1_KeyWG</Pad1>
		<Pad2>ALCT1_Quality</Pad2>
		<Pad3>ALCT1_Pattern</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCT1_Quality_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_ALCT1_BXN_and_ALCT_L1A_BXN_Synchronization</Name>
		<Title>ALCT: ALCT1_BXN and ALCT_L1A_BXN Synchronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT1_BXN</Pad1>
		<Pad2>ALCT1_dTime_vs_KeyWG</Pad2>
		<Pad3>ALCT1_dTime</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCT1_dTime_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_ALCTs_Found</Name>
		<Title>ALCT: ALCTs Found</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>ALCT_Number_Efficiency</Pad1>
		<Pad2>ALCT1_vs_ALCT0_KeyWG</Pad2>
		<Folder>ALCT</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_Anode_Hit_Occupancy_per_Chamber</Name>
		<Title>ALCT: Anode Hit Occupancy per Chamber</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>ALCT_Number_Of_Layers_With_Hits</Pad1>
		<Pad2>ALCT_Number_Of_WireGroups_With_Hits</Pad2>
		<Folder>ALCT</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_Anode_Hit_Occupancy_per_Wire_Group</Name>
		<Title>ALCT: Anode Hit Occupancy per Wire Group</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT_Ly1_Efficiency</Pad1>
		<Pad2>ALCT_Ly2_Efficiency</Pad2>
		<Pad3>ALCT_Ly3_Efficiency</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCT_Ly4_Efficiency</Pad4>
		<Pad5>ALCT_Ly5_Efficiency</Pad5>
		<Pad6>ALCT_Ly6_Efficiency</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_Number_of_Words_in_ALCT</Name>
		<Title>ALCT: Number of Words in ALCT</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>ALCT_Word_Count</Pad1>
		<Folder>ALCT</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_Raw_Hit_Time_Bin_Average_Occupancy</Name>
		<Title>ALCT: Raw Hit Time Bin Average Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCTTime_Ly1_Profile</Pad1>
		<Pad2>ALCTTime_Ly2_Profile</Pad2>
		<Pad3>ALCTTime_Ly3_Profile</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCTTime_Ly4_Profile</Pad4>
		<Pad5>ALCTTime_Ly5_Profile</Pad5>
		<Pad6>ALCTTime_Ly6_Profile</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>ALCT_Raw_Hit_Time_Bin_Occupancy</Name>
		<Title>ALCT: Raw Hit Time Bin Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCTTime_Ly1</Pad1>
		<Pad2>ALCTTime_Ly2</Pad2>
		<Pad3>ALCTTime_Ly3</Pad3>
		<Folder>ALCT</Folder>
		<Pad4>ALCTTime_Ly4</Pad4>
		<Pad5>ALCTTime_Ly5</Pad5>
		<Pad6>ALCTTime_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Cluster_Duration</Name>
		<Title>CFEB: Cluster Duration</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Cluster_Duration_Ly_1</Pad1>
		<Pad2>CFEB_Cluster_Duration_Ly_2</Pad2>
		<Pad3>CFEB_Cluster_Duration_Ly_3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Cluster_Duration_Ly_4</Pad4>
		<Pad5>CFEB_Cluster_Duration_Ly_5</Pad5>
		<Pad6>CFEB_Cluster_Duration_Ly_6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Clusters_Charge</Name>
		<Title>CFEB: Clusters Charge</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Clusters_Charge_Ly_1</Pad1>
		<Pad2>CFEB_Clusters_Charge_Ly_2</Pad2>
		<Pad3>CFEB_Clusters_Charge_Ly_3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Clusters_Charge_Ly_4</Pad4>
		<Pad5>CFEB_Clusters_Charge_Ly_5</Pad5>
		<Pad6>CFEB_Clusters_Charge_Ly_6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Clusters_Width</Name>
		<Title>CFEB: Clusters Width</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Width_of_Clusters_Ly_1</Pad1>
		<Pad2>CFEB_Width_of_Clusters_Ly_2</Pad2>
		<Pad3>CFEB_Width_of_Clusters_Ly_3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Width_of_Clusters_Ly_4</Pad4>
		<Pad5>CFEB_Width_of_Clusters_Ly_5</Pad5>
		<Pad6>CFEB_Width_of_Clusters_Ly_6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Free_SCA_Cells</Name>
		<Title>CFEB: Free SCA Cells</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB0_Free_SCA_Cells</Pad1>
		<Pad2>CFEB1_Free_SCA_Cells</Pad2>
		<Pad3>CFEB2_Free_SCA_Cells</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB3_Free_SCA_Cells</Pad4>
		<Pad5>CFEB4_Free_SCA_Cells</Pad5>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Number_of_Clusters</Name>
		<Title>CFEB: Number of Clusters</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Number_of_Clusters_Ly_1</Pad1>
		<Pad2>CFEB_Number_of_Clusters_Ly_2</Pad2>
		<Pad3>CFEB_Number_of_Clusters_Ly_3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Number_of_Clusters_Ly_4</Pad4>
		<Pad5>CFEB_Number_of_Clusters_Ly_5</Pad5>
		<Pad6>CFEB_Number_of_Clusters_Ly_6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Number_of_SCA_blocks_locked_by_LCTs</Name>
		<Title>CFEB: Number of SCA blocks locked by LCTs</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB0_SCA_Blocks_Locked_by_LCTs</Pad1>
		<Pad2>CFEB1_SCA_Blocks_Locked_by_LCTs</Pad2>
		<Pad3>CFEB2_SCA_Blocks_Locked_by_LCTs</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB3_SCA_Blocks_Locked_by_LCTs</Pad4>
		<Pad5>CFEB4_SCA_Blocks_Locked_by_LCTs</Pad5>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Number_of_SCA_blocks_locked_by_LCTxL1</Name>
		<Title>CFEB: Number of SCA blocks locked by LCTxL1</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB0_SCA_Blocks_Locked_by_LCTxL1</Pad1>
		<Pad2>CFEB1_SCA_Blocks_Locked_by_LCTxL1</Pad2>
		<Pad3>CFEB2_SCA_Blocks_Locked_by_LCTxL1</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB3_SCA_Blocks_Locked_by_LCTxL1</Pad4>
		<Pad5>CFEB4_SCA_Blocks_Locked_by_LCTxL1</Pad5>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Out_of_ADC_Range_Strips</Name>
		<Title>CFEB: Out of ADC Range Strips</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Out_Off_Range_Strips_Ly1</Pad1>
		<Pad2>CFEB_Out_Off_Range_Strips_Ly2</Pad2>
		<Pad3>CFEB_Out_Off_Range_Strips_Ly3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Out_Off_Range_Strips_Ly4</Pad4>
		<Pad5>CFEB_Out_Off_Range_Strips_Ly5</Pad5>
		<Pad6>CFEB_Out_Off_Range_Strips_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Pedestals_First_Sample</Name>
		<Title>CFEB: Pedestals (First Sample)</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Pedestal_withEMV_Sample_01_Ly1</Pad1>
		<Pad2>CFEB_Pedestal_withEMV_Sample_01_Ly2</Pad2>
		<Pad3>CFEB_Pedestal_withEMV_Sample_01_Ly3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Pedestal_withEMV_Sample_01_Ly4</Pad4>
		<Pad5>CFEB_Pedestal_withEMV_Sample_01_Ly5</Pad5>
		<Pad6>CFEB_Pedestal_withEMV_Sample_01_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_Pedestals_RMS</Name>
		<Title>CFEB: Pedestals RMS</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_PedestalRMS_Sample_01_Ly1</Pad1>
		<Pad2>CFEB_PedestalRMS_Sample_01_Ly2</Pad2>
		<Pad3>CFEB_PedestalRMS_Sample_01_Ly3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_PedestalRMS_Sample_01_Ly4</Pad4>
		<Pad5>CFEB_PedestalRMS_Sample_01_Ly5</Pad5>
		<Pad6>CFEB_PedestalRMS_Sample_01_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_SCA_Active_Strips_Occupancy</Name>
		<Title>CFEB: SCA Active Strips Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_ActiveStrips_Ly1</Pad1>
		<Pad2>CFEB_ActiveStrips_Ly2</Pad2>
		<Pad3>CFEB_ActiveStrips_Ly3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_ActiveStrips_Ly4</Pad4>
		<Pad5>CFEB_ActiveStrips_Ly5</Pad5>
		<Pad6>CFEB_ActiveStrips_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_SCA_Active_Time_Samples_vs_Strip_Numbers</Name>
		<Title>CFEB: SCA Active Time Samples vs Strip Numbers</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Active_Samples_vs_Strip_Ly1</Pad1>
		<Pad2>CFEB_Active_Samples_vs_Strip_Ly2</Pad2>
		<Pad3>CFEB_Active_Samples_vs_Strip_Ly3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Active_Samples_vs_Strip_Ly4</Pad4>
		<Pad5>CFEB_Active_Samples_vs_Strip_Ly5</Pad5>
		<Pad6>CFEB_Active_Samples_vs_Strip_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_SCA_Active_Time_Samples_vs_Strip_Numbers_Profile</Name>
		<Title>CFEB: SCA Active Time Samples vs Strip Numbers Profile</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_Active_Samples_vs_Strip_Ly1_Profile</Pad1>
		<Pad2>CFEB_Active_Samples_vs_Strip_Ly2_Profile</Pad2>
		<Pad3>CFEB_Active_Samples_vs_Strip_Ly3_Profile</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_Active_Samples_vs_Strip_Ly4_Profile</Pad4>
		<Pad5>CFEB_Active_Samples_vs_Strip_Ly5_Profile</Pad5>
		<Pad6>CFEB_Active_Samples_vs_Strip_Ly6_Profile</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_SCA_Block_Occupancy</Name>
		<Title>CFEB: SCA Block Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB0_SCA_Block_Occupancy</Pad1>
		<Pad2>CFEB1_SCA_Block_Occupancy</Pad2>
		<Pad3>CFEB2_SCA_Block_Occupancy</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB3_SCA_Block_Occupancy</Pad4>
		<Pad5>CFEB4_SCA_Block_Occupancy</Pad5>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CFEB_SCA_Cell_Peak</Name>
		<Title>CFEB: SCA Cell Peak</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CFEB_SCA_Cell_Peak_Ly_1</Pad1>
		<Pad2>CFEB_SCA_Cell_Peak_Ly_2</Pad2>
		<Pad3>CFEB_SCA_Cell_Peak_Ly_3</Pad3>
		<Folder>CFEB</Folder>
		<Pad4>CFEB_SCA_Cell_Peak_Ly_4</Pad4>
		<Pad5>CFEB_SCA_Cell_Peak_Ly_5</Pad5>
		<Pad6>CFEB_SCA_Cell_Peak_Ly_6</Pad6>
	</Canvas>
	<!--Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>CSC_Data_Block_Finding_Efficiency</Name>
		<Title>CSC: Data Block Finding Efficiency</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CSC_Efficiency</Pad1>
		<Folder>CSC</Folder>
	</Canvas-->
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>DMB_Test01_Binary_Examiner_Report</Name>
		<Title>DMB: Test01 - Binary Examiner Report</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>BinCheck_Errors_Frequency</Pad1>
		<Pad2>BinCheck_DataFlow_Problems_Frequency</Pad2>
		<!--Pad3>BinCheck_ErrorStat_Table</Pad3-->
                <!--Pad4>BinCheck_WarningStat_Table</Pad4-->
		<Folder>DMB</Folder>
	</Canvas>
	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>DMB_Test02_ALCT_TMB_CFEB_Data_Blocks</Name>
                <Title>DMB: Test02 - ALCT/TMB/CFEB Data Blocks</Title>
                <NumPadsX>2</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>Actual_DMB_FEB_DAV_Frequency</Pad1>
                <Pad2>Actual_DMB_FEB_Combinations_DAV_Frequency</Pad2>
                <Pad3>DMB_FEB_DAV_Unpacking_Inefficiency</Pad3>
                <Pad4>DMB_FEB_Combinations_DAV_Unpacking_Inefficiency</Pad4>
                <Folder>DMB</Folder>
        </Canvas>

	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>DMB_Test03_Individual_CFEB_Data_Blocks</Name>
                <Title>DMB: Test03 - Individual CFEB Data Blocks</Title>
                <NumPadsX>2</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>Actual_DMB_CFEB_DAV_Frequency</Pad1>
                <Pad2>Actual_DMB_CFEB_DAV_multiplicity_Frequency</Pad2>
		<Pad3>DMB_CFEB_DAV_Unpacking_Inefficiency</Pad3>
                <Pad4>DMB_CFEB_DAV_multiplicity_Unpacking_Inefficiency</Pad4>
                <Folder>DMB</Folder>
        </Canvas>


	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>DMB_Test04_CFEBs_DAV_and_Active</Name>
                <Title>DMB: Test04 - CFEBs DAV and Active self consistency</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_CFEB_Active_vs_DAV</Pad1>
                <Folder>DMB</Folder>
        </Canvas>

	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>DMB_Test05_L1A_High_Rate_Indicators</Name>
                <Title>DMB: Test05 - L1A High Rate Indicators</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>2</NumPadsY>
		<Pad1>DMB_L1_Pipe</Pad1>
                <Pad2>DMB_CFEB_MOVLP</Pad2>
                <Folder>DMB</Folder>
        </Canvas>


	<!--Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>DMB_CFEB_Multiple_Overlaps</Name>
                <Title>DMB: CFEB Multiple Overlaps</Title>
                <NumPadsX>1</NumPadsX>
                <NumPadsY>1</NumPadsY>
                <Pad1>DMB_CFEB_MOVLP</Pad1>
                <Folder>DMB</Folder>
        </Canvas>

	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>DMB_CFEBs_DAV_and_Active</Name>
		<Title>DMB: CFEBs DAV and Active</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>DMB_CFEB_Active_vs_DAV</Pad1>
		<Pad2>DMB_CFEB_Active</Pad2>
		<Pad3>DMB_CFEB_DAV</Pad3>
		<Folder>DMB</Folder>
		<Pad4>DMB_CFEB_DAV_multiplicity</Pad4>
	</Canvas>

	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>DMB_DMB-CFEB-SYNC_BXN_Counter</Name>
		<Title>DMB: DMB-CFEB-SYNC BXN Counter</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>DMB_CFEB_Sync</Pad1>
		<Folder>DMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>DMB_FEB_Status_Timeouts__FIFO__L1_pipe</Name>
		<Title>DMB: FEB Status (Timeouts, FIFO, L1 pipe)</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>DMB_FEB_Timeouts</Pad1>
		<Pad3>DMB_L1_Pipe</Pad3>
		<Folder>DMB</Folder>
		<Pad4>DMB_FIFO_stats</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>DMB_FEBs_DAV_and_Unpacked</Name>
		<Title>DMB: FEBs DAV and Unpacked</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>DMB_FEB_DAV_Efficiency</Pad1>
		<Pad2>DMB_FEB_Combinations_DAV_Efficiency</Pad2>
		<Pad3>DMB_FEB_Unpacked_vs_DAV</Pad3>
		<Folder>DMB</Folder>
		<Pad4>DMB_FEB_Combinations_Unpacked_vs_DAV</Pad4>
	</Canvas-->
	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>SYNC_Test01_L1A_Differences</Name>
                <Title>SYNC Test01 - L1A Differences</Title>
                <NumPadsX>4</NumPadsX>
                <NumPadsY>2</NumPadsY>
		<Pad1>CFEB0_DMB_L1A_diff</Pad1>
		<Pad2>CFEB1_DMB_L1A_diff</Pad2>
		<Pad3>CFEB2_DMB_L1A_diff</Pad3>
		<Pad4>CFEB3_DMB_L1A_diff</Pad4>
		<Pad5>CFEB4_DMB_L1A_diff</Pad5>
                <Pad6>ALCT_DMB_L1A_diff</Pad6>
		<Pad7>CLCT_DMB_L1A_diff</Pad7>
		<Pad8>DMB_DDU_L1A_diff</Pad8>
		<Folder>SYNC</Folder>
        </Canvas>

	<Canvas>
                <Type>cnv</Type>
                <Prefix>CSC</Prefix>
                <Name>SYNC_Test02_BXN_Differences</Name>
                <Title>SYNC Test02 - BXN Differences</Title>
                <NumPadsX>4</NumPadsX>
                <NumPadsY>2</NumPadsY>
                <Pad1>CFEB0_L1A_Sync_Time_DMB_diff</Pad1>
                <Pad2>CFEB1_L1A_Sync_Time_DMB_diff</Pad2>
                <Pad3>CFEB2_L1A_Sync_Time_DMB_diff</Pad3>
                <Pad4>CFEB3_L1A_Sync_Time_DMB_diff</Pad4>
                <Pad5>CFEB4_L1A_Sync_Time_DMB_diff</Pad5>
                <Pad6>ALCT_DMB_BXN_diff</Pad6>
                <Pad7>CLCT_DMB_BXN_diff</Pad7>
                <Pad8>DMB_DDU_BXN_diff</Pad8>
                <Folder>SYNC</Folder>
        </Canvas>


	<!-- Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>SYNC_ALCT_-_DMB_Synchronization</Name>
		<Title>SYNC: ALCT - DMB Synchronization</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT_L1A</Pad1>
		<Pad2>ALCT_DMB_L1A_diff</Pad2>
		<Pad3>DMB_L1A_vs_ALCT_L1A</Pad3>
		<Folder>SYNC</Folder>
		<Pad4>ALCT_BXN</Pad4>
		<Pad5>ALCT_DMB_BXN_diff</Pad5>
		<Pad6>ALCT_BXN_vs_DMB_BXN</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>SYNC_CFEB_-_DMB_Synchronization</Name>
		<Title>SYNC: CFEB - DMB Synchronization</Title>
		<NumPadsX>5</NumPadsX>
		<NumPadsY>3</NumPadsY>
		<Pad1>CFEB0_L1A_Sync_Time</Pad1>
		<Pad2>CFEB1_L1A_Sync_Time</Pad2>
		<Pad3>CFEB2_L1A_Sync_Time</Pad3>
		<Folder>SYNC</Folder>
		<Pad4>CFEB3_L1A_Sync_Time</Pad4>
		<Pad5>CFEB4_L1A_Sync_Time</Pad5>
		<Pad6>CFEB0_L1A_Sync_Time_vs_DMB</Pad6>
		<Pad7>CFEB1_L1A_Sync_Time_vs_DMB</Pad7>
		<Pad8>CFEB2_L1A_Sync_Time_vs_DMB</Pad8>
		<Pad9>CFEB3_L1A_Sync_Time_vs_DMB</Pad9>
		<Pad10>CFEB4_L1A_Sync_Time_vs_DMB</Pad10>
		<Pad11>CFEB0_L1A_Sync_Time_DMB_diff</Pad11>
		<Pad12>CFEB1_L1A_Sync_Time_DMB_diff</Pad12>
		<Pad13>CFEB2_L1A_Sync_Time_DMB_diff</Pad13>
		<Pad14>CFEB3_L1A_Sync_Time_DMB_diff</Pad14>
		<Pad15>CFEB4_L1A_Sync_Time_DMB_diff</Pad15>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>SYNC_DMB_-_DDU_Synchronization</Name>
		<Title>SYNC: DMB - DDU Synchronization</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>DMB_L1A_Distrib</Pad1>
		<Pad2>DMB_DDU_L1A_diff</Pad2>
		<Pad3>DMB_L1A_vs_DDU_L1A</Pad3>
		<Folder>SYNC</Folder>
		<Pad4>DMB_BXN_Distrib</Pad4>
		<Pad5>DMB_DDU_BXN_diff</Pad5>
		<Pad6>DMB_BXN_vs_DDU_BXN</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>SYNC_TMB_-_ALCT_Syncronization</Name>
		<Title>SYNC: TMB - ALCT Syncronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>TMB_L1A_vs_ALCT_L1A</Pad1>
		<Pad2>TMB_ALCT_L1A_diff</Pad2>
		<Pad3>TMB_BXN_vs_ALCT_BXN</Pad3>
		<Folder>SYNC</Folder>
		<Pad4>TMB_ALCT_BXN_diff</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>SYNC_TMB_-_DMB_Synchronization</Name>
		<Title>SYNC: TMB - DMB Synchronization</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT_L1A</Pad1>
		<Pad2>CLCT_DMB_L1A_diff</Pad2>
		<Pad3>DMB_L1A_vs_CLCT_L1A</Pad3>
		<Folder>SYNC</Folder>
		<Pad4>CLCT_BXN</Pad4>
		<Pad5>CLCT_DMB_BXN_diff</Pad5>
		<Pad6>CLCT_BXN_vs_DMB_BXN</Pad6>
	</Canvas-->
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_CLCT0_Key_HalfStrips__Patterns_and_Quality</Name>
		<Title>TMB-CLCT: CLCT0 Key HalfStrips, Patterns and Quality</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT0_KeyHalfStrip</Pad1>
		<Pad2>CLCT0_Half_Strip_Quality</Pad2>
		<Pad3>CLCT0_Half_Strip_Pattern</Pad3>
		<Folder>TMB</Folder>
		<Pad4>CLCT0_Half_Strip_Quality_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_CLCT0_BXN_and_TMB_L1A_BXN_Synchronization</Name>
		<Title>TMB-CLCT: CLCT0_BXN and TMB_L1A_BXN Synchronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT0_BXN</Pad1>
		<Pad2>CLCT0_dTime_vs_Half_Strip</Pad2>
		<Pad3>CLCT0_dTime</Pad3>
		<Folder>TMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_CLCT1_Key_HalfStrips__Patterns_and_Quality</Name>
		<Title>TMB-CLCT: CLCT1 Key HalfStrips, Patterns and Quality</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT1_KeyHalfStrip</Pad1>
		<Pad2>CLCT1_Half_Strip_Quality</Pad2>
		<Pad3>CLCT1_Half_Strip_Pattern</Pad3>
		<Folder>TMB</Folder>
		<Pad4>CLCT1_Half_Strip_Quality_Profile</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_CLCT1_BXN_and_TMB_L1A_BXN_Synchronization</Name>
		<Title>TMB-CLCT: CLCT1_BXN and TMB_L1A_BXN Synchronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT1_BXN</Pad1>
		<Pad2>CLCT1_dTime_vs_Half_Strip</Pad2>
		<Pad3>CLCT1_dTime</Pad3>
		<Folder>TMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_CLCTs_Found</Name>
		<Title>TMB-CLCT: CLCTs Found</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CLCT_Number</Pad1>
		<Pad2>CLCT1_vs_CLCT0_Key_Strip</Pad2>
		<Folder>TMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_Cathode_Comparator_Hit_Occupancy_per_Chamber</Name>
		<Title>TMB-CLCT: Cathode Comparator Hit Occupancy per Chamber</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CLCT_Number_Of_Layers_With_Hits</Pad1>
		<Pad2>CLCT_Number_Of_HalfStrips_With_Hits</Pad2>
		<Folder>TMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_Cathode_Comparator_Hit_Occupancy_per_Half_Strip</Name>
		<Title>TMB-CLCT: Cathode Comparator Hit Occupancy per Half Strip</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCT_Ly1_Efficiency</Pad1>
		<Pad2>CLCT_Ly2_Efficiency</Pad2>
		<Pad3>CLCT_Ly3_Efficiency</Pad3>
		<Folder>TMB</Folder>
		<Pad4>CLCT_Ly4_Efficiency</Pad4>
		<Pad5>CLCT_Ly5_Efficiency</Pad5>
		<Pad6>CLCT_Ly6_Efficiency</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_Comparator_Raw_Hit_Time_Bin_Average_Occupancy</Name>
		<Title>TMB-CLCT: Comparator Raw Hit Time Bin Average Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCTTime_Ly1_Profile</Pad1>
		<Pad2>CLCTTime_Ly2_Profile</Pad2>
		<Pad3>CLCTTime_Ly3_Profile</Pad3>
		<Folder>TMB</Folder>
		<Pad4>CLCTTime_Ly4_Profile</Pad4>
		<Pad5>CLCTTime_Ly5_Profile</Pad5>
		<Pad6>CLCTTime_Ly6_Profile</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB-CLCT_Comparator_Raw_Hit_Time_Bin_Occupancy</Name>
		<Title>TMB-CLCT: Comparator Raw Hit Time Bin Occupancy</Title>
		<NumPadsX>3</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>CLCTTime_Ly1</Pad1>
		<Pad2>CLCTTime_Ly2</Pad2>
		<Pad3>CLCTTime_Ly3</Pad3>
		<Folder>TMB</Folder>
		<Pad4>CLCTTime_Ly4</Pad4>
		<Pad5>CLCTTime_Ly5</Pad5>
		<Pad6>CLCTTime_Ly6</Pad6>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB_ALCT_-_CLCT_Time_MatchingSynchronization</Name>
		<Title>TMB: ALCT - CLCT Time MatchingSynchronization</Title>
		<NumPadsX>2</NumPadsX>
		<NumPadsY>2</NumPadsY>
		<Pad1>ALCT_Match_Time</Pad1>
		<Pad2>LCT_Match_Status</Pad2>
		<Pad3>LCT0_Match_BXN_Difference</Pad3>
		<Folder>TMB</Folder>
		<Pad4>LCT1_Match_BXN_Difference</Pad4>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB_Number_of_Words_in_TMB</Name>
		<Title>TMB: Number of Words in TMB</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>TMB_Word_Count</Pad1>
		<Folder>TMB</Folder>
	</Canvas>
	<Canvas>
		<Type>cnv</Type>
		<Prefix>CSC</Prefix>
		<Name>TMB_ALCT0_KeyWiregroup_vs_CLCT0_Key_DiStrip</Name>
		<Title>TMB: ALCT0 KeyWiregroup vs CLCT0 Key DiStrip</Title>
		<NumPadsX>1</NumPadsX>
		<NumPadsY>1</NumPadsY>
		<Pad1>CLCT0_KeyDiStrip_vs_ALCT0_KeyWiregroup</Pad1>
		<Folder>TMB</Folder>
	</Canvas>
</Canvases>
