
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358905500                       # Number of ticks simulated
final_tick                               2259637703000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41157632                       # Simulator instruction rate (inst/s)
host_op_rate                                 41156289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              139295673                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751524                       # Number of bytes of host memory used
host_seconds                                     2.58                       # Real time elapsed on the host
sim_insts                                   106039053                       # Number of instructions simulated
sim_ops                                     106039053                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus1.inst       165056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       104704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            269760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       165056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       165056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          17408                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2579                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         1636                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4215                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          272                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               272                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus1.inst    459887073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    291731389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            751618462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst    459887073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       459887073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       48503018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            48503018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       48503018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst    459887073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    291731389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           800121480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus1.inst        64384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       685184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            749568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        64384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       543424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         543424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         1006                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        10706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              11712                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         8491                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8491                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus1.inst    179389839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data   1909093062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2088482901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst    179389839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       179389839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1514114440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1514114440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1514114440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst    179389839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data   1909093062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3602597341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358710500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358884000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          373.149212                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   371.433287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.715925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.725456                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003351                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.728807                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336390500     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           359006000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257517500     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240786                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.800276                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.160620                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.830350                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047189                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952794                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537907                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537907                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122315                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114023                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114023                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2036                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2229                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2229                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236338                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236338                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236338                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236338                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9368                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9368                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          228                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18686                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18686                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18686                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18686                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255024                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255024                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070788                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075921                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075921                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100707                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073272                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073272                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073272                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073272                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12117                       # number of writebacks
system.cpu1.dcache.writebacks::total            12117                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966664                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710873                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.089889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.912267                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.054397                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048657                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951278                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442361                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442361                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710079                       # number of overall hits
system.cpu1.icache.overall_hits::total         710079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717480                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717480                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717480                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717480                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717480                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717480                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010315                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010315                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010315                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010315                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests             9                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1427                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                  3                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  1                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 1                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq                3                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               5                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                     264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            34854                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             34600                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.041243                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.198854                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   33173     95.88%     95.88% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1427      4.12%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               34600                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         52552                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        26335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            9079                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         9071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              16947                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  1                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 1                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12117                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         7384                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             6663                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               97                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             28                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             125                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9271                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9271                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           7401                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          9546                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side        22186                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side        56666                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  78852                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       946240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side      1979784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2926024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            27175                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             79723                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.115149                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.319518                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   70551     88.50%     88.50% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9164     11.49%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                       8      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               79723                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            2565.094617                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1000.568283                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst          945                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   618.954566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.571767                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244279                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.230713                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.151112                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000140                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.626244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2470                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2331                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.603027                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                  76                       # Number of tag accesses
system.l2cache0.tags.data_accesses                 76                       # Number of data accesses
system.l2cache0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            3                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                4                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::total               4                       # number of overall misses
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total              4                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total             4                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total             1                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               18265                       # number of replacements
system.l2cache1.tags.tagsinuse            3991.847695                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 23755                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               18265                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.300575                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1850.777196                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst    28.228208                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data    52.271701                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst   838.214671                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data  1222.355919                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.451850                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.006892                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.012762                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.204642                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.298427                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974572                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3997                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1019                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2889                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              447678                       # Number of tag accesses
system.l2cache1.tags.data_accesses             447678                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12117                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12117                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         7384                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         7384                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data         1018                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1018                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         3815                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3815                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data         4157                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4157                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         3815                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data         5175                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               8990                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         3815                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data         5175                       # number of overall hits
system.l2cache1.overall_hits::total              8990                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data           96                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           96                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data           28                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           28                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data         8253                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8253                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst         3586                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3586                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data         5389                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5389                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst         3586                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data        13642                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            17228                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst         3586                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data        13642                       # number of overall misses
system.l2cache1.overall_misses::total           17228                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         7384                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         7384                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           97                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data         9271                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9271                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         9546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         9546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data        18817                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          26218                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data        18817                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         26218                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data     0.989691                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.989691                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.890195                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.890195                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.484529                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.484529                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.564530                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.564530                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.484529                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.724983                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.657106                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.484529                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.724983                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.657106                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           8769                       # number of writebacks
system.l2cache1.writebacks::total                8769                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4189                       # Transaction distribution
system.membus0.trans_dist::WriteReq                 2                       # Transaction distribution
system.membus0.trans_dist::WriteResp                2                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            3219                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq               8                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            20                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq               64                       # Transaction distribution
system.membus0.trans_dist::ReadExResp              64                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4189                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           20                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12035                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12037                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 12057                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       289344                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       289352                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 289616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           27369                       # Total snoops (count)
system.membus0.snoop_fanout::samples            34600                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.752399                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.431625                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   8567     24.76%     24.76% # Request fanout histogram
system.membus0.snoop_fanout::3                  26033     75.24%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              34600                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              8976                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 1                       # Transaction distribution
system.membus1.trans_dist::WriteResp                1                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         8769                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            7184                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             111                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            139                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8242                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8242                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         8976                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37807                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        12852                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        50659                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port           10                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total           10                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 50669                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1372800                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       290248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1663048                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1663176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            8904                       # Total snoops (count)
system.membus1.snoop_fanout::samples            43509                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.204555                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.403381                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  34609     79.54%     79.54% # Request fanout histogram
system.membus1.snoop_fanout::2                   8900     20.46%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              43509                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     5.401557                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.280960                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.548855                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.571742                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.267560                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.034303                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.035734                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.337597                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           42                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           42                       # Number of data accesses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4450                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.851395                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           21                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4450                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.004719                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.069568                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.inst     0.038117                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.data     0.047252                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     6.367581                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     6.328876                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.191848                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.inst     0.002382                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.data     0.002953                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.397974                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.395555                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.990712                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        73090                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        73090                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          278                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          278                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus1.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus1.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst         2579                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data         1610                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4189                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst         2579                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data         1673                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4252                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst         2579                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data         1673                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4252                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst         2579                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4193                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst         2579                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data         1678                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4257                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst         2579                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data         1678                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4257                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data     0.984375                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.984375                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.997522                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999046                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data     0.997020                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998825                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data     0.997020                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998825                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          275                       # number of writebacks
system.numa_caches_downward1.writebacks::total          275                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4445                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.789585                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           18                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4445                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.004049                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.595954                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu1.inst     0.024415                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu1.data     0.060802                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     6.690251                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     6.418164                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.162247                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu1.inst     0.001526                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu1.data     0.003800                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.418141                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.401135                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.986849                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        73020                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        73020                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          275                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          275                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data           63                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst         2579                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data         1607                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4186                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst         2579                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data         1670                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4249                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst         2579                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data         1670                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4249                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst         2579                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data         1610                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst         2579                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data         1673                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4252                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst         2579                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data         1673                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4252                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998137                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999284                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.998207                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999294                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.998207                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999294                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          272                       # number of writebacks
system.numa_caches_upward0.writebacks::total          272                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     8.473580                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.352983                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.548855                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.571742                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.459561                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.034303                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.035734                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.529599                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           42                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           42                       # Number of data accesses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518865136                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516428838.976467                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436297.023533                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132860                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43402                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125486                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20619                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258346                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64021                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717811                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716569                       # Number of instructions committed
system.switch_cpus1.committedOps               716569                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689857                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76402                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689857                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971424                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481437                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260631                       # number of memory refs
system.switch_cpus1.num_load_insts             134645                       # Number of load instructions
system.switch_cpus1.num_store_insts            125986                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717811                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95642                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418290     58.30%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138695     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126332     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717480                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4190                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              1                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             1                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          275                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4012                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           18                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           26                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq            64                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp           64                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4190                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total           10                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        12839                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        12839                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              12849                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       289736                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       289736                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              289864                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        31832                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         39051                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.780595                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.413849                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                8568     21.94%     21.94% # Request fanout histogram
system.system_bus.snoop_fanout::2               30483     78.06%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           39051                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.177478                       # Number of seconds simulated
sim_ticks                                177477685000                       # Number of ticks simulated
final_tick                               2437488700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 745478                       # Simulator instruction rate (inst/s)
host_op_rate                                   745478                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              288366787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761764                       # Number of bytes of host memory used
host_seconds                                   615.46                       # Real time elapsed on the host
sim_insts                                   458810675                       # Number of instructions simulated
sim_ops                                     458810675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst     13228352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      8374976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        49600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        27904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          21680832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst     13228352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     13277952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      4365568                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        4365568                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst       206693                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data       130859                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          775                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          436                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             338763                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        68212                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             68212                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     74535297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     47188896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       279472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       157225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            122160890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     74535297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       279472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        74814769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       24597842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            24597842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       24597842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     74535297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     47188896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       279472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       157225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           146758732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst       332096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    143199168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        33152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       189888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     48397888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         192152192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst       332096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       365248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    122462272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      122462272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         5189                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      2237487                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          518                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2967                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       756217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3002378                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1913473                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1913473                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1871199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    806857313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       186795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      1069926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      272698441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1082683674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1871199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       186795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2057994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      690015040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           690015040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      690015040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1871199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    806857313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       186795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      1069926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     272698441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1772698714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1615                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    872041                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   40611     43.63%     43.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    606      0.65%     44.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    181      0.19%     44.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     44.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  51671     55.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               93070                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    36784     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     606      0.82%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     181      0.24%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   36783     49.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                74355                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            170829015500     96.25%     96.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               43651000      0.02%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8869000      0.00%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6596248000      3.72%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        177477895500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.905764                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.711869                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.798915                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                      3498     95.24%     95.24% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      0.08%     95.32% # number of syscalls executed
system.cpu0.kern.syscall::6                         6      0.16%     95.48% # number of syscalls executed
system.cpu0.kern.syscall::17                      128      3.48%     98.97% # number of syscalls executed
system.cpu0.kern.syscall::45                        6      0.16%     99.13% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.03%     99.16% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.03%     99.18% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.03%     99.21% # number of syscalls executed
system.cpu0.kern.syscall::71                       16      0.44%     99.65% # number of syscalls executed
system.cpu0.kern.syscall::73                        9      0.25%     99.89% # number of syscalls executed
system.cpu0.kern.syscall::144                       2      0.05%     99.95% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  3673                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  380      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       9      0.00%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl                80780     20.60%     20.70% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3208      0.82%     21.52% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     21.52% # number of callpals executed
system.cpu0.kern.callpal::rti                   11502      2.93%     24.45% # number of callpals executed
system.cpu0.kern.callpal::callsys                3698      0.94%     25.39% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.00%     25.39% # number of callpals executed
system.cpu0.kern.callpal::rdunique             292570     74.61%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                392154                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            11882                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               7111                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               7111                      
system.cpu0.kern.mode_good::user                 7111                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.598468                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.748802                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       44196495000     24.90%     24.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        133281400500     75.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     380                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3248411                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.962351                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           88394000                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3248411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.211458                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.962351                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          377                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        186602222                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       186602222                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     47741108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       47741108                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     39039451                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39039451                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       810373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       810373                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       836644                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       836644                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     86780559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        86780559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     86780559                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86780559                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1973273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1973273                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1249268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1249268                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        26546                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        26546                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          125                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3222541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3222541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3222541                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3222541                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     49714381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49714381                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     40288719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40288719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       836919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       836919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       836769                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       836769                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     90003100                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     90003100                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     90003100                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     90003100                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.039692                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039692                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.031008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031008                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.031719                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.031719                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000149                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000149                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035805                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035805                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035805                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035805                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1705899                       # number of writebacks
system.cpu0.dcache.writebacks::total          1705899                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1293552                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          350727717                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1293552                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           271.135383                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000122                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999878                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        705167916                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       705167916                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    350643630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      350643630                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    350643630                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       350643630                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    350643630                       # number of overall hits
system.cpu0.icache.overall_hits::total      350643630                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1293552                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1293552                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1293552                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1293552                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1293552                       # number of overall misses
system.cpu0.icache.overall_misses::total      1293552                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    351937182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    351937182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    351937182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    351937182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    351937182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    351937182                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003676                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003676                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003676                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003676                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003676                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1293552                       # number of writebacks
system.cpu0.icache.writebacks::total          1293552                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     183                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3867                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     948     29.12%     29.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    181      5.56%     34.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.06%     34.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2124     65.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3255                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      948     45.64%     45.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     181      8.71%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.10%     54.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     946     45.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2077                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            176609194000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8869000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              103237000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        176721585500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.445386                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.638095                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      0.32%      0.35% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.06%      0.40% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2871     83.02%     83.43% # number of callpals executed
system.cpu1.kern.callpal::rdps                    362     10.47%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     93.93% # number of callpals executed
system.cpu1.kern.callpal::rti                     201      5.81%     99.74% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      0.23%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3458                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               28                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                184                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 19                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.678571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.005435                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.165217                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          45419500     12.28%     12.28% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83159500     22.48%     34.76% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     65.24%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5231                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.163745                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             104613                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5231                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.998662                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   471.163745                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.920242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           396852                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          396852                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       113925                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         113925                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        73870                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         73870                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          821                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          821                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          861                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          861                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       187795                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          187795                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       187795                       # number of overall hits
system.cpu1.dcache.overall_hits::total         187795                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3598                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2291                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5889                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5889                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       117523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       117523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        76161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        76161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          919                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       193684                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       193684                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       193684                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       193684                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030615                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030615                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030081                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030081                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.106638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.106638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.063112                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.063112                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.030405                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030405                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.030405                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030405                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2812                       # number of writebacks
system.cpu1.dcache.writebacks::total             2812                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3536                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999972                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             300204                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3536                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            84.899321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999972                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1086885                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1086885                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       538137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         538137                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       538137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          538137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       538137                       # number of overall hits
system.cpu1.icache.overall_hits::total         538137                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3537                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3537                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3537                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3537                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3537                       # number of overall misses
system.cpu1.icache.overall_misses::total         3537                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       541674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       541674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       541674                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       541674                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       541674                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       541674                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006530                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006530                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006530                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006530                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006530                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3536                       # number of writebacks
system.cpu1.icache.writebacks::total             3536                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                6058                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 49750016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       6088                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7437                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7437                       # Transaction distribution
system.iobus.trans_dist::WriteReq              786950                       # Transaction distribution
system.iobus.trans_dist::WriteResp             786950                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        24672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1557938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1557938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1588774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        16016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        13878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        33298                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     49763016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     49763016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49796314                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               778969                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               778969                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7010721                       # Number of tag accesses
system.iocache.tags.data_accesses             7010721                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1625                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1625                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       777344                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       777344                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1625                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1625                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1625                       # number of overall misses
system.iocache.overall_misses::total             1625                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1625                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1625                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1625                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1625                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1625                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1625                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          777344                       # number of writebacks
system.iocache.writebacks::total               777344                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       9084727                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      4542528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         2739276                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      2739200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           76                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                5812                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            3299183                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               9422                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              9422                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1705899                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      1293488                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          1541039                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              441                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            125                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             566                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1248827                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1248827                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        1293552                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1999819                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3880592                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      9775830                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               13656422                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    165570560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    317122706                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               482693266                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         10745422                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          19845151                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.138191                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.345112                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                17102802     86.18%     86.18% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 2742273     13.82%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      76      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            19845151                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         18349                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests         9004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           55747                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        55747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               7233                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                184                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               184                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         2812                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3536                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2418                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              179                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             237                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2112                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2112                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           3537                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          3696                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side        10610                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side        17688                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  28298                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       452672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side       553152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1005824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          6740887                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           6758949                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.008248                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.090446                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 6703198     99.18%     99.18% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   55751      0.82%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             6758949                       # Request fanout histogram
system.l2cache0.tags.replacements             2719660                       # number of replacements
system.l2cache0.tags.tagsinuse            4010.778468                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               4889176                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2719660                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.797716                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   951.539135                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.736948                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.308643                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   238.355304                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2819.838438                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.232309                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000180                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000075                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.058192                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.688437                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.979194                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4051                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1580                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1550                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            76635088                       # Number of tag accesses
system.l2cache0.tags.data_accesses           76635088                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1705899                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1705899                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      1293488                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      1293488                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data       297569                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          297569                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      1081656                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      1081656                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data       580419                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       580419                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      1081656                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data       877988                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1959644                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      1081656                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data       877988                       # number of overall hits
system.l2cache0.overall_hits::total           1959644                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          441                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          441                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          125                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          125                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       951258                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        951258                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst       211896                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       211896                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      1419400                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1419400                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst       211896                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      2370658                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          2582554                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst       211896                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      2370658                       # number of overall misses
system.l2cache0.overall_misses::total         2582554                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1705899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1705899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      1293488                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      1293488                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          441                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          441                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      1248827                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1248827                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      1293552                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      1293552                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      1999819                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1999819                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      1293552                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      3248646                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        4542198                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      1293552                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      3248646                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       4542198                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.761721                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.761721                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.163809                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.163809                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.709764                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.709764                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.163809                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.729737                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.568569                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.163809                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.729737                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.568569                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1203548                       # number of writebacks
system.l2cache0.writebacks::total             1203548                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                3977                       # number of replacements
system.l2cache1.tags.tagsinuse            3011.772550                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  5248                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3977                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.319588                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1234.887673                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst            7                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data            6                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst  1023.775558                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data   740.109319                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.301486                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.001709                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.001465                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.249945                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.180691                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.735296                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         2992                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2989                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              154177                       # Number of tag accesses
system.l2cache1.tags.data_accesses             154177                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         2812                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         2812                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3536                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3536                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data          146                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             146                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         2244                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2244                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data         1881                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         1881                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         2244                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data         2027                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4271                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         2244                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data         2027                       # number of overall hits
system.l2cache1.overall_hits::total              4271                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data          179                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          179                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data           58                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           58                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data         1966                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1966                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst         1293                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1293                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data         1815                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1815                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst         1293                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data         3781                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             5074                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst         1293                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data         3781                       # number of overall misses
system.l2cache1.overall_misses::total            5074                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         2812                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         2812                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3536                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3536                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data          179                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          179                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data         2112                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2112                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         3537                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         3537                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         3696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         3696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         3537                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data         5808                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total           9345                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         3537                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data         5808                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total          9345                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.930871                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.930871                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.365564                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.365564                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.491071                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.491071                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.365564                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.650999                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.542964                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.365564                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.650999                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.542964                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           1441                       # number of writebacks
system.l2cache1.writebacks::total                1441                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               5812                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1640141                       # Transaction distribution
system.membus0.trans_dist::WriteReq              9606                       # Transaction distribution
system.membus0.trans_dist::WriteResp             9606                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1980920                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1337690                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             674                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           167                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            841                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           951147                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          951147                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1634329                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       777344                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       777344                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       970903                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      6735870                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        30468                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      7737241                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         3877                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          368                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         4245                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        62976                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2272306                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2335282                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              10076768                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     24645632                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    217654464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        31826                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    242331922                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        95232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        96704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1343488                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     48510528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     49854016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              292282642                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         6464843                       # Total snoops (count)
system.membus0.snoop_fanout::samples         13206346                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.489520                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499890                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                6741570     51.05%     51.05% # Request fanout histogram
system.membus0.snoop_fanout::3                6464776     48.95%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           13206346                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1320002                       # Transaction distribution
system.membus1.trans_dist::WriteReq               184                       # Transaction distribution
system.membus1.trans_dist::WriteResp              184                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1913502                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1091499                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             557                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            84                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            641                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1685154                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1685154                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1320002                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        10151                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         4575                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        14726                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      9002237                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      9002237                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               9016963                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       316032                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        96832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       412864                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    314382720                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    314382720                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              314795584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          734454                       # Total snoops (count)
system.membus1.snoop_fanout::samples          6745725                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.108810                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.311401                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6011723     89.12%     89.12% # Request fanout histogram
system.membus1.snoop_fanout::2                 734002     10.88%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            6745725                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      3229343                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.897184                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          531                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      3229343                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000164                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.235882                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.053862                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     9.607441                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.389743                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.003366                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.600465                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.993574                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     52186699                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     52186699                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1912708                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1912708                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data          273                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          273                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data          143                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          144                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data          416                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          417                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data          416                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          417                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          290                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          290                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       927034                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       927034                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         5190                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      1311833                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      1317023                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       756352                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       756352                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         5190                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      2238867                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      2244057                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         5190                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      2238867                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      2244057                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1912708                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1912708                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          290                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          290                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       927307                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       927307                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         5191                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      1311976                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      1317167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       756352                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       756352                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         5191                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      2239283                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      2244474                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         5191                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      2239283                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      2244474                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999706                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999706                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999891                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999891                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999814                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999814                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999814                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999814                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1912295                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1912295                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1133                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.207195                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           31                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1133                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.027361                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.001993                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     5.290954                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     4.914248                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000125                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.330685                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.307140                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.637950                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        22561                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        22561                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           29                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data           70                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           70                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data           42                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           42                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data           52                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           52                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst          775                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data          633                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1408                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst          775                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data          685                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1460                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst          775                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data          685                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1460                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           52                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst          775                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data          634                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1409                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst          775                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data          686                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1461                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst          775                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data          686                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1461                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998423                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999290                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data     0.998542                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999316                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data     0.998542                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999316                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           28                       # number of writebacks
system.numa_caches_downward1.writebacks::total           28                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1132                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.207168                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           30                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1132                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.026502                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.000073                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     5.292260                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     4.914835                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.330766                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.307177                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.637948                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        22544                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        22544                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           28                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           28                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data           70                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           70                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data           42                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           42                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data           52                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           52                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst          775                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data          633                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         1408                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst          775                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data          685                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         1460                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst          775                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data          685                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         1460                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           28                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           28                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           52                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst          775                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data          633                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         1408                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst          775                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data          685                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         1460                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst          775                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data          685                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         1460                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           28                       # number of writebacks
system.numa_caches_upward0.writebacks::total           28                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      3228965                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.889447                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          353                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      3228965                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000109                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.192114                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.053221                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     9.644112                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.387007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.003326                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.602757                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.993090                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     52935752                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     52935752                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1912295                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1912295                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data          110                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          110                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data          128                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          129                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data          238                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          239                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data          238                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          239                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          290                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          290                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       926924                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       756352                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1683276                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         5189                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      1311705                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1316894                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         5189                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      2238629                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       756352                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3000170                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         5189                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      2238629                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       756352                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3000170                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1912295                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1912295                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          290                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          290                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       927034                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       756352                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1683386                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         5190                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      1311833                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1317023                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         5190                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      2238867                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       756352                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3000409                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         5190                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      2238867                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       756352                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3000409                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999881                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999935                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999902                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999902                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999894                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999920                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst     0.999807                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999894                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999920                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1912061                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1912061                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            50205759                       # DTB read hits
system.switch_cpus0.dtb.read_misses            460862                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        37855002                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           41145089                       # DTB write hits
system.switch_cpus0.dtb.write_misses            16185                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       30066984                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            91350848                       # DTB hits
system.switch_cpus0.dtb.data_misses            477047                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        67921986                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          267954658                       # ITB hits
system.switch_cpus0.itb.fetch_misses             2028                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      267956686                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               354956985                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          351460111                       # Number of instructions committed
system.switch_cpus0.committedOps            351460111                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    297205214                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      56701586                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           11415150                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     28139937                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           297205214                       # number of integer instructions
system.switch_cpus0.num_fp_insts             56701586                       # number of float instructions
system.switch_cpus0.num_int_register_reads    445950910                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    207596593                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     37792045                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     37786530                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             92180597                       # number of memory refs
system.switch_cpus0.num_load_insts           51017986                       # Number of load instructions
system.switch_cpus0.num_store_insts          41162611                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3017734.588214                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      351939250.411786                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.991498                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.008502                       # Percentage of idle cycles
system.switch_cpus0.Branches                 40771963                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     29008501      8.24%      8.24% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        182590664     51.88%     60.12% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         7626659      2.17%     62.29% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       18904111      5.37%     67.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             72      0.00%     67.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       11333951      3.22%     70.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            70      0.00%     70.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        3777976      1.07%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        51966110     14.77%     86.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       41183191     11.70%     98.42% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5545877      1.58%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         351937182                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              118341                       # DTB read hits
system.switch_cpus1.dtb.read_misses               103                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           37288                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              77248                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          21849                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              195589                       # DTB hits
system.switch_cpus1.dtb.data_misses               117                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           59137                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             209109                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         209208                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               353443354                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             541547                       # Number of instructions committed
system.switch_cpus1.committedOps               541547                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       521010                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           372                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              18160                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        47323                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              521010                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  372                       # number of float instructions
system.switch_cpus1.num_int_register_reads       713477                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       391002                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               196034                       # number of memory refs
system.switch_cpus1.num_load_insts             118545                       # Number of load instructions
system.switch_cpus1.num_store_insts             77489                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      352904071.030167                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      539282.969833                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001526                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998474                       # Percentage of idle cycles
system.switch_cpus1.Branches                    73301                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         6923      1.28%      1.28% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           318869     58.87%     60.15% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1173      0.22%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             45      0.01%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.37% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          120227     22.20%     82.57% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          77769     14.36%     96.92% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         16665      3.08%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            541674                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1318431                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            184                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           184                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1912323                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1090923                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          360                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           68                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          428                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1683438                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1683438                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1318431                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      9003636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      9003636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         4572                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         4572                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            9008208                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    314413056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    314413056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        96704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        96704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           314509760                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      3968821                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       9974029                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.397863                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.489457                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             6005727     60.21%     60.21% # Request fanout histogram
system.system_bus.snoop_fanout::2             3968302     39.79%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         9974029                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
