Warning (10720): Verilog HDL or VHDL warning at Gx/Gx1_2Gbps/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/Gx/Gx1_2Gbps/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at Gx/Gx1_2Gbps/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/Gx/Gx1_2Gbps/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at Gx/Gx1_2Gbps/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/Gx/Gx1_2Gbps/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at Gx/Gx1_2Gbps/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/Gx/Gx1_2Gbps/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at SFP_Reco/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at SFP_Reco/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/SFP_Reco/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(61): object "A" differs only in case from object "a" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 61
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(62): object "B" differs only in case from object "b" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 62
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(63): object "C" differs only in case from object "c" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 63
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(64): object "D" differs only in case from object "d" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 64
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(65): object "E" differs only in case from object "e" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 65
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(66): object "F" differs only in case from object "f" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 66
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(67): object "G" differs only in case from object "g" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 67
Info (10281): Verilog HDL Declaration information at encoder_8b10b.v(68): object "H" differs only in case from object "h" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/encoder_8b10b.v Line: 68
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(70): object "a" differs only in case from object "A" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 70
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(71): object "b" differs only in case from object "B" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 71
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(72): object "c" differs only in case from object "C" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 72
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(73): object "d" differs only in case from object "D" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 73
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(74): object "e" differs only in case from object "E" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 74
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(76): object "f" differs only in case from object "F" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 76
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(77): object "g" differs only in case from object "G" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 77
Info (10281): Verilog HDL Declaration information at decoder_8b10b.v(78): object "h" differs only in case from object "H" in the same scope File: C:/Users/ejangelico/Documents/electronics/ACC_2016_uart_merge_v3a/src/RxTx/decoder_8b10b.v Line: 78
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12) File: d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 292
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12) File: d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 299
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12) File: d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 313
