

================================================================
== Vivado HLS Report for 'atan2_cordic_double_s'
================================================================
* Date:           Sun Jul 15 14:57:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  284|    1|  284|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_atan2_generic_fu_171  |atan2_generic  |    1|  271|    1|  271|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    439|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      3|    5500|   9659|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    275|
|Register         |        -|      -|     630|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      3|    6130|  10373|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|       5|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_atan2_generic_fu_171  |atan2_generic         |        4|      0|  4925|  8041|
    |convert_dcmp_64nstde_U40  |convert_dcmp_64nstde  |        0|      0|   130|   469|
    |convert_dsub_64nssc4_U39  |convert_dsub_64nssc4  |        0|      3|   445|  1149|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        4|      3|  5500|  9659|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_619            |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_296_p2          |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_314_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_105_demorgan_fu_278_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_129_demorgan_fu_334_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_131_demorgan_fu_340_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_28_fu_414_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_30_fu_420_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_demorgan_fu_260_p2      |    and   |      0|  0|   2|           1|           1|
    |notlhs2_fu_402_p2           |   icmp   |      0|  0|  13|          11|           2|
    |notlhs_fu_390_p2            |   icmp   |      0|  0|  13|          11|           2|
    |tmp_43_fu_290_p2            |   icmp   |      0|  0|  29|          52|           1|
    |tmp_44_fu_302_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_45_fu_308_p2            |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i2_55_fu_272_p2         |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i2_fu_266_p2            |   icmp   |      0|  0|  13|          11|           2|
    |tmp_i3_fu_384_p2            |   icmp   |      0|  0|  29|          64|          64|
    |tmp_i_54_fu_254_p2          |   icmp   |      0|  0|  29|          52|           1|
    |tmp_i_fu_248_p2             |   icmp   |      0|  0|  13|          11|           2|
    |tmp_s_fu_284_p2             |   icmp   |      0|  0|  13|          11|           1|
    |tmp_26_fu_396_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_408_p2            |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_426_p3               |  select  |      0|  0|  64|           1|          64|
    |tmp_270_neg_fu_510_p2       |    xor   |      0|  0|  65|          64|          65|
    |tmp_271_neg_fu_523_p2       |    xor   |      0|  0|  65|          64|          65|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 439|         478|         283|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_161                   |   9|          2|   64|        128|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_phi_mux_UnifiedRetVal_phi_fu_164_p4  |   9|          2|   64|        128|
    |ap_phi_mux_p_s_phi_fu_108_p40           |  15|          3|   64|        192|
    |ap_return                               |   9|          2|   64|        128|
    |c_reg_82                                |  15|          3|   64|        192|
    |grp_atan2_generic_fu_171_x_in           |  15|          3|   64|        192|
    |grp_atan2_generic_fu_171_y_in           |  15|          3|   64|        192|
    |grp_fu_179_p0                           |  15|          3|   64|        192|
    |grp_fu_179_p1                           |  15|          3|   64|        192|
    |p_s_reg_96                              |  93|         19|   64|       1216|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 275|         59|  641|       2768|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_161                  |  64|   0|   64|          0|
    |a_reg_573                              |  63|   0|   64|          1|
    |ap_CS_fsm                              |  15|   0|   15|          0|
    |ap_return_preg                         |  64|   0|   64|          0|
    |b_reg_579                              |  63|   0|   64|          1|
    |c_reg_82                               |  64|   0|   64|          0|
    |d_reg_631                              |  64|   0|   64|          0|
    |grp_atan2_generic_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |m_reg_561                              |  32|   0|   32|          0|
    |or_cond1_reg_549                       |   1|   0|    1|          0|
    |or_cond_reg_557                        |   1|   0|    1|          0|
    |p_s_reg_96                             |  64|   0|   64|          0|
    |reg_190                                |  64|   0|   64|          0|
    |tmp_102_i_reg_626                      |  64|   0|   64|          0|
    |tmp_105_demorgan_reg_541               |   1|   0|    1|          0|
    |tmp_129_demorgan_reg_565               |   1|   0|    1|          0|
    |tmp_131_demorgan_reg_569               |   1|   0|    1|          0|
    |tmp_44_reg_553                         |   1|   0|    1|          0|
    |tmp_demorgan_reg_537                   |   1|   0|    1|          0|
    |tmp_s_reg_545                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 630|   0|  632|          2|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | atan2_cordic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | atan2_cordic<double> | return value |
|y_in       |  in |   64|   ap_none  |         y_in         |    scalar    |
|x_in       |  in |   64|   ap_none  |         x_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	10  / (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & tmp_i3)
	2  / (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3 & !tmp_30)
	3  / (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3 & tmp_30)
	15  / (tmp_demorgan) | (tmp_105_demorgan) | (or_cond1) | (or_cond) | (tmp_s) | (tmp_44) | (!tmp_129_demorgan & tmp_131_demorgan) | (tmp_129_demorgan & m == 0) | (tmp_129_demorgan & m == 1) | (tmp_129_demorgan & m == 2) | (tmp_129_demorgan & m == 3)
	14  / (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & m != 0 & m != 1 & m != 2 & m != 3)
2 --> 
	10  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_129_demorgan) | (m != 0 & m != 1 & m != 2 & m != 3)
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind"   --->   Operation 16 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind"   --->   Operation 17 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_in_read to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:750]   --->   Operation 18 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:750]   --->   Operation 19 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:750]   --->   Operation 20 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%loc_V_7 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:750]   --->   Operation 21 'trunc' 'loc_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_60 = bitcast double %y_in_read to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:751]   --->   Operation 22 'bitcast' 'p_Val2_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_60, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:751]   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loc_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_60, i32 52, i32 62)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:751]   --->   Operation 24 'partselect' 'loc_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%loc_V_9 = trunc i64 %p_Val2_60 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:751]   --->   Operation 25 'trunc' 'loc_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%tmp_i = icmp eq i11 %loc_V_8, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 26 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.89ns)   --->   "%tmp_i_54 = icmp ne i52 %loc_V_9, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 27 'icmp' 'tmp_i_54' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "%tmp_demorgan = and i1 %tmp_i, %tmp_i_54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 28 'and' 'tmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_demorgan, label %._crit_edge, label %1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.88ns)   --->   "%tmp_i2 = icmp eq i11 %loc_V, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 30 'icmp' 'tmp_i2' <Predicate = (!tmp_demorgan)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.89ns)   --->   "%tmp_i2_55 = icmp ne i52 %loc_V_7, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 31 'icmp' 'tmp_i2_55' <Predicate = (!tmp_demorgan)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%tmp_105_demorgan = and i1 %tmp_i2, %tmp_i2_55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 32 'and' 'tmp_105_demorgan' <Predicate = (!tmp_demorgan)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_105_demorgan, label %._crit_edge, label %2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:752]   --->   Operation 33 'br' <Predicate = (!tmp_demorgan)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %loc_V_8, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 34 'icmp' 'tmp_s' <Predicate = (!tmp_demorgan & !tmp_105_demorgan)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.89ns)   --->   "%tmp_43 = icmp eq i52 %loc_V_9, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 35 'icmp' 'tmp_43' <Predicate = (!tmp_demorgan & !tmp_105_demorgan)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_cond1 = and i1 %tmp_s, %tmp_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 36 'and' 'or_cond1' <Predicate = (!tmp_demorgan & !tmp_105_demorgan)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %3, label %._crit_edge111" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 37 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.88ns)   --->   "%tmp_44 = icmp eq i11 %loc_V, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:761]   --->   Operation 38 'icmp' 'tmp_44' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.89ns)   --->   "%tmp_45 = icmp eq i52 %loc_V_7, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:761]   --->   Operation 39 'icmp' 'tmp_45' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_44, %tmp_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:761]   --->   Operation 40 'and' 'or_cond' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %5, label %._crit_edge114" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:761]   --->   Operation 41 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge117, label %._crit_edge120" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:766]   --->   Operation 42 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %7, label %8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:771]   --->   Operation 43 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_46 = zext i1 %p_Result_s to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:774]   --->   Operation 44 'zext' 'tmp_46' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_46, i32 1, i1 %p_Result_72)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:774]   --->   Operation 45 'bitset' 'm' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%tmp_129_demorgan = and i1 %tmp_i2, %tmp_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789]   --->   Operation 46 'and' 'tmp_129_demorgan' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%tmp_131_demorgan = and i1 %tmp_i, %tmp_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789]   --->   Operation 47 'and' 'tmp_131_demorgan' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_129_demorgan, label %9, label %.critedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789]   --->   Operation 48 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_131_demorgan, label %17, label %18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:803]   --->   Operation 49 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %p_Val2_60 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:809]   --->   Operation 50 'trunc' 'tmp' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_79 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:809]   --->   Operation 51 'bitconcatenate' 'p_Result_79' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a = bitcast i64 %p_Result_79 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:809]   --->   Operation 52 'bitcast' 'a' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i64 %p_Val2_s to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:810]   --->   Operation 53 'trunc' 'tmp_99' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_80 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_99)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:810]   --->   Operation 54 'bitconcatenate' 'p_Result_80' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%b = bitcast i64 %p_Result_80 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:810]   --->   Operation 55 'bitcast' 'b' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.77ns)   --->   "%tmp_i3 = icmp eq i64 %p_Result_80, %p_Result_79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:739->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 56 'icmp' 'tmp_i3' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.81ns)   --->   "br i1 %tmp_i3, label %"atan2_cordic_Q1<double>.exit", label %19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:739->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 57 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 1.81>
ST_1 : Operation 58 [1/1] (1.88ns)   --->   "%notlhs = icmp ne i11 %loc_V_8, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:751]   --->   Operation 58 'icmp' 'notlhs' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_26 = or i1 %tmp_43, %notlhs" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 59 'or' 'tmp_26' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.88ns)   --->   "%notlhs2 = icmp ne i11 %loc_V, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:750]   --->   Operation 60 'icmp' 'notlhs2' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_27 = or i1 %tmp_45, %notlhs2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:761]   --->   Operation 61 'or' 'tmp_27' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_28 = and i1 %tmp_26, %tmp_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 62 'and' 'tmp_28' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (6.82ns)   --->   "%tmp_29 = fcmp ogt double %a, %b" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:741->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 63 'dcmp' 'tmp_29' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_30 = and i1 %tmp_28, %tmp_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:741->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 64 'and' 'tmp_30' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %20, label %21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:741->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 65 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (8.75ns)   --->   "%tmp_103_i = call fastcc double @atan2_generic(double %a, double %b) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 66 'call' 'tmp_103_i' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3 & !tmp_30)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 67 [2/2] (8.75ns)   --->   "%tmp_101_i = call fastcc double @atan2_generic(double %b, double %a) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 67 'call' 'tmp_101_i' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & !tmp_i3 & tmp_30)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (1.48ns)   --->   "%p_1 = select i1 %p_Result_s, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:804]   --->   Operation 68 'select' 'p_1' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & tmp_131_demorgan)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:825]   --->   Operation 69 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & tmp_131_demorgan)> <Delay = 1.76>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %tmp_131_demorgan, label %10, label %._crit_edge122" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:789]   --->   Operation 70 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.29ns)   --->   "switch i32 %m, label %._crit_edge125 [
    i32 0, label %._crit_edge128
    i32 1, label %14
    i32 2, label %15
    i32 3, label %16
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:797]   --->   Operation 71 'switch' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & !tmp_131_demorgan)> <Delay = 2.29>
ST_1 : Operation 72 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:801]   --->   Operation 72 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & !tmp_131_demorgan & m == 3)> <Delay = 2.29>
ST_1 : Operation 73 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:800]   --->   Operation 73 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & !tmp_131_demorgan & m == 2)> <Delay = 2.29>
ST_1 : Operation 74 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:799]   --->   Operation 74 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & !tmp_131_demorgan & m == 1)> <Delay = 2.29>
ST_1 : Operation 75 [1/1] (2.29ns)   --->   "switch i32 %m, label %._crit_edge124 [
    i32 0, label %._crit_edge128
    i32 1, label %11
    i32 2, label %12
    i32 3, label %13
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:790]   --->   Operation 75 'switch' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & tmp_131_demorgan)> <Delay = 2.29>
ST_1 : Operation 76 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794]   --->   Operation 76 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & tmp_131_demorgan & m == 3)> <Delay = 2.29>
ST_1 : Operation 77 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:793]   --->   Operation 77 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & tmp_131_demorgan & m == 2)> <Delay = 2.29>
ST_1 : Operation 78 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:792]   --->   Operation 78 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & tmp_129_demorgan & tmp_131_demorgan & m == 1)> <Delay = 2.29>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_78 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 4609753056924675352)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:772]   --->   Operation 79 'bitconcatenate' 'p_Result_78' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & tmp_44)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ret_i_i_i6 = bitcast i64 %p_Result_78 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:772]   --->   Operation 80 'bitcast' 'ret_i_i_i6' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & tmp_44)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:772]   --->   Operation 81 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & tmp_44)> <Delay = 2.29>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %p_Result_72, label %6, label %._crit_edge119" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:767]   --->   Operation 82 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_77 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:770]   --->   Operation 83 'bitconcatenate' 'p_Result_77' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & !p_Result_72)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ret_i_i_i5 = bitcast i64 %p_Result_77 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:770]   --->   Operation 84 'bitcast' 'ret_i_i_i5' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & !p_Result_72)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:770]   --->   Operation 85 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & !p_Result_72)> <Delay = 2.29>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_76 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 -4609115380302729960)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:768]   --->   Operation 86 'bitconcatenate' 'p_Result_76' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & p_Result_72)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ret_i_i_i4 = bitcast i64 %p_Result_76 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:768]   --->   Operation 87 'bitcast' 'ret_i_i_i4' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & p_Result_72)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:768]   --->   Operation 88 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & tmp_s & p_Result_72)> <Delay = 2.29>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_75 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 4609753056924675352)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 89 'bitconcatenate' 'p_Result_75' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & or_cond)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_i_i_i3 = bitcast i64 %p_Result_75 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 90 'bitcast' 'ret_i_i_i3' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & or_cond)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762]   --->   Operation 91 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & or_cond)> <Delay = 2.29>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %p_Result_72, label %4, label %._crit_edge108" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757]   --->   Operation 92 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_74 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:760]   --->   Operation 93 'bitconcatenate' 'p_Result_74' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & !p_Result_72)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ret_i_i_i2 = bitcast i64 %p_Result_74 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:760]   --->   Operation 94 'bitcast' 'ret_i_i_i2' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & !p_Result_72)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:760]   --->   Operation 95 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & !p_Result_72)> <Delay = 2.29>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_73 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 -4609115380302729960)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758]   --->   Operation 96 'bitconcatenate' 'p_Result_73' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & p_Result_72)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%ret_i_i_i1 = bitcast i64 %p_Result_73 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758]   --->   Operation 97 'bitcast' 'ret_i_i_i1' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & p_Result_72)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758]   --->   Operation 98 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & or_cond1 & p_Result_72)> <Delay = 2.29>
ST_1 : Operation 99 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:753]   --->   Operation 99 'br' <Predicate = (tmp_demorgan) | (tmp_105_demorgan)> <Delay = 2.29>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 100 [1/2] (1.81ns)   --->   "%tmp_103_i = call fastcc double @atan2_generic(double %a, double %b) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 100 'call' 'tmp_103_i' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (1.81ns)   --->   "br label %"atan2_cordic_Q1<double>.exit"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.81>

State 3 <SV = 1> <Delay = 1.81>
ST_3 : Operation 102 [1/2] (1.81ns)   --->   "%tmp_101_i = call fastcc double @atan2_generic(double %b, double %a) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 102 'call' 'tmp_101_i' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 8.23>
ST_4 : Operation 103 [5/5] (8.23ns)   --->   "%tmp_102_i = fsub double 0x3FF921FB54442D18, %tmp_101_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 103 'dsub' 'tmp_102_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 8.23>
ST_5 : Operation 104 [4/5] (8.23ns)   --->   "%tmp_102_i = fsub double 0x3FF921FB54442D18, %tmp_101_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 104 'dsub' 'tmp_102_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 8.23>
ST_6 : Operation 105 [3/5] (8.23ns)   --->   "%tmp_102_i = fsub double 0x3FF921FB54442D18, %tmp_101_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 105 'dsub' 'tmp_102_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 8.23>
ST_7 : Operation 106 [2/5] (8.23ns)   --->   "%tmp_102_i = fsub double 0x3FF921FB54442D18, %tmp_101_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 106 'dsub' 'tmp_102_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.23>
ST_8 : Operation 107 [1/5] (8.23ns)   --->   "%tmp_102_i = fsub double 0x3FF921FB54442D18, %tmp_101_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 107 'dsub' 'tmp_102_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.81>
ST_9 : Operation 108 [1/1] (1.81ns)   --->   "br label %"atan2_cordic_Q1<double>.exit"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 108 'br' <Predicate = true> <Delay = 1.81>

State 10 <SV = 8> <Delay = 8.23>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%c = phi double [ %tmp_102_i, %20 ], [ %tmp_103_i, %21 ], [ 0x3FE921FB54442D18, %18 ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:742->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:811]   --->   Operation 109 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [5/5] (8.23ns)   --->   "%d = fsub double 0x400921FB54442D18, %c" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:812]   --->   Operation 110 'dsub' 'd' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.23>
ST_11 : Operation 111 [4/5] (8.23ns)   --->   "%d = fsub double 0x400921FB54442D18, %c" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:812]   --->   Operation 111 'dsub' 'd' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.23>
ST_12 : Operation 112 [3/5] (8.23ns)   --->   "%d = fsub double 0x400921FB54442D18, %c" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:812]   --->   Operation 112 'dsub' 'd' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 8.23>
ST_13 : Operation 113 [2/5] (8.23ns)   --->   "%d = fsub double 0x400921FB54442D18, %c" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:812]   --->   Operation 113 'dsub' 'd' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 8.23>
ST_14 : Operation 114 [1/5] (8.23ns)   --->   "%d = fsub double 0x400921FB54442D18, %c" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:812]   --->   Operation 114 'dsub' 'd' <Predicate = (!tmp_129_demorgan)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (2.29ns)   --->   "switch i32 %m, label %._crit_edge125 [
    i32 0, label %._crit_edge128
    i32 1, label %22
    i32 2, label %23
    i32 3, label %24
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:813]   --->   Operation 115 'switch' <Predicate = (!tmp_129_demorgan)> <Delay = 2.29>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_270_to_int = bitcast double %c to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 116 'bitcast' 'tmp_270_to_int' <Predicate = (!tmp_129_demorgan & m == 1)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.99ns)   --->   "%tmp_270_neg = xor i64 %tmp_270_to_int, -9223372036854775808" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 117 'xor' 'tmp_270_neg' <Predicate = (!tmp_129_demorgan & m == 1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_47 = bitcast i64 %tmp_270_neg to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 118 'bitcast' 'tmp_47' <Predicate = (!tmp_129_demorgan & m == 1)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:817]   --->   Operation 119 'br' <Predicate = (!tmp_129_demorgan & m == 1)> <Delay = 2.29>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge124"   --->   Operation 120 'br' <Predicate = (!tmp_129_demorgan & m != 0 & m != 1 & m != 2 & m != 3) | (!tmp_131_demorgan & m != 0 & m != 1 & m != 2 & m != 3)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:824]   --->   Operation 121 'br' <Predicate = (m != 0 & m != 1 & m != 2 & m != 3)> <Delay = 2.29>

State 15 <SV = 13> <Delay = 5.05>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_271_to_int = bitcast double %d to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:821]   --->   Operation 122 'bitcast' 'tmp_271_to_int' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & m == 3)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.99ns)   --->   "%tmp_271_neg = xor i64 %tmp_271_to_int, -9223372036854775808" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:821]   --->   Operation 123 'xor' 'tmp_271_neg' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & m == 3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_48 = bitcast i64 %tmp_271_neg to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:821]   --->   Operation 124 'bitcast' 'tmp_48' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & m == 3)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:821]   --->   Operation 125 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & m == 3)> <Delay = 2.29>
ST_15 : Operation 126 [1/1] (2.29ns)   --->   "br label %._crit_edge128" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:819]   --->   Operation 126 'br' <Predicate = (!tmp_demorgan & !tmp_105_demorgan & !or_cond1 & !or_cond & !tmp_s & !tmp_44 & !tmp_129_demorgan & !tmp_131_demorgan & m == 2)> <Delay = 2.29>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%p_s = phi double [ 0x7FFFFFFFFFFFFFFF, %._crit_edge ], [ %ret_i_i_i1, %4 ], [ %ret_i_i_i2, %._crit_edge108 ], [ %ret_i_i_i3, %5 ], [ %ret_i_i_i4, %6 ], [ %ret_i_i_i5, %._crit_edge119 ], [ %ret_i_i_i6, %7 ], [ 0.000000e+00, %._crit_edge124 ], [ 0xC002D97C7F3321D2, %13 ], [ 0x4002D97C7F3321D2, %12 ], [ 0xBFE921FB54442D18, %11 ], [ 0xC00921FB54442D18, %16 ], [ 0x400921FB54442D18, %15 ], [ -0.000000e+00, %14 ], [ %tmp_48, %24 ], [ %d, %23 ], [ %tmp_47, %22 ], [ %c, %"atan2_cordic_Q1<double>.exit" ], [ 0x3FE921FB54442D18, %10 ], [ 0.000000e+00, %._crit_edge122 ]"   --->   Operation 127 'phi' 'p_s' <Predicate = (tmp_demorgan) | (tmp_105_demorgan) | (or_cond1) | (or_cond) | (tmp_s) | (tmp_44) | (tmp_129_demorgan) | (!tmp_131_demorgan)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:825]   --->   Operation 128 'br' <Predicate = (tmp_demorgan) | (tmp_105_demorgan) | (or_cond1) | (or_cond) | (tmp_s) | (tmp_44) | (tmp_129_demorgan) | (!tmp_131_demorgan)> <Delay = 1.76>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi double [ %p_1, %17 ], [ %p_s, %._crit_edge128 ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:804]   --->   Operation 129 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:825]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_table_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read        (read          ) [ 0000000000000000]
y_in_read        (read          ) [ 0000000000000000]
p_Val2_s         (bitcast       ) [ 0000000000000000]
p_Result_72      (bitselect     ) [ 0100000000000000]
loc_V            (partselect    ) [ 0000000000000000]
loc_V_7          (trunc         ) [ 0000000000000000]
p_Val2_60        (bitcast       ) [ 0000000000000000]
p_Result_s       (bitselect     ) [ 0000000000000000]
loc_V_8          (partselect    ) [ 0000000000000000]
loc_V_9          (trunc         ) [ 0000000000000000]
tmp_i            (icmp          ) [ 0000000000000000]
tmp_i_54         (icmp          ) [ 0000000000000000]
tmp_demorgan     (and           ) [ 0111111111111111]
StgValue_29      (br            ) [ 0000000000000000]
tmp_i2           (icmp          ) [ 0000000000000000]
tmp_i2_55        (icmp          ) [ 0000000000000000]
tmp_105_demorgan (and           ) [ 0111111111111111]
StgValue_33      (br            ) [ 0000000000000000]
tmp_s            (icmp          ) [ 0111111111111111]
tmp_43           (icmp          ) [ 0000000000000000]
or_cond1         (and           ) [ 0111111111111111]
StgValue_37      (br            ) [ 0000000000000000]
tmp_44           (icmp          ) [ 0111111111111111]
tmp_45           (icmp          ) [ 0000000000000000]
or_cond          (and           ) [ 0111111111111111]
StgValue_41      (br            ) [ 0000000000000000]
StgValue_42      (br            ) [ 0000000000000000]
StgValue_43      (br            ) [ 0000000000000000]
tmp_46           (zext          ) [ 0000000000000000]
m                (bitset        ) [ 0111111111111111]
tmp_129_demorgan (and           ) [ 0111111111111111]
tmp_131_demorgan (and           ) [ 0111111111111111]
StgValue_48      (br            ) [ 0000000000000000]
StgValue_49      (br            ) [ 0000000000000000]
tmp              (trunc         ) [ 0000000000000000]
p_Result_79      (bitconcatenate) [ 0000000000000000]
a                (bitcast       ) [ 0011000000000000]
tmp_99           (trunc         ) [ 0000000000000000]
p_Result_80      (bitconcatenate) [ 0000000000000000]
b                (bitcast       ) [ 0011000000000000]
tmp_i3           (icmp          ) [ 0100000000000000]
StgValue_57      (br            ) [ 0111111111100000]
notlhs           (icmp          ) [ 0000000000000000]
tmp_26           (or            ) [ 0000000000000000]
notlhs2          (icmp          ) [ 0000000000000000]
tmp_27           (or            ) [ 0000000000000000]
tmp_28           (and           ) [ 0000000000000000]
tmp_29           (dcmp          ) [ 0000000000000000]
tmp_30           (and           ) [ 0100000000000000]
StgValue_65      (br            ) [ 0000000000000000]
p_1              (select        ) [ 0111111111111111]
StgValue_69      (br            ) [ 0111111111111111]
StgValue_70      (br            ) [ 0000000000000000]
StgValue_71      (switch        ) [ 0111111111111111]
StgValue_72      (br            ) [ 0111111111111111]
StgValue_73      (br            ) [ 0111111111111111]
StgValue_74      (br            ) [ 0111111111111111]
StgValue_75      (switch        ) [ 0111111111111111]
StgValue_76      (br            ) [ 0111111111111111]
StgValue_77      (br            ) [ 0111111111111111]
StgValue_78      (br            ) [ 0111111111111111]
p_Result_78      (bitconcatenate) [ 0000000000000000]
ret_i_i_i6       (bitcast       ) [ 0111111111111111]
StgValue_81      (br            ) [ 0111111111111111]
StgValue_82      (br            ) [ 0000000000000000]
p_Result_77      (bitconcatenate) [ 0000000000000000]
ret_i_i_i5       (bitcast       ) [ 0111111111111111]
StgValue_85      (br            ) [ 0111111111111111]
p_Result_76      (bitconcatenate) [ 0000000000000000]
ret_i_i_i4       (bitcast       ) [ 0111111111111111]
StgValue_88      (br            ) [ 0111111111111111]
p_Result_75      (bitconcatenate) [ 0000000000000000]
ret_i_i_i3       (bitcast       ) [ 0111111111111111]
StgValue_91      (br            ) [ 0111111111111111]
StgValue_92      (br            ) [ 0000000000000000]
p_Result_74      (bitconcatenate) [ 0000000000000000]
ret_i_i_i2       (bitcast       ) [ 0111111111111111]
StgValue_95      (br            ) [ 0111111111111111]
p_Result_73      (bitconcatenate) [ 0000000000000000]
ret_i_i_i1       (bitcast       ) [ 0111111111111111]
StgValue_98      (br            ) [ 0111111111111111]
StgValue_99      (br            ) [ 0111111111111111]
tmp_103_i        (call          ) [ 0110000001100000]
StgValue_101     (br            ) [ 0110000001100000]
tmp_101_i        (call          ) [ 0000111110000000]
tmp_102_i        (dsub          ) [ 0110000001100000]
StgValue_108     (br            ) [ 0110000001100000]
c                (phi           ) [ 0100000000111111]
d                (dsub          ) [ 0100000000000011]
StgValue_115     (switch        ) [ 0100000000000011]
tmp_270_to_int   (bitcast       ) [ 0000000000000000]
tmp_270_neg      (xor           ) [ 0000000000000000]
tmp_47           (bitcast       ) [ 0100000000000011]
StgValue_119     (br            ) [ 0100000000000011]
StgValue_120     (br            ) [ 0000000000000000]
StgValue_121     (br            ) [ 0100000000000011]
tmp_271_to_int   (bitcast       ) [ 0000000000000000]
tmp_271_neg      (xor           ) [ 0000000000000000]
tmp_48           (bitcast       ) [ 0000000000000000]
StgValue_125     (br            ) [ 0000000000000000]
StgValue_126     (br            ) [ 0000000000000000]
p_s              (phi           ) [ 0000000000000001]
StgValue_128     (br            ) [ 0000000000000000]
UnifiedRetVal    (phi           ) [ 0000000000000001]
StgValue_130     (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cordic_ctab_table_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atan2_generic"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_in_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="y_in_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="c_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="1"/>
<pin id="84" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="2"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="64" slack="7"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="64" slack="8"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/10 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_s_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="1"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_s_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="13"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="64" slack="13"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="64" slack="13"/>
<pin id="114" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="64" slack="13"/>
<pin id="116" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="8" bw="64" slack="13"/>
<pin id="118" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="10" bw="64" slack="13"/>
<pin id="120" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="12" bw="64" slack="13"/>
<pin id="122" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="14" bw="64" slack="1"/>
<pin id="124" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="16" bw="64" slack="13"/>
<pin id="126" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="18" bw="64" slack="13"/>
<pin id="128" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="20" bw="64" slack="13"/>
<pin id="130" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="22" bw="64" slack="13"/>
<pin id="132" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="24" bw="64" slack="13"/>
<pin id="134" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="26" bw="64" slack="13"/>
<pin id="136" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="28" bw="64" slack="0"/>
<pin id="138" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="30" bw="64" slack="1"/>
<pin id="140" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="32" bw="64" slack="1"/>
<pin id="142" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="34" bw="64" slack="5"/>
<pin id="144" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="36" bw="64" slack="13"/>
<pin id="146" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="38" bw="64" slack="13"/>
<pin id="148" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="40" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/15 "/>
</bind>
</comp>

<comp id="161" class="1005" name="UnifiedRetVal_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="UnifiedRetVal_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="13"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_atan2_generic_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="0" index="3" bw="126" slack="0"/>
<pin id="176" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_103_i/1 tmp_101_i/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_102_i/4 d/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_29_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103_i tmp_101_i "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_72_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_72/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="loc_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="0" index="3" bw="7" slack="0"/>
<pin id="213" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="loc_V_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_7/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Val2_60_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_60/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="loc_V_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_8/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="loc_V_9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_9/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_i_54_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="52" slack="0"/>
<pin id="256" dir="0" index="1" bw="52" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_54/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_demorgan_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_i2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i2_55_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="52" slack="0"/>
<pin id="274" dir="0" index="1" bw="52" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2_55/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_105_demorgan_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_105_demorgan/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_43_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="52" slack="0"/>
<pin id="292" dir="0" index="1" bw="52" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_cond1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_44_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_45_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="52" slack="0"/>
<pin id="310" dir="0" index="1" bw="52" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_cond_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_46_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="m_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="1" slack="0"/>
<pin id="329" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_129_demorgan_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_129_demorgan/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_131_demorgan_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_131_demorgan/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_79_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="63" slack="0"/>
<pin id="354" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_79/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="a_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_99_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_80_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="63" slack="0"/>
<pin id="373" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_80/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="b_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_i3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="notlhs_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_26_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="notlhs2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_27_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_28_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_30_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="64" slack="0"/>
<pin id="430" dir="1" index="3" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_78_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="63" slack="0"/>
<pin id="438" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_78/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ret_i_i_i6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i6/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Result_77_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_77/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="ret_i_i_i5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i5/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_76_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="63" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_76/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="ret_i_i_i4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i4/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_75_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="63" slack="0"/>
<pin id="474" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_75/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_i_i_i3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i3/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_74_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_74/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="ret_i_i_i2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i2/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_73_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="63" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_73/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ret_i_i_i1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_270_to_int_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="4"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_270_to_int/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_270_neg_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_270_neg/14 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_47_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_47/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_271_to_int_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_271_to_int/15 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_271_neg_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_271_neg/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_48_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_48/15 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_demorgan_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="13"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_demorgan "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_105_demorgan_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="13"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_105_demorgan "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_s_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="13"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="549" class="1005" name="or_cond1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="13"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_44_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="13"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="557" class="1005" name="or_cond_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="13"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="561" class="1005" name="m_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="12"/>
<pin id="563" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_129_demorgan_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="12"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_129_demorgan "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_131_demorgan_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="12"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_131_demorgan "/>
</bind>
</comp>

<comp id="573" class="1005" name="a_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="579" class="1005" name="b_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="13"/>
<pin id="593" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="ret_i_i_i6_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="13"/>
<pin id="598" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i6 "/>
</bind>
</comp>

<comp id="601" class="1005" name="ret_i_i_i5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="13"/>
<pin id="603" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="ret_i_i_i4_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="13"/>
<pin id="608" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="ret_i_i_i3_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="13"/>
<pin id="613" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="ret_i_i_i2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="13"/>
<pin id="618" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="ret_i_i_i1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="13"/>
<pin id="623" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="ret_i_i_i1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_102_i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="2"/>
<pin id="628" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_102_i "/>
</bind>
</comp>

<comp id="631" class="1005" name="d_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_47_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="95"><net_src comp="86" pin="6"/><net_sink comp="82" pin=0"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="150"><net_src comp="96" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="151"><net_src comp="96" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="152"><net_src comp="96" pin="1"/><net_sink comp="108" pin=16"/></net>

<net id="153"><net_src comp="96" pin="1"/><net_sink comp="108" pin=18"/></net>

<net id="154"><net_src comp="96" pin="1"/><net_sink comp="108" pin=20"/></net>

<net id="155"><net_src comp="96" pin="1"/><net_sink comp="108" pin=22"/></net>

<net id="156"><net_src comp="96" pin="1"/><net_sink comp="108" pin=24"/></net>

<net id="157"><net_src comp="96" pin="1"/><net_sink comp="108" pin=26"/></net>

<net id="158"><net_src comp="82" pin="1"/><net_sink comp="108" pin=34"/></net>

<net id="159"><net_src comp="96" pin="1"/><net_sink comp="108" pin=36"/></net>

<net id="160"><net_src comp="96" pin="1"/><net_sink comp="108" pin=38"/></net>

<net id="170"><net_src comp="108" pin="40"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="86" pin="6"/><net_sink comp="179" pin=1"/></net>

<net id="193"><net_src comp="171" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="199"><net_src comp="70" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="196" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="196" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="222" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="234" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="208" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="218" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="266" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="234" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="244" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="284" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="208" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="218" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="226" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="200" pin="3"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="266" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="308" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="248" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="290" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="222" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="368"><net_src comp="196" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="388"><net_src comp="369" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="350" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="234" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="290" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="208" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="308" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="396" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="186" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="226" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="36" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="226" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="226" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="28" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="226" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="226" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="28" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="226" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="226" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="82" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="108" pin=28"/></net>

<net id="540"><net_src comp="260" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="278" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="284" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="296" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="302" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="314" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="324" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="334" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="340" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="358" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="582"><net_src comp="377" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="594"><net_src comp="426" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="599"><net_src comp="442" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="604"><net_src comp="454" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="609"><net_src comp="466" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="614"><net_src comp="478" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="619"><net_src comp="490" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="624"><net_src comp="502" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="629"><net_src comp="179" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="634"><net_src comp="179" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="108" pin=30"/></net>

<net id="640"><net_src comp="516" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="108" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_ctab_table_12 | {}
 - Input state : 
	Port: atan2_cordic<double> : y_in | {1 }
	Port: atan2_cordic<double> : x_in | {1 }
	Port: atan2_cordic<double> : cordic_ctab_table_12 | {1 2 3 }
  - Chain level:
	State 1
		p_Result_72 : 1
		loc_V : 1
		loc_V_7 : 1
		p_Result_s : 1
		loc_V_8 : 1
		loc_V_9 : 1
		tmp_i : 2
		tmp_i_54 : 2
		tmp_demorgan : 3
		StgValue_29 : 3
		tmp_i2 : 2
		tmp_i2_55 : 2
		tmp_105_demorgan : 3
		StgValue_33 : 3
		tmp_s : 2
		tmp_43 : 2
		or_cond1 : 3
		StgValue_37 : 3
		tmp_44 : 2
		tmp_45 : 2
		or_cond : 3
		StgValue_41 : 3
		StgValue_42 : 3
		StgValue_43 : 3
		tmp_46 : 2
		m : 3
		tmp_129_demorgan : 3
		tmp_131_demorgan : 3
		StgValue_48 : 3
		StgValue_49 : 3
		tmp : 1
		p_Result_79 : 2
		a : 3
		tmp_99 : 1
		p_Result_80 : 2
		b : 3
		tmp_i3 : 3
		StgValue_57 : 4
		notlhs : 2
		tmp_26 : 3
		notlhs2 : 2
		tmp_27 : 3
		tmp_28 : 3
		tmp_29 : 4
		tmp_30 : 5
		StgValue_65 : 5
		tmp_103_i : 4
		tmp_101_i : 4
		p_1 : 2
		StgValue_70 : 3
		StgValue_71 : 4
		StgValue_75 : 4
		p_Result_78 : 2
		ret_i_i_i6 : 3
		StgValue_82 : 2
		p_Result_77 : 2
		ret_i_i_i5 : 3
		p_Result_76 : 2
		ret_i_i_i4 : 3
		p_Result_75 : 2
		ret_i_i_i3 : 3
		StgValue_92 : 2
		p_Result_74 : 2
		ret_i_i_i2 : 3
		p_Result_73 : 2
		ret_i_i_i1 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		d : 1
	State 11
	State 12
	State 13
	State 14
		tmp_270_neg : 1
		tmp_47 : 1
	State 15
		tmp_271_neg : 1
		tmp_48 : 1
		p_s : 2
		UnifiedRetVal : 3
		StgValue_130 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   | grp_atan2_generic_fu_171 |    0    |  7.076  |   5318  |   7560  |
|----------|--------------------------|---------|---------|---------|---------|
|   dadd   |        grp_fu_179        |    3    |    0    |   445   |   1149  |
|----------|--------------------------|---------|---------|---------|---------|
|   dcmp   |       tmp_29_fu_186      |    0    |    0    |   130   |   469   |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_i_fu_248       |    0    |    0    |    0    |    13   |
|          |      tmp_i_54_fu_254     |    0    |    0    |    0    |    29   |
|          |       tmp_i2_fu_266      |    0    |    0    |    0    |    13   |
|          |     tmp_i2_55_fu_272     |    0    |    0    |    0    |    29   |
|          |       tmp_s_fu_284       |    0    |    0    |    0    |    13   |
|   icmp   |       tmp_43_fu_290      |    0    |    0    |    0    |    29   |
|          |       tmp_44_fu_302      |    0    |    0    |    0    |    13   |
|          |       tmp_45_fu_308      |    0    |    0    |    0    |    29   |
|          |       tmp_i3_fu_384      |    0    |    0    |    0    |    29   |
|          |       notlhs_fu_390      |    0    |    0    |    0    |    13   |
|          |      notlhs2_fu_402      |    0    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|---------|
|    xor   |    tmp_270_neg_fu_510    |    0    |    0    |    0    |    64   |
|          |    tmp_271_neg_fu_523    |    0    |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|---------|
|  select  |        p_1_fu_426        |    0    |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|---------|
|          |    tmp_demorgan_fu_260   |    0    |    0    |    0    |    2    |
|          |  tmp_105_demorgan_fu_278 |    0    |    0    |    0    |    2    |
|          |      or_cond1_fu_296     |    0    |    0    |    0    |    2    |
|    and   |      or_cond_fu_314      |    0    |    0    |    0    |    2    |
|          |  tmp_129_demorgan_fu_334 |    0    |    0    |    0    |    2    |
|          |  tmp_131_demorgan_fu_340 |    0    |    0    |    0    |    2    |
|          |       tmp_28_fu_414      |    0    |    0    |    0    |    2    |
|          |       tmp_30_fu_420      |    0    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|---------|
|    or    |       tmp_26_fu_396      |    0    |    0    |    0    |    2    |
|          |       tmp_27_fu_408      |    0    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |   x_in_read_read_fu_70   |    0    |    0    |    0    |    0    |
|          |   y_in_read_read_fu_76   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
| bitselect|    p_Result_72_fu_200    |    0    |    0    |    0    |    0    |
|          |     p_Result_s_fu_226    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|       loc_V_fu_208       |    0    |    0    |    0    |    0    |
|          |      loc_V_8_fu_234      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      loc_V_7_fu_218      |    0    |    0    |    0    |    0    |
|   trunc  |      loc_V_9_fu_244      |    0    |    0    |    0    |    0    |
|          |        tmp_fu_346        |    0    |    0    |    0    |    0    |
|          |       tmp_99_fu_365      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   zext   |       tmp_46_fu_320      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|  bitset  |         m_fu_324         |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |    p_Result_79_fu_350    |    0    |    0    |    0    |    0    |
|          |    p_Result_80_fu_369    |    0    |    0    |    0    |    0    |
|          |    p_Result_78_fu_434    |    0    |    0    |    0    |    0    |
|bitconcatenate|    p_Result_77_fu_446    |    0    |    0    |    0    |    0    |
|          |    p_Result_76_fu_458    |    0    |    0    |    0    |    0    |
|          |    p_Result_75_fu_470    |    0    |    0    |    0    |    0    |
|          |    p_Result_74_fu_482    |    0    |    0    |    0    |    0    |
|          |    p_Result_73_fu_494    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    3    |  7.076  |   5893  |   9613  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  UnifiedRetVal_reg_161 |   64   |
|        a_reg_573       |   64   |
|        b_reg_579       |   64   |
|        c_reg_82        |   64   |
|        d_reg_631       |   64   |
|        m_reg_561       |   32   |
|    or_cond1_reg_549    |    1   |
|     or_cond_reg_557    |    1   |
|       p_1_reg_591      |   64   |
|       p_s_reg_96       |   64   |
|         reg_190        |   64   |
|   ret_i_i_i1_reg_621   |   64   |
|   ret_i_i_i2_reg_616   |   64   |
|   ret_i_i_i3_reg_611   |   64   |
|   ret_i_i_i4_reg_606   |   64   |
|   ret_i_i_i5_reg_601   |   64   |
|   ret_i_i_i6_reg_596   |   64   |
|    tmp_102_i_reg_626   |   64   |
|tmp_105_demorgan_reg_541|    1   |
|tmp_129_demorgan_reg_565|    1   |
|tmp_131_demorgan_reg_569|    1   |
|     tmp_44_reg_553     |    1   |
|     tmp_47_reg_637     |   64   |
|  tmp_demorgan_reg_537  |    1   |
|      tmp_s_reg_545     |    1   |
+------------------------+--------+
|          Total         |  1064  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|         c_reg_82         |  p0  |   2  |  64  |   128  ||    9    |
|        p_s_reg_96        |  p0  |   9  |  64  |   576  ||    15   |
| grp_atan2_generic_fu_171 |  p1  |   4  |  64  |   256  ||    21   |
| grp_atan2_generic_fu_171 |  p2  |   4  |  64  |   256  ||    21   |
|        grp_fu_179        |  p0  |   2  |  64  |   128  |
|        grp_fu_179        |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1472  || 11.0541 ||    75   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    7   |  5893  |  9613  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   75   |
|  Register |    -   |    -   |  1064  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   18   |  6957  |  9688  |
+-----------+--------+--------+--------+--------+
