// Seed: 1828187230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8 = id_2;
  id_9 :
  assert property (@(negedge id_4#(.id_8(0))) 1)
  else;
  assign (weak1, strong0) id_1 = id_2;
  if (1) begin
    always_ff if (id_4) @(1'd0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  supply0 id_9 = 1;
  wire id_10;
  integer id_11;
  module_0(
      id_2, id_2, id_10, id_9, id_9, id_10, id_11
  );
  assign id_6  = id_8;
  assign id_10 = id_7;
  wire id_12;
  wire id_13;
endmodule
