// Seed: 3354134786
module module_0 (
    output uwire id_0,
    output wor id_1,
    output supply1 id_2
);
  assign id_0 = 1 == id_4[1];
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    output wire id_7,
    output wand id_8,
    input wire id_9,
    input supply0 id_10,
    output wor id_11,
    input supply0 id_12,
    input uwire id_13,
    output tri0 id_14,
    input wire id_15,
    output tri0 id_16,
    input uwire id_17,
    output supply0 id_18,
    output wand id_19,
    output uwire id_20
);
  assign id_14 = 1;
  module_0(
      id_20, id_1, id_7
  );
endmodule
