TimeQuest Timing Analyzer report for Uart_Pic_Sdram_VGA
Sat May 19 11:47:08 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 14. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 15. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 18. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 19. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 80. Slow 1200mV 0C Model Fmax Summary
 81. Slow 1200mV 0C Model Setup Summary
 82. Slow 1200mV 0C Model Hold Summary
 83. Slow 1200mV 0C Model Recovery Summary
 84. Slow 1200mV 0C Model Removal Summary
 85. Slow 1200mV 0C Model Minimum Pulse Width Summary
 86. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 88. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 89. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 92. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 93. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 96. Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Output Enable Times
109. Minimum Output Enable Times
110. Output Disable Times
111. Minimum Output Disable Times
112. MTBF Summary
113. Synchronizer Summary
114. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
154. Fast 1200mV 0C Model Setup Summary
155. Fast 1200mV 0C Model Hold Summary
156. Fast 1200mV 0C Model Recovery Summary
157. Fast 1200mV 0C Model Removal Summary
158. Fast 1200mV 0C Model Minimum Pulse Width Summary
159. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
160. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
161. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
162. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
163. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
164. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
165. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
166. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
167. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
168. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
169. Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
170. Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
174. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
175. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
176. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
177. Setup Times
178. Hold Times
179. Clock to Output Times
180. Minimum Clock to Output Times
181. Output Enable Times
182. Minimum Output Enable Times
183. Output Disable Times
184. Minimum Output Disable Times
185. MTBF Summary
186. Synchronizer Summary
187. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
227. Multicorner Timing Analysis Summary
228. Setup Times
229. Hold Times
230. Clock to Output Times
231. Minimum Clock to Output Times
232. Board Trace Model Assignments
233. Input Transition Times
234. Signal Integrity Metrics (Slow 1200mv 0c Model)
235. Signal Integrity Metrics (Slow 1200mv 85c Model)
236. Signal Integrity Metrics (Fast 1200mv 0c Model)
237. Setup Transfers
238. Hold Transfers
239. Recovery Transfers
240. Removal Transfers
241. Report TCCS
242. Report RSKM
243. Unconstrained Paths
244. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; Uart_Pic_Sdram_VGA                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; clk_24M                                                            ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk_24M }                                                            ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] }           ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] }           ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Generated ; 39.999 ; 25.0 MHz   ; 0.000 ; 19.999 ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] }           ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] }   ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] } ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 119.26 MHz ; 119.26 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                         ;
; 133.12 MHz ; 133.12 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 159.39 MHz ; 159.39 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;                         ;
; 638.57 MHz ; 627.35 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check ;
; 796.18 MHz ; 415.28 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.615 ; -341.772      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.093 ; -8.513        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.237 ; -5.165        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 13.725 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.614 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.680 ; -6.582        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.290 ; -8.952        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.194 ; -0.194        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.435  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.451  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.570 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.511 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.327  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.400  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.687  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.717  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.686 ; 0.000         ;
; clk_24M                                                            ; 20.767 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.804     ; 1.763      ;
; -5.477 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.050     ; 1.379      ;
; -5.398 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.545      ;
; -5.338 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.051     ; 1.239      ;
; -5.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.051     ; 1.234      ;
; -5.330 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.051     ; 1.231      ;
; -5.329 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.051     ; 1.230      ;
; -5.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.051     ; 1.229      ;
; -5.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.877     ; 1.402      ;
; -5.325 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.877     ; 1.400      ;
; -5.307 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.078      ;
; -5.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.034      ;
; -5.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.034      ;
; -5.261 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 1.032      ;
; -5.222 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.801     ; 1.373      ;
; -5.217 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.293      ;
; -5.217 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.293      ;
; -5.214 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.290      ;
; -5.210 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.286      ;
; -5.201 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.277      ;
; -5.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.052     ; 1.087      ;
; -5.142 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.218      ;
; -5.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.216      ;
; -5.137 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.213      ;
; -5.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 1.496      ;
; -5.076 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.228      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.174      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.174      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.174      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.174      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 1.174      ;
; -5.024 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.572     ; 1.404      ;
; -5.003 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.362     ; 1.593      ;
; -5.002 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.362     ; 1.592      ;
; -5.000 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 1.379      ;
; -4.988 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 0.759      ;
; -4.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.015      ;
; -4.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 1.015      ;
; -4.936 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.088      ;
; -4.934 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.086      ;
; -4.934 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.086      ;
; -4.852 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.004      ;
; -4.852 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 1.004      ;
; -4.833 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.247      ;
; -4.833 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.247      ;
; -4.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.246      ;
; -4.831 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.245      ;
; -4.828 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.242      ;
; -4.827 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.241      ;
; -4.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 1.229      ;
; -4.785 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 1.164      ;
; -4.784 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.573     ; 1.163      ;
; -4.718 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.583     ; 1.087      ;
; -4.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.583     ; 1.084      ;
; -4.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.583     ; 1.084      ;
; -4.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.583     ; 1.084      ;
; -4.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.583     ; 1.084      ;
; -4.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.374      ;
; -4.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.119      ;
; -4.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.362     ; 1.294      ;
; -4.685 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.101      ;
; -4.685 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.101      ;
; -4.684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.100      ;
; -4.684 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.100      ;
; -4.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.096      ;
; -4.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.536     ; 1.096      ;
; -4.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.090      ;
; -4.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.538     ; 1.089      ;
; -4.598 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.321     ; 1.229      ;
; -4.476 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.326     ; 1.102      ;
; -4.465 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.879     ; 0.538      ;
; -4.444 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.846     ; 0.550      ;
; -4.428 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.093      ;
; -4.427 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.092      ;
; -4.427 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.092      ;
; -4.426 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.091      ;
; -4.425 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.362     ; 1.015      ;
; -4.423 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.088      ;
; -4.423 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.088      ;
; -4.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.181     ; 0.115      ;
; -4.339 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 1.004      ;
; -4.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 0.748      ;
; -4.331 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.537     ; 0.746      ;
; -4.213 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.050     ; 0.115      ;
; -4.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.049     ; 0.115      ;
; -4.043 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.880     ; 0.115      ;
; -4.039 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 0.115      ;
; -4.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.845     ; 0.115      ;
; -3.968 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.805     ; 0.115      ;
; -3.968 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.362     ; 0.558      ;
; -3.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.800     ; 0.115      ;
; -3.885 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.287     ; 0.550      ;
; -2.102 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.036     ; 2.279      ;
; -2.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.036     ; 2.264      ;
; -1.905 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 2.081      ;
; -1.883 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 2.059      ;
; -1.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 2.054      ;
; -1.857 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 2.033      ;
; -1.827 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 2.003      ;
; -1.732 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 1.908      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.093 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 4.008      ;
; -1.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 4.047      ;
; -1.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.759      ;
; -1.792 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.276      ; 3.716      ;
; -1.768 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.985      ;
; -1.710 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.671      ;
; -1.710 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.625      ;
; -1.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.591      ;
; -1.666 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.627      ;
; -1.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.624      ;
; -1.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.798      ;
; -1.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.573      ;
; -1.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.605      ;
; -1.577 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.236      ; 3.549      ;
; -1.541 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.757      ;
; -1.530 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.444      ;
; -1.528 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.664      ;
; -1.519 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.736      ;
; -1.514 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.277      ; 3.439      ;
; -1.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.707      ;
; -1.488 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.402      ;
; -1.476 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 3.611      ;
; -1.469 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.685      ;
; -1.460 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.421      ;
; -1.458 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 3.593      ;
; -1.434 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.278      ; 3.662      ;
; -1.431 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.276      ; 3.657      ;
; -1.425 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.561      ;
; -1.412 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.373      ;
; -1.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.236      ; 3.551      ;
; -1.388 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.224      ; 3.348      ;
; -1.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.602      ;
; -1.383 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.298      ;
; -1.380 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.224      ; 3.340      ;
; -1.353 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.277      ; 3.580      ;
; -1.345 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.233      ; 3.492      ;
; -1.329 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.465      ;
; -1.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.222      ; 3.395      ;
; -1.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.266      ; 3.458      ;
; -1.219 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.267      ; 3.436      ;
; -1.210 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 3.171      ;
; -1.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.221      ; 3.335      ;
; -1.172 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.232      ; 3.318      ;
; -1.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.472      ; 3.282      ;
; -0.987 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.227      ;
; -0.986 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.226      ;
; -0.980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.220      ;
; -0.951 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.225      ; 2.912      ;
; -0.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.179      ;
; -0.914 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.154      ;
; -0.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.224      ; 2.873      ;
; -0.871 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.476      ; 3.126      ;
; -0.843 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.460      ; 3.082      ;
; -0.842 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.460      ; 3.081      ;
; -0.830 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.462      ; 3.071      ;
; -0.795 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.035      ;
; -0.761 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.728      ; 2.225      ;
; -0.425 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 2.665      ;
; -0.367 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.460      ; 2.606      ;
; -0.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.657      ; 3.428      ;
; -0.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 1.975      ;
; -0.211 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.612      ; 3.577      ;
; -0.075 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.657      ; 3.522      ;
; 0.371  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.657      ; 3.274      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.612      ; 3.435      ;
; 0.634  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.657      ; 3.313      ;
; 0.701  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.461      ; 1.539      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.926      ;
; -1.234 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.288      ; 2.922      ;
; -1.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.825      ;
; -1.120 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.809      ;
; -1.114 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.803      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.288      ; 2.801      ;
; -1.086 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 3.329      ;
; -1.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.288      ; 2.766      ;
; -1.061 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.750      ;
; -1.038 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.289      ; 2.727      ;
; -1.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.292      ; 3.241      ;
; -0.972 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 3.176      ;
; -0.967 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 3.171      ;
; -0.903 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 3.132      ;
; -0.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 3.121      ;
; -0.857 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 3.060      ;
; -0.846 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 3.049      ;
; -0.829 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.291      ; 3.056      ;
; -0.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.291      ; 3.064      ;
; -0.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 3.026      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.292      ; 3.016      ;
; -0.787 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.292      ; 3.029      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.291      ; 2.964      ;
; -0.728 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.291      ; 2.969      ;
; -0.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 2.939      ;
; -0.670 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.874      ;
; -0.660 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.864      ;
; -0.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.848      ;
; -0.643 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.847      ;
; -0.627 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 2.870      ;
; -0.563 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.292      ; 2.805      ;
; -0.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.292      ; 2.770      ;
; -0.509 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.712      ;
; -0.499 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.702      ;
; -0.493 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 2.722      ;
; -0.493 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.696      ;
; -0.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.694      ;
; -0.476 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.680      ;
; -0.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.640      ;
; -0.424 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.583      ; 2.630      ;
; -0.394 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.598      ;
; -0.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.589      ;
; -0.250 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.453      ;
; -0.229 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.293      ; 2.472      ;
; -0.203 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.459      ; 2.408      ;
; -0.199 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.402      ;
; -0.162 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.365      ;
; -0.145 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 2.348      ;
; -0.129 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.458      ; 2.333      ;
; -0.128 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.668      ; 3.036      ;
; -0.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.458      ; 2.322      ;
; -0.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.046      ; 1.761      ;
; 0.030  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.581      ; 2.174      ;
; 0.097  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.672      ; 3.365      ;
; 0.114  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.922      ; 1.554      ;
; 0.157  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.672      ; 3.291      ;
; 0.256  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.457      ; 1.947      ;
; 0.450  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.668      ; 2.958      ;
; 0.634  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.672      ; 3.314      ;
; 0.698  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.672      ; 3.264      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.725 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 6.159      ;
; 13.728 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 6.156      ;
; 13.926 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.968      ;
; 13.929 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.965      ;
; 14.114 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.780      ;
; 14.117 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.777      ;
; 14.148 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.736      ;
; 14.149 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.735      ;
; 14.162 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.722      ;
; 14.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.564      ;
; 14.333 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.561      ;
; 14.349 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.545      ;
; 14.350 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.544      ;
; 14.363 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.531      ;
; 14.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.433      ;
; 14.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.431      ;
; 14.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.431      ;
; 14.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.431      ;
; 14.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.431      ;
; 14.455 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.430      ;
; 14.507 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.418      ;
; 14.507 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.418      ;
; 14.507 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.418      ;
; 14.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.378      ;
; 14.510 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.375      ;
; 14.537 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.357      ;
; 14.538 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.356      ;
; 14.551 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.343      ;
; 14.577 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.307      ;
; 14.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.116     ; 5.305      ;
; 14.582 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.343      ;
; 14.582 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.343      ;
; 14.582 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.343      ;
; 14.584 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.093     ; 5.323      ;
; 14.584 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.093     ; 5.323      ;
; 14.584 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.093     ; 5.323      ;
; 14.584 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.093     ; 5.323      ;
; 14.584 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.093     ; 5.323      ;
; 14.639 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.246      ;
; 14.642 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.243      ;
; 14.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.240      ;
; 14.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.240      ;
; 14.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.240      ;
; 14.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.240      ;
; 14.753 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.141      ;
; 14.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.140      ;
; 14.767 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.127      ;
; 14.778 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.116      ;
; 14.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.114      ;
; 14.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.132      ;
; 14.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.132      ;
; 14.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.132      ;
; 14.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.132      ;
; 14.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.132      ;
; 14.786 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 5.130      ;
; 14.786 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 5.130      ;
; 14.786 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 5.130      ;
; 14.806 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.119      ;
; 14.806 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.119      ;
; 14.806 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.119      ;
; 14.842 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.052      ;
; 14.842 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.052      ;
; 14.842 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.052      ;
; 14.842 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.052      ;
; 14.849 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 5.077      ;
; 14.849 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 5.077      ;
; 14.849 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 5.077      ;
; 14.875 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.010      ;
; 14.876 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 5.009      ;
; 14.881 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.044      ;
; 14.881 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.044      ;
; 14.881 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.044      ;
; 14.889 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.996      ;
; 14.930 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.955      ;
; 14.931 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.954      ;
; 14.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.949      ;
; 14.938 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.947      ;
; 14.939 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.946      ;
; 14.941 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.944      ;
; 14.944 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.941      ;
; 14.950 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.975      ;
; 14.953 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.972      ;
; 14.966 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.928      ;
; 14.968 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.926      ;
; 14.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.944      ;
; 14.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.944      ;
; 14.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.944      ;
; 14.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.944      ;
; 14.973 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.944      ;
; 14.976 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.909      ;
; 14.979 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.906      ;
; 15.004 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.921      ;
; 15.004 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.921      ;
; 15.004 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.921      ;
; 15.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.836      ;
; 15.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.836      ;
; 15.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.836      ;
; 15.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.836      ;
; 15.062 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.823      ;
; 15.063 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.822      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.614 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 8.291      ;
; 31.614 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 8.291      ;
; 31.677 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.664      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.785 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.355      ;
; 31.826 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 8.079      ;
; 31.826 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 8.079      ;
; 31.889 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.452      ;
; 31.940 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.972      ;
; 31.940 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.972      ;
; 31.940 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.972      ;
; 31.940 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.972      ;
; 31.940 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.972      ;
; 31.956 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.949      ;
; 31.956 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.949      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.973 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.940      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 31.997 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.143      ;
; 32.019 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.322      ;
; 32.091 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.250      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.127 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 8.013      ;
; 32.136 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.777      ;
; 32.142 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.763      ;
; 32.142 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.763      ;
; 32.152 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.760      ;
; 32.152 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.760      ;
; 32.152 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.760      ;
; 32.152 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.760      ;
; 32.152 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.760      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.185 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.728      ;
; 32.205 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.136      ;
; 32.278 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.063      ;
; 32.279 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.062      ;
; 32.282 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.630      ;
; 32.282 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.630      ;
; 32.282 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.630      ;
; 32.282 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.630      ;
; 32.282 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.630      ;
; 32.298 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.607      ;
; 32.298 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.095     ; 7.607      ;
; 32.303 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 8.038      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.313 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.225      ; 7.827      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.315 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.598      ;
; 32.337 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.232      ; 7.942      ;
; 32.348 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.087     ; 7.565      ;
; 32.361 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 7.980      ;
; 32.368 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.094     ; 7.538      ;
; 32.368 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.094     ; 7.538      ;
; 32.431 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.342      ; 7.911      ;
; 32.433 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.341      ; 7.908      ;
; 32.468 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.444      ;
; 32.468 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.444      ;
; 32.468 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.088     ; 7.444      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 1.439      ;
; -1.773 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.573      ; 1.870      ;
; -1.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.443      ;
; -1.610 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.509      ;
; -1.384 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.327      ; 2.013      ;
; -1.374 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.051      ; 2.747      ;
; -1.343 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.776      ;
; -1.302 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 2.571      ;
; -1.296 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.064      ; 2.838      ;
; -1.229 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.890      ;
; -1.221 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 2.652      ;
; -1.165 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.954      ;
; -1.162 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.957      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.960      ;
; -1.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.970      ;
; -1.125 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.049      ; 2.994      ;
; -1.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.050      ; 3.017      ;
; -1.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 4.060      ; 3.095      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.811      ; 3.152      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.810      ; 3.190      ;
; -0.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.029      ;
; -0.798 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.848      ; 3.120      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.085      ;
; -0.783 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.848      ; 3.135      ;
; -0.776 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.097      ;
; -0.751 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.122      ;
; -0.742 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.846      ; 3.174      ;
; -0.730 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.187      ;
; -0.724 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.846      ; 3.192      ;
; -0.717 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.200      ;
; -0.717 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.763      ; 3.307      ;
; -0.716 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.848      ; 3.202      ;
; -0.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.798      ; 3.163      ;
; -0.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.168      ;
; -0.695 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.222      ;
; -0.685 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.846      ; 3.231      ;
; -0.684 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.186      ;
; -0.684 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.809      ; 3.195      ;
; -0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.814      ; 3.223      ;
; -0.656 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.810      ; 3.224      ;
; -0.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.857      ; 3.275      ;
; -0.642 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.228      ;
; -0.642 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.228      ;
; -0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.856      ; 3.289      ;
; -0.624 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.249      ;
; -0.589 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.856      ; 3.337      ;
; -0.587 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.283      ;
; -0.583 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.855      ; 3.342      ;
; -0.576 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.848      ; 3.342      ;
; -0.573 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.300      ;
; -0.570 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.813      ; 3.313      ;
; -0.555 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.362      ;
; -0.554 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.803      ; 3.319      ;
; -0.541 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.798      ; 3.327      ;
; -0.537 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.804      ; 3.337      ;
; -0.520 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.857      ; 3.407      ;
; -0.511 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.799      ; 3.358      ;
; -0.510 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.845      ; 3.405      ;
; -0.495 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.422      ;
; -0.465 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.845      ; 3.450      ;
; -0.447 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.423      ;
; -0.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.848      ; 3.577      ;
; -0.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.847      ; 3.597      ;
; -0.297 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.811      ; 3.295      ;
; -0.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.800      ; 3.658      ;
; -0.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.810      ; 3.391      ;
; -0.098 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.763      ; 3.446      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.290 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 1.960      ;
; -2.273 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 1.847      ;
; -2.157 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.537      ; 1.450      ;
; -2.154 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.667      ; 1.583      ;
; -2.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.051      ; 2.098      ;
; -2.008 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.051      ; 2.113      ;
; -1.984 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.136      ;
; -1.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.338      ;
; -1.905 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.182      ; 2.347      ;
; -1.884 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.236      ;
; -1.882 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.052      ; 2.240      ;
; -1.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.372      ;
; -1.860 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.390      ;
; -1.847 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.273      ;
; -1.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.288      ;
; -1.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.418      ;
; -1.648 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.602      ;
; -1.631 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.489      ;
; -1.607 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.513      ;
; -1.607 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.513      ;
; -1.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.880      ; 2.344      ;
; -1.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.518      ;
; -1.567 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.683      ;
; -1.549 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.701      ;
; -1.535 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 2.715      ;
; -1.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.513      ;
; -1.411 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.875      ; 2.534      ;
; -1.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.540      ;
; -1.401 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.545      ;
; -1.398 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.548      ;
; -1.362 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.880      ; 2.588      ;
; -1.350 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.879      ; 2.599      ;
; -1.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.879      ; 2.622      ;
; -1.324 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.622      ;
; -1.316 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.804      ;
; -1.316 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.878      ; 2.632      ;
; -1.312 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.050      ; 2.808      ;
; -1.307 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.875      ; 2.638      ;
; -1.302 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.876      ; 2.644      ;
; -1.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.829      ; 2.827      ;
; -1.233 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 3.017      ;
; -1.223 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.180      ; 3.027      ;
; -1.223 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.878      ; 2.725      ;
; -1.181 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.880      ; 2.769      ;
; -1.163 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.877      ; 2.784      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.879      ; 2.790      ;
; -1.158 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.875      ; 2.787      ;
; -1.132 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.879      ; 2.817      ;
; -1.129 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.877      ; 2.818      ;
; -1.060 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.878      ; 2.888      ;
; -1.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.879      ; 2.933      ;
; -1.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.878      ; 2.945      ;
; -0.981 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.880      ; 2.969      ;
; -0.975 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.878      ; 2.973      ;
; -0.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.833      ; 3.137      ;
; -0.919 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.880      ; 3.031      ;
; -0.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.832      ; 3.183      ;
; -0.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.829      ; 2.906      ;
; -0.446 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.832      ; 3.167      ;
; -0.374 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.833      ; 3.240      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.194 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.758      ;
; -0.167 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.785      ;
; 0.015  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.967      ;
; 0.017  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.969      ;
; 0.095  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.047      ;
; 0.097  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.049      ;
; 0.131  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.083      ;
; 0.151  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.114      ;
; 0.209  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.172      ;
; 0.209  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.161      ;
; 0.430  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.442  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.758      ;
; 0.444  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.435 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.795      ;
; 0.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.795      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.175      ;
; 0.527 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.549 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.198      ;
; 0.555 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.205      ;
; 0.575 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.225      ;
; 0.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.270      ;
; 0.660 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.953      ;
; 0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.959      ;
; 0.677 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.990      ;
; 0.678 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.991      ;
; 0.682 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.975      ;
; 0.682 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.976      ;
; 0.685 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.979      ;
; 0.698 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.993      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.995      ;
; 0.715 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.009      ;
; 0.724 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.018      ;
; 0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.035      ;
; 0.743 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.745 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.761 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.075      ;
; 0.765 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.076      ;
; 0.787 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.800 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.094      ;
; 0.820 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.113      ;
; 0.862 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.156      ;
; 0.862 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.156      ;
; 0.900 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.193      ;
; 0.901 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.528      ; 1.641      ;
; 0.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.528      ; 1.654      ;
; 0.917 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.211      ;
; 0.917 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.211      ;
; 0.931 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.528      ; 1.671      ;
; 0.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.230      ;
; 0.945 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 0.802      ;
; 1.056 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.349      ;
; 1.083 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.377      ;
; 1.085 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.379      ;
; 1.094 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.405      ;
; 1.095 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 1.406      ;
; 1.098 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.106 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.115 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.119 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.413      ;
; 1.119 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.413      ;
; 1.124 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.133 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.429      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.430      ;
; 1.146 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.795      ;
; 1.160 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 1.017      ;
; 1.163 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.457      ;
; 1.165 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.459      ;
; 1.165 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.459      ;
; 1.166 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.460      ;
; 1.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.527      ; 1.925      ;
; 1.206 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.528      ; 1.946      ;
; 1.217 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.355     ; 1.074      ;
; 1.229 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.523      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.476 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.205      ;
; 0.486 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.215      ;
; 0.492 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.787      ;
; 0.496 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.790      ;
; 0.499 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.797      ;
; 0.502 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.797      ;
; 0.502 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.509 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.513 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.242      ;
; 0.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.820      ;
; 0.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.818      ;
; 0.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.826      ;
; 0.534 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.625 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.649 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.378      ;
; 0.661 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.956      ;
; 0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.960      ;
; 0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.962      ;
; 0.679 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.408      ;
; 0.683 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.976      ;
; 0.690 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.985      ;
; 0.696 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.988      ;
; 0.699 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.993      ;
; 0.708 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.003      ;
; 0.708 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.002      ;
; 0.710 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.005      ;
; 0.711 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.474      ;
; 0.723 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.014      ;
; 0.723 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.486      ;
; 0.724 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.462      ;
; 0.733 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.029      ;
; 0.740 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.504      ;
; 0.741 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.504      ;
; 0.741 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.509      ;
; 0.746 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.512      ;
; 0.750 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.045      ;
; 0.762 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.570 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.181     ; 3.252      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
; 6.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.180     ; 3.244      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.183      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
; 2.512 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.182      ; 2.929      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.634 ; 0.634        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.666 ; 0.666        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                             ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                             ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                           ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                             ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                       ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                         ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                             ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                             ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag_r                                                                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                           ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                            ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                          ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                           ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                           ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                            ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                      ;
; 4.714 ; 4.934        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9]  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9]  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                                                                   ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                                                                     ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg        ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.686 ; 19.906       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.750 ; 19.985       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.777 ; 20.012       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.787 ; 20.787       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.855 ; 20.855       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.879 ; 20.879       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 6.308 ; 6.222 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 5.125 ; 5.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.325 ; 4.582 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.606 ; 4.852 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.299 ; 4.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.933 ; 5.206 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.582 ; 4.887 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.565 ; 4.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.125 ; 5.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.803 ; 5.057 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 4.374 ; 4.622 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -1.455 ; -1.585 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -3.524 ; -3.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -3.548 ; -3.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -3.818 ; -4.052 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -3.524 ; -3.770 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -4.127 ; -4.390 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.790 ; -4.084 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.774 ; -4.036 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -4.311 ; -4.493 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -4.003 ; -4.248 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -3.586 ; -3.813 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 7.025  ; 6.928  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.709  ; 5.540  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.360  ; 5.233  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.693  ; 5.509  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.100  ; 5.012  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.618  ; 5.457  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.509  ; 5.322  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.815  ; 5.584  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.296  ; 5.184  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.414  ; 5.251  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.025  ; 6.928  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.372  ; 5.289  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.269  ; 5.127  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 7.105  ; 7.142  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 7.084  ; 7.124  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 7.105  ; 7.142  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.362  ; 5.430  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.786  ; 7.758  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.663  ; 6.399  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 7.501  ; 7.204  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.786  ; 7.603  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 7.784  ; 7.404  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.077  ; 6.801  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.418  ; 7.180  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.541  ; 7.180  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.173  ; 6.047  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.527  ; 6.366  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 7.460  ; 7.151  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.765  ; 7.758  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.993  ; 6.770  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.615  ; 6.530  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.821  ; 6.693  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 7.439  ; 7.209  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.189  ; 6.913  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 7.390  ; 7.436  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.775  ; 5.862  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.247  ; 9.610  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 12.518 ; 12.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.441 ; 11.024 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 12.104 ; 11.684 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.441 ; 11.024 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.789 ; 11.416 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.206 ; 10.823 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 10.870 ; 10.535 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 11.371 ; 11.010 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 11.043 ; 10.693 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 12.518 ; 12.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 11.120 ; 10.733 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 11.302 ; 10.923 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 10.685 ; 10.402 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.005 ; 10.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.654 ; 11.454 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.060 ; 11.882 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 11.159 ; 10.845 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.281  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.905  ; 8.988  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 9.276  ; 9.179  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.173  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 4.517 ; 4.431 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.102 ; 4.938 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 4.767 ; 4.643 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.087 ; 4.908 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 4.517 ; 4.431 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.015 ; 4.859 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 4.911 ; 4.729 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.204 ; 4.980 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.705 ; 4.596 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.819 ; 4.660 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.424 ; 6.332 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.778 ; 4.698 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.679 ; 4.541 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 6.083 ; 5.825 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 6.083 ; 5.825 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 6.103 ; 5.842 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.767 ; 4.834 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.765 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.567 ; 5.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.031 ; 5.777 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.836 ; 6.550 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.110 ; 6.933 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 7.114 ; 6.747 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.435 ; 6.167 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.762 ; 6.531 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.880 ; 6.531 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.567 ; 5.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.901 ; 5.745 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.797 ; 6.498 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.147 ; 7.143 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.349 ; 6.133 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.989 ; 5.906 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.187 ; 6.063 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.780 ; 6.559 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.540 ; 6.274 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.776 ; 6.818 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.163 ; 5.249 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.658 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 6.448 ; 6.719 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 6.206 ; 5.858 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 7.745 ; 7.335 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 7.271 ; 6.881 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 7.745 ; 7.335 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 6.968 ; 6.624 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 7.519 ; 7.141 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 6.724 ; 6.385 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 8.030 ; 7.685 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 7.188 ; 6.789 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 8.360 ; 8.103 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 7.785 ; 7.416 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 7.433 ; 7.005 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 6.827 ; 6.533 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 6.206 ; 5.858 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 6.558 ; 6.405 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 8.205 ; 8.016 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 6.358 ; 6.071 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.783 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 7.629 ; 7.719 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 6.290 ; 6.072 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.678 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.594 ; 5.496 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.612 ; 5.514 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.932 ; 5.834 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.932 ; 5.834 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.032 ; 5.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.032 ; 5.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.032 ; 5.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.951 ; 5.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.951 ; 5.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.594 ; 5.496 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.594 ; 5.496 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.625 ; 6.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.596 ; 5.498 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.685 ; 5.608 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.685 ; 5.608 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.685 ; 5.608 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.707 ; 5.630 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.000 ; 4.902 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.018 ; 4.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.324 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.324 ; 5.226 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.385 ; 5.271 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.385 ; 5.271 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.385 ; 5.271 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.308 ; 5.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.308 ; 5.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.000 ; 4.902 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.000 ; 4.902 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.048 ; 6.050 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.002 ; 4.904 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.091 ; 5.014 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.091 ; 5.014 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.091 ; 5.014 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.112 ; 5.035 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.499     ; 5.597     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.526     ; 5.624     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.792     ; 5.890     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.792     ; 5.890     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.878     ; 5.992     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.878     ; 5.992     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.878     ; 5.992     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.806     ; 5.920     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.806     ; 5.920     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.507     ; 5.605     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.507     ; 5.605     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.664     ; 6.662     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.499     ; 5.597     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.609     ; 5.686     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.609     ; 5.686     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.609     ; 5.686     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.614     ; 5.691     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 4.905     ; 5.003     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.930     ; 5.028     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.186     ; 5.284     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.186     ; 5.284     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.233     ; 5.347     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.233     ; 5.347     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.233     ; 5.347     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.164     ; 5.278     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.164     ; 5.278     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.913     ; 5.011     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 4.913     ; 5.011     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.085     ; 6.083     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 4.905     ; 5.003     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.015     ; 5.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.015     ; 5.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.015     ; 5.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.020     ; 5.097     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.405 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.329        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 5.076        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.811        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 4.653        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.020        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 4.499        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.548                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 8.541        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 5.007        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.018        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 4.648        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.038        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 4.751        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.811                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 9.019        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 4.792        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.822                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.809        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 5.013        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.824                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.808        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 5.016        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.960                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.017        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 4.943        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.965                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.018        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 4.947        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.005                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 9.035        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 4.970        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.038        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 5.007        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.087                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.829        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 5.258        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.160                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.809        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 5.351        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.036        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 5.162        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.884                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 8.806        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 6.078        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 15.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.017        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 6.008        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 15.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 8.829        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 6.319        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 15.262                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.039        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.223        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 32.758                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.033       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.725       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.488                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.036       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 14.452       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.671                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 19.032       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 14.639       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.643       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 15.068       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.845       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 14.976       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 19.036       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 14.936       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.847       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 15.305       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.193                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 19.034       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 15.159       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 18.634       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 16.135       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.905                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.868       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 16.037       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 73.587                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 38.809       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 34.778       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 73.620                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 38.810       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 34.810       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 73.723                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 39.016       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 34.707       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 73.758                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 39.017       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 34.741       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.788                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 38.829       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 35.959       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.799                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 38.824       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 35.975       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 38.826       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 36.043       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.925                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 39.038       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 35.887       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.943                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 38.672       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 36.271       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.086                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 38.883       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 36.203       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 127.62 MHz ; 127.62 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                         ;
; 138.75 MHz ; 138.75 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 168.44 MHz ; 168.44 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;                         ;
; 514.93 MHz ; 514.93 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ;                         ;
; 591.72 MHz ; 554.94 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -4.930 ; -298.758      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.207 ; -9.430        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.546 ; -6.362        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 14.062 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 32.163 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.235 ; -5.498        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.904 ; -7.198        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.312 ; -0.516        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.385  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.400  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.830 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.287 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.152  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.250  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.662  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.717  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.671 ; 0.000         ;
; clk_24M                                                            ; 20.776 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 1.625      ;
; -4.830 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.482     ; 1.301      ;
; -4.742 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.434      ;
; -4.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.485     ; 1.177      ;
; -4.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.484     ; 1.178      ;
; -4.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.484     ; 1.175      ;
; -4.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.484     ; 1.173      ;
; -4.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.484     ; 1.173      ;
; -4.695 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.328      ;
; -4.691 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.324      ;
; -4.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.592     ; 1.024      ;
; -4.646 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.592     ; 1.007      ;
; -4.646 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.592     ; 1.007      ;
; -4.644 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.592     ; 1.005      ;
; -4.609 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.259     ; 1.303      ;
; -4.587 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.220      ;
; -4.587 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.220      ;
; -4.584 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.217      ;
; -4.583 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.319     ; 1.217      ;
; -4.581 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.214      ;
; -4.575 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.484     ; 1.044      ;
; -4.483 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.116      ;
; -4.481 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.114      ;
; -4.479 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 1.112      ;
; -4.475 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 1.170      ;
; -4.431 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.033     ; 1.351      ;
; -4.426 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.384      ;
; -4.404 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.831     ; 1.526      ;
; -4.403 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.831     ; 1.525      ;
; -4.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.077      ;
; -4.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.077      ;
; -4.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.077      ;
; -4.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.077      ;
; -4.385 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 1.077      ;
; -4.382 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.034     ; 1.301      ;
; -4.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.593     ; 0.733      ;
; -4.311 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 1.006      ;
; -4.310 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 0.943      ;
; -4.310 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 0.943      ;
; -4.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 1.003      ;
; -4.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 1.003      ;
; -4.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 0.932      ;
; -4.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 0.932      ;
; -4.234 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.187      ;
; -4.233 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.186      ;
; -4.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.185      ;
; -4.231 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.184      ;
; -4.228 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.181      ;
; -4.227 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.000     ; 1.180      ;
; -4.217 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.998     ; 1.172      ;
; -4.192 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.034     ; 1.111      ;
; -4.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.034     ; 1.110      ;
; -4.142 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.045     ; 1.050      ;
; -4.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.045     ; 1.047      ;
; -4.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.045     ; 1.047      ;
; -4.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.045     ; 1.047      ;
; -4.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.045     ; 1.047      ;
; -4.127 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.001     ; 1.079      ;
; -4.125 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.774     ; 1.304      ;
; -4.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.063      ;
; -4.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.063      ;
; -4.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.063      ;
; -4.104 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.062      ;
; -4.102 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.834     ; 1.221      ;
; -4.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.058      ;
; -4.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 1.058      ;
; -4.093 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 1.047      ;
; -4.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.999     ; 1.046      ;
; -4.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.805     ; 1.171      ;
; -3.892 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.808     ; 1.037      ;
; -3.858 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.323     ; 0.488      ;
; -3.841 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.295     ; 0.499      ;
; -3.829 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.009      ;
; -3.829 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.009      ;
; -3.829 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.009      ;
; -3.828 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.008      ;
; -3.825 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.005      ;
; -3.825 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 1.005      ;
; -3.824 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.834     ; 0.943      ;
; -3.752 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 0.932      ;
; -3.740 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.592     ; 0.101      ;
; -3.717 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 0.675      ;
; -3.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.995     ; 0.673      ;
; -3.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.481     ; 0.101      ;
; -3.628 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.480     ; 0.101      ;
; -3.470 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.322     ; 0.101      ;
; -3.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.320     ; 0.101      ;
; -3.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.294     ; 0.101      ;
; -3.409 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.261     ; 0.101      ;
; -3.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.258     ; 0.101      ;
; -3.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.834     ; 0.520      ;
; -3.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.773     ; 0.508      ;
; -1.854 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 2.146      ;
; -1.743 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.099      ; 2.035      ;
; -1.636 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.925      ;
; -1.587 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.876      ;
; -1.559 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.848      ;
; -1.551 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.840      ;
; -1.520 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.809      ;
; -1.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.096      ; 1.722      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.207 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.685      ;
; -2.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.749      ; 3.806      ;
; -1.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.474      ;
; -1.956 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.502      ;
; -1.951 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.429      ;
; -1.943 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.795      ; 3.429      ;
; -1.940 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.763      ;
; -1.923 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.469      ;
; -1.916 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.462      ;
; -1.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.457      ;
; -1.869 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.347      ;
; -1.859 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.334      ;
; -1.852 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.759      ; 3.409      ;
; -1.842 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.749      ; 3.595      ;
; -1.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.283      ;
; -1.799 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.619      ;
; -1.733 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.556      ;
; -1.729 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.552      ;
; -1.727 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.273      ;
; -1.715 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.749      ; 3.468      ;
; -1.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.795      ; 3.197      ;
; -1.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.746      ; 3.446      ;
; -1.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.169      ;
; -1.686 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.795      ; 3.517      ;
; -1.673 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.746      ; 3.423      ;
; -1.667 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.213      ;
; -1.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.747      ; 3.208      ;
; -1.655 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.747      ; 3.200      ;
; -1.652 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.749      ; 3.405      ;
; -1.610 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.430      ;
; -1.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.425      ;
; -1.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.795      ; 3.433      ;
; -1.585 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.798      ; 3.419      ;
; -1.570 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.048      ;
; -1.564 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.760      ; 3.328      ;
; -1.562 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.750      ; 3.316      ;
; -1.525 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.762      ; 3.291      ;
; -1.494 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.784      ; 3.314      ;
; -1.469 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.749      ; 3.222      ;
; -1.457 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.787      ; 3.280      ;
; -1.455 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 3.001      ;
; -1.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.746      ; 3.083      ;
; -1.310 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.757      ; 3.071      ;
; -1.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 3.118      ;
; -1.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.975      ; 3.114      ;
; -1.208 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 3.052      ;
; -1.207 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 3.051      ;
; -1.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.748      ; 2.746      ;
; -1.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.747      ; 2.731      ;
; -1.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 2.978      ;
; -1.129 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.980      ; 2.989      ;
; -1.102 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.968      ; 2.950      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 2.918      ;
; -1.070 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.963      ; 2.913      ;
; -1.062 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.963      ; 2.905      ;
; -1.019 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.281      ; 2.098      ;
; -0.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 2.756      ;
; -0.607 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 2.451      ;
; -0.593 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.963      ; 2.436      ;
; -0.471 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.259      ; 3.240      ;
; -0.426 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.497      ; 1.803      ;
; -0.364 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.221      ; 3.408      ;
; -0.265 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.259      ; 3.379      ;
; 0.304  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.259      ; 2.965      ;
; 0.436  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.964      ; 1.408      ;
; 0.472  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.221      ; 3.072      ;
; 0.645  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.259      ; 2.969      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.546 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.803      ; 2.814      ;
; -1.448 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.802      ; 2.715      ;
; -1.443 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.799      ; 2.707      ;
; -1.408 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.802      ; 2.675      ;
; -1.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.802      ; 2.664      ;
; -1.375 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.799      ; 2.639      ;
; -1.375 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.799      ; 2.639      ;
; -1.353 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.802      ; 2.620      ;
; -1.297 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 3.136      ;
; -1.297 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 3.121      ;
; -1.276 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.802      ; 2.543      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 3.003      ;
; -1.246 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.997      ;
; -1.135 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 2.974      ;
; -1.107 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.931      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 2.895      ;
; -1.062 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 2.889      ;
; -1.055 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.891      ;
; -1.048 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.884      ;
; -0.976 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.727      ;
; -0.972 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.796      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.778      ;
; -0.962 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.770      ;
; -0.959 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.783      ;
; -0.958 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.794      ;
; -0.948 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.699      ;
; -0.947 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.698      ;
; -0.946 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.697      ;
; -0.928 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.805      ; 2.768      ;
; -0.894 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 2.733      ;
; -0.843 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.594      ;
; -0.833 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.669      ;
; -0.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.583      ;
; -0.757 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.065      ; 2.513      ;
; -0.748 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.801      ; 2.572      ;
; -0.733 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.805      ; 2.561      ;
; -0.718 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.469      ;
; -0.690 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.441      ;
; -0.659 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.467      ;
; -0.653 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.461      ;
; -0.645 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.453      ;
; -0.624 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.432      ;
; -0.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.804      ; 2.361      ;
; -0.509 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.317      ;
; -0.472 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.280      ;
; -0.434 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.961      ; 2.247      ;
; -0.409 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.555      ; 1.655      ;
; -0.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.959      ; 2.218      ;
; -0.395 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.203      ;
; -0.394 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.960      ; 2.206      ;
; -0.367 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 2.175      ;
; -0.345 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.263      ; 2.892      ;
; -0.296 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.060      ; 2.047      ;
; -0.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.451      ; 1.421      ;
; -0.084 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.265      ; 3.203      ;
; 0.027  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.956      ; 1.781      ;
; 0.055  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.265      ; 3.052      ;
; 0.404  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.263      ; 2.643      ;
; 0.549  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.265      ; 3.058      ;
; 0.691  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.265      ; 2.928      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.062 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.832      ;
; 14.065 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.829      ;
; 14.353 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.553      ;
; 14.356 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.550      ;
; 14.463 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.431      ;
; 14.463 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.431      ;
; 14.475 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.419      ;
; 14.500 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.406      ;
; 14.503 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.403      ;
; 14.663 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.243      ;
; 14.666 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.240      ;
; 14.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.152      ;
; 14.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.152      ;
; 14.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.135      ;
; 14.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.135      ;
; 14.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.135      ;
; 14.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.135      ;
; 14.762 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 5.136      ;
; 14.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 5.133      ;
; 14.766 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.140      ;
; 14.819 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 5.080      ;
; 14.822 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 5.077      ;
; 14.856 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.078      ;
; 14.856 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.078      ;
; 14.856 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.078      ;
; 14.868 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.026      ;
; 14.870 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.024      ;
; 14.887 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.047      ;
; 14.887 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.047      ;
; 14.887 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 5.047      ;
; 14.892 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 5.023      ;
; 14.892 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 5.023      ;
; 14.892 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 5.023      ;
; 14.892 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 5.023      ;
; 14.892 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 5.023      ;
; 14.901 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.005      ;
; 14.901 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.005      ;
; 14.913 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.993      ;
; 14.990 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.908      ;
; 14.993 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.905      ;
; 15.050 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.856      ;
; 15.050 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.856      ;
; 15.050 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.856      ;
; 15.050 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.856      ;
; 15.064 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.842      ;
; 15.064 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.842      ;
; 15.076 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.830      ;
; 15.129 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.799      ;
; 15.129 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.799      ;
; 15.129 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.799      ;
; 15.152 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.782      ;
; 15.152 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.782      ;
; 15.152 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.782      ;
; 15.159 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.747      ;
; 15.161 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.745      ;
; 15.163 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.735      ;
; 15.163 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.735      ;
; 15.175 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.723      ;
; 15.183 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.751      ;
; 15.183 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.751      ;
; 15.183 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.067     ; 4.751      ;
; 15.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.744      ;
; 15.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.744      ;
; 15.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.744      ;
; 15.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.744      ;
; 15.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.744      ;
; 15.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.709      ;
; 15.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.709      ;
; 15.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.709      ;
; 15.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.709      ;
; 15.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.065     ; 4.736      ;
; 15.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.065     ; 4.736      ;
; 15.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.065     ; 4.736      ;
; 15.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.070     ; 4.731      ;
; 15.203 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.070     ; 4.728      ;
; 15.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.679      ;
; 15.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.679      ;
; 15.232 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.667      ;
; 15.273 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.626      ;
; 15.275 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.624      ;
; 15.276 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.623      ;
; 15.278 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.621      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.607      ;
; 15.295 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.604      ;
; 15.306 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.600      ;
; 15.308 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.598      ;
; 15.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.597      ;
; 15.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.597      ;
; 15.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.597      ;
; 15.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.597      ;
; 15.330 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 4.597      ;
; 15.360 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.546      ;
; 15.360 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.546      ;
; 15.360 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.546      ;
; 15.360 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.546      ;
; 15.366 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.086     ; 4.549      ;
; 15.379 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.520      ;
; 15.380 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.519      ;
; 15.382 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.517      ;
; 15.383 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.102     ; 4.516      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.163 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.753      ;
; 32.163 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.753      ;
; 32.194 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 8.128      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.349 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.773      ;
; 32.373 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.543      ;
; 32.373 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.543      ;
; 32.404 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.918      ;
; 32.459 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.464      ;
; 32.459 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.464      ;
; 32.459 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.464      ;
; 32.459 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.464      ;
; 32.459 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.464      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.498 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.426      ;
; 32.505 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.411      ;
; 32.505 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.411      ;
; 32.536 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.786      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.559 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.563      ;
; 32.587 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.735      ;
; 32.646 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.278      ;
; 32.651 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.265      ;
; 32.651 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.265      ;
; 32.669 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.254      ;
; 32.669 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.254      ;
; 32.669 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.254      ;
; 32.669 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.254      ;
; 32.669 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.254      ;
; 32.682 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.640      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.691 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.431      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.708 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.216      ;
; 32.775 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.547      ;
; 32.776 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.546      ;
; 32.793 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.084     ; 7.124      ;
; 32.793 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.084     ; 7.124      ;
; 32.797 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.525      ;
; 32.801 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.122      ;
; 32.801 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.122      ;
; 32.801 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.122      ;
; 32.801 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.122      ;
; 32.801 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.078     ; 7.122      ;
; 32.819 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.097      ;
; 32.819 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.085     ; 7.097      ;
; 32.824 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.322      ; 7.499      ;
; 32.829 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.205      ; 7.414      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.199      ; 7.285      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.840 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.084      ;
; 32.850 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.472      ;
; 32.856 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.068      ;
; 32.915 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.084     ; 7.002      ;
; 32.915 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.084     ; 7.002      ;
; 32.929 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.321      ; 7.393      ;
; 32.946 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.322      ; 7.377      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.235 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 1.316      ;
; -1.384 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.033      ; 1.719      ;
; -1.342 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.209      ;
; -1.258 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.293      ;
; -1.096 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.485      ; 2.459      ;
; -1.072 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.809      ; 1.807      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.297      ;
; -1.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.497      ; 2.549      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.585      ;
; -0.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.594      ;
; -0.946 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.381      ;
; -0.884 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.667      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.670      ;
; -0.872 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.679      ;
; -0.841 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.710      ;
; -0.825 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.482      ; 2.727      ;
; -0.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.481      ; 2.754      ;
; -0.782 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.395      ; 2.853      ;
; -0.774 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.394      ; 2.860      ;
; -0.768 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.492      ; 2.794      ;
; -0.635 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.354      ; 2.959      ;
; -0.604 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.723      ;
; -0.592 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.299      ; 2.777      ;
; -0.569 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.758      ;
; -0.560 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.767      ;
; -0.529 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.798      ;
; -0.516 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.295      ; 2.849      ;
; -0.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.298      ; 2.862      ;
; -0.485 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.842      ;
; -0.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.295      ; 2.883      ;
; -0.477 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 2.851      ;
; -0.472 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.299      ; 2.897      ;
; -0.462 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.298      ; 2.906      ;
; -0.456 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.268      ; 2.882      ;
; -0.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.295      ; 2.911      ;
; -0.452 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.268      ; 2.886      ;
; -0.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.305      ; 2.938      ;
; -0.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.296      ; 2.933      ;
; -0.430 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 2.898      ;
; -0.425 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 2.903      ;
; -0.424 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.903      ;
; -0.404 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.299      ; 2.965      ;
; -0.403 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.254      ; 2.921      ;
; -0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.305      ; 2.990      ;
; -0.377 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.265      ; 2.958      ;
; -0.375 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 2.953      ;
; -0.375 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.952      ;
; -0.359 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.306      ; 3.017      ;
; -0.336 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 2.992      ;
; -0.336 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.254      ; 2.988      ;
; -0.332 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.298      ; 3.036      ;
; -0.331 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.257      ; 2.996      ;
; -0.330 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.255      ; 2.995      ;
; -0.323 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.294      ; 3.041      ;
; -0.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.298      ; 3.048      ;
; -0.308 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.306      ; 3.068      ;
; -0.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.270      ; 3.057      ;
; -0.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.299      ; 3.095      ;
; -0.245 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 3.083      ;
; -0.238 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.308      ; 3.140      ;
; -0.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.294      ; 3.212      ;
; -0.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.298      ; 3.256      ;
; -0.054 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.299      ; 3.315      ;
; -0.041 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.395      ; 3.114      ;
; -0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.258      ; 3.303      ;
; 0.101  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.394      ; 3.255      ;
; 0.170  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.354      ; 3.284      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.904 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 1.755      ;
; -1.856 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 1.694      ;
; -1.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.104      ; 1.416      ;
; -1.738 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.995      ; 1.327      ;
; -1.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.484      ; 1.874      ;
; -1.669 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.483      ; 1.884      ;
; -1.632 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 1.918      ;
; -1.569 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.593      ; 2.094      ;
; -1.564 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.095      ;
; -1.545 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.114      ;
; -1.528 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.131      ;
; -1.521 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.484      ; 2.033      ;
; -1.516 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.034      ;
; -1.488 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.171      ;
; -1.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.070      ;
; -1.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.110      ;
; -1.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.332      ;
; -1.293 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.099      ;
; -1.279 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.271      ;
; -1.249 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.410      ;
; -1.234 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.425      ;
; -1.222 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.437      ;
; -1.206 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.344      ;
; -1.203 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.347      ;
; -1.201 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.349      ;
; -1.131 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.258      ;
; -1.119 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.270      ;
; -1.118 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.405      ; 2.527      ;
; -1.115 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.274      ;
; -1.114 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.316      ; 2.272      ;
; -1.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.311      ;
; -1.074 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.318      ;
; -1.040 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.349      ;
; -1.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.355      ;
; -1.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.320      ; 2.360      ;
; -1.014 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.323      ; 2.379      ;
; -0.986 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.316      ; 2.400      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.426      ;
; -0.951 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.708      ;
; -0.943 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.589      ; 2.716      ;
; -0.941 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.609      ;
; -0.934 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.480      ; 2.616      ;
; -0.916 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.473      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.508      ;
; -0.871 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.323      ; 2.522      ;
; -0.870 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.519      ;
; -0.868 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.524      ;
; -0.847 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.542      ;
; -0.832 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.408      ; 2.816      ;
; -0.805 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.316      ; 2.581      ;
; -0.739 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.650      ;
; -0.728 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.664      ;
; -0.722 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.667      ;
; -0.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.319      ; 2.669      ;
; -0.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.408      ; 2.939      ;
; -0.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.716      ;
; -0.645 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.322      ; 2.747      ;
; -0.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.405      ; 2.764      ;
; -0.233 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.408      ; 2.935      ;
; -0.085 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.408      ; 3.083      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.312 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.684      ;
; -0.291 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.705      ;
; -0.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.893      ;
; -0.101 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.895      ;
; -0.046 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.950      ;
; -0.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.952      ;
; 0.007  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.003      ;
; 0.025  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.032      ;
; 0.047  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.043      ;
; 0.049  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.056      ;
; 0.320  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.327      ;
; 0.322  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.329      ;
; 0.335  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.342      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_bank_addr[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_bank_addr[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.738      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.739      ;
; 0.470 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.492 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.496 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.073      ;
; 0.516 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.092      ;
; 0.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.100      ;
; 0.539 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.116      ;
; 0.577 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.154      ;
; 0.605 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.872      ;
; 0.610 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.878      ;
; 0.616 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.884      ;
; 0.617 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.622 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.626 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.912      ;
; 0.627 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.913      ;
; 0.638 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.907      ;
; 0.644 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.912      ;
; 0.647 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.916      ;
; 0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.685 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.953      ;
; 0.691 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.705 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.995      ;
; 0.712 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.996      ;
; 0.734 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.015      ;
; 0.759 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.027      ;
; 0.787 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.055      ;
; 0.787 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.055      ;
; 0.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.474      ;
; 0.799 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.482      ;
; 0.809 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.078      ;
; 0.809 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.078      ;
; 0.820 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.503      ;
; 0.832 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.099      ;
; 0.872 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.141      ;
; 0.884 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.333     ; 0.746      ;
; 0.937 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.204      ;
; 0.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.260      ;
; 0.994 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.262      ;
; 1.013 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.018 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.020 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.304      ;
; 1.021 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.305      ;
; 1.027 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.303      ;
; 1.041 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.315      ;
; 1.058 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.333     ; 0.920      ;
; 1.068 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 1.750      ;
; 1.075 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.343      ;
; 1.078 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.346      ;
; 1.079 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.347      ;
; 1.081 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.349      ;
; 1.092 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.775      ;
; 1.099 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.675      ;
; 1.108 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
; 1.108 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.376      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.101      ;
; 0.457 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.725      ;
; 0.457 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.725      ;
; 0.458 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.726      ;
; 0.459 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.108      ;
; 0.461 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.729      ;
; 0.468 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.740      ;
; 0.471 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.478 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.131      ;
; 0.485 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.491 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.760      ;
; 0.496 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.764      ;
; 0.498 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.767      ;
; 0.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.599 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.248      ;
; 0.610 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.880      ;
; 0.613 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.885      ;
; 0.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.887      ;
; 0.621 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.625 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.894      ;
; 0.625 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.274      ;
; 0.627 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.897      ;
; 0.644 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.647 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.660 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.930      ;
; 0.666 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.343      ;
; 0.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.332      ;
; 0.676 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.353      ;
; 0.687 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.370      ;
; 0.693 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.370      ;
; 0.693 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.698 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.967      ;
; 0.698 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.376      ;
; 0.700 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.377      ;
; 0.700 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.830 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.162     ; 3.012      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
; 6.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.161     ; 3.002      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.158      ; 2.663      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
; 2.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.159      ; 2.666      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.152 ; 0.152        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.153 ; 0.153        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.153 ; 0.153        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.154 ; 0.154        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.168 ; 0.168        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.184 ; 0.184        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.198 ; 0.198        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.199 ; 0.199        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.199 ; 0.199        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.200 ; 0.200        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.222 ; 0.222        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.222 ; 0.222        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.767 ; 0.767        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.767 ; 0.767        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.789 ; 0.789        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.789 ; 0.789        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.789 ; 0.789        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.790 ; 0.790        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.803 ; 0.803        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.819 ; 0.819        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.834 ; 0.834        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.834 ; 0.834        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.834 ; 0.834        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.835 ; 0.835        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.251 ; 0.251        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.251 ; 0.251        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.695 ; 0.695        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.698 ; 0.698        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.699 ; 0.699        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.699 ; 0.699        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.700 ; 0.700        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.703 ; 0.703        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.711 ; 0.711        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.743 ; 0.743        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.744 ; 0.744        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.744 ; 0.744        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                           ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                         ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                             ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                             ;
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                              ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                             ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                             ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                             ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                           ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                           ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                       ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                           ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                           ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4]  ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5]  ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag_r                                                                                                                                        ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8]  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                         ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                       ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                            ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                                                                   ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                          ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4]  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5]  ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                            ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.808 ; 20.808       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.824 ; 20.824       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.841 ; 20.841       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.858 ; 20.858       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 5.805 ; 5.632 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.597 ; 4.562 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 3.794 ; 3.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.073 ; 4.154 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 3.768 ; 3.899 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.387 ; 4.474 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.050 ; 4.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.033 ; 4.139 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 4.597 ; 4.562 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.260 ; 4.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 3.796 ; 3.912 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -1.242 ; -1.401 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -3.079 ; -3.202 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -3.104 ; -3.222 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -3.372 ; -3.447 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -3.079 ; -3.202 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -3.671 ; -3.755 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.348 ; -3.477 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.331 ; -3.434 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -3.873 ; -3.840 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -3.550 ; -3.623 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -3.099 ; -3.201 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 6.517  ; 6.245  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.342  ; 5.084  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.019  ; 4.807  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.321  ; 5.060  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 4.756  ; 4.601  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.268  ; 5.004  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.192  ; 4.875  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.476  ; 5.112  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.965  ; 4.751  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.098  ; 4.802  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.517  ; 6.245  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.031  ; 4.850  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.926  ; 4.709  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 6.533  ; 6.691  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 6.511  ; 6.675  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 6.533  ; 6.691  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.915  ; 5.085  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.040  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.306  ; 6.984  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.232  ; 5.806  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 7.018  ; 6.552  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.294  ; 6.901  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 7.306  ; 6.732  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.642  ; 6.161  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.927  ; 6.537  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.063  ; 6.529  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.756  ; 5.503  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.092  ; 5.782  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.990  ; 6.499  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.142  ; 6.984  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.529  ; 6.160  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.193  ; 5.926  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.382  ; 6.077  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.980  ; 6.544  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.744  ; 6.279  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.674  ; 6.905  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.298  ; 5.496  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.909  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 8.450  ; 9.035  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 11.654 ; 11.147 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 10.727 ; 10.108 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 11.390 ; 10.685 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 10.727 ; 10.108 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.074 ; 10.448 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 10.496 ; 9.930  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 10.189 ; 9.657  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 10.683 ; 10.088 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 10.355 ; 9.804  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 11.654 ; 11.147 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 10.428 ; 9.845  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 10.578 ; 10.023 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 9.995  ; 9.547  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 10.329 ; 9.740  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 10.901 ; 10.497 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 11.185 ; 10.805 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 10.480 ; 9.929  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.058  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.101  ; 8.271  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.622  ; 8.495  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.931  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 4.218 ; 4.067 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.780 ; 4.530 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 4.469 ; 4.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.759 ; 4.508 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 4.218 ; 4.067 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 4.708 ; 4.453 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 4.635 ; 4.330 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 4.908 ; 4.557 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.417 ; 4.211 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.545 ; 4.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 5.958 ; 5.699 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 4.481 ; 4.305 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.380 ; 4.171 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 5.738 ; 5.318 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 5.738 ; 5.318 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 5.759 ; 5.334 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.367 ; 4.532 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.579 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.199 ; 4.955 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.652 ; 5.243 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.407 ; 5.959 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.672 ; 6.294 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.688 ; 6.135 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.050 ; 5.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.323 ; 5.948 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.454 ; 5.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.199 ; 4.955 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.518 ; 5.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.380 ; 5.909 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.577 ; 6.428 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.938 ; 5.583 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.620 ; 5.361 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.800 ; 5.507 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.375 ; 5.955 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.149 ; 5.701 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.110 ; 6.331 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 4.735 ; 4.927 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.453 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 5.930 ; 6.301 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 5.868 ; 5.312 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 7.326 ; 6.649 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 6.895 ; 6.229 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 7.326 ; 6.649 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 6.591 ; 6.001 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 7.104 ; 6.478 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 6.358 ; 5.779 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 7.618 ; 6.957 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 6.816 ; 6.140 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 7.810 ; 7.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 7.369 ; 6.720 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 7.026 ; 6.347 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 6.450 ; 5.931 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 5.868 ; 5.312 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 6.171 ; 5.805 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 7.643 ; 7.191 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 6.017 ; 5.498 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 6.931 ; 7.106 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 5.941 ; 5.535 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.474 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.191 ; 5.116 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.208 ; 5.133 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.518 ; 5.443 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.518 ; 5.443 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.622 ; 5.529 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.622 ; 5.529 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.622 ; 5.529 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.544 ; 5.451 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.544 ; 5.451 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.191 ; 5.116 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.191 ; 5.116 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.061 ; 6.034 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.197 ; 5.122 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.298 ; 5.199 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.298 ; 5.199 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.298 ; 5.199 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.320 ; 5.221 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 4.661 ; 4.586 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.678 ; 4.603 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.975 ; 4.900 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.975 ; 4.900 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.033 ; 4.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.033 ; 4.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.033 ; 4.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.958 ; 4.865 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.958 ; 4.865 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.661 ; 4.586 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 4.661 ; 4.586 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 5.548 ; 5.521 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 4.667 ; 4.592 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 4.768 ; 4.669 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.768 ; 4.669 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 4.768 ; 4.669 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 4.789 ; 4.690 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.016     ; 5.091     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.045     ; 5.120     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.279     ; 5.354     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.279     ; 5.354     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.370     ; 5.463     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.370     ; 5.463     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.370     ; 5.463     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.303     ; 5.396     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.303     ; 5.396     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.029     ; 5.104     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.029     ; 5.104     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 5.988     ; 6.015     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.016     ; 5.091     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.093     ; 5.192     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.093     ; 5.192     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.093     ; 5.192     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.098     ; 5.197     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 4.491     ; 4.566     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 4.518     ; 4.593     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 4.743     ; 4.818     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 4.743     ; 4.818     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.787     ; 4.880     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 4.787     ; 4.880     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 4.787     ; 4.880     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 4.723     ; 4.816     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 4.723     ; 4.816     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 4.503     ; 4.578     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 4.503     ; 4.578     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 5.476     ; 5.503     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 4.491     ; 4.566     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 4.568     ; 4.667     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 4.568     ; 4.667     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 4.568     ; 4.667     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 4.572     ; 4.671     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.790 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.790                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.456        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 5.334        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.868                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.910        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 4.958        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.929                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.117        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 4.812        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 8.666        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 5.268        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.115        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 4.953        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.203                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 9.116        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 5.087        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.906        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 5.310        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.908        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 5.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.226                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.134        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 5.092        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.334                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 9.130        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 5.204        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.113        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 5.241        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.114        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 5.244        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.134        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 5.285        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.470                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.927        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 5.543        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.528                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.907        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 5.621        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.585                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.132        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 5.453        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 15.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 8.904        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 6.301        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 15.347                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.113        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 6.234        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 15.457                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 8.927        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 6.530        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 15.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.135        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.440        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.190                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.128       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 14.062       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.894                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.132       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 14.762       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.733       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 15.379       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.118                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 19.128       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 14.990       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.199                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.907       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 15.292       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 19.132       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 15.273       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.508                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.909       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 15.599       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.594                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 19.130       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 15.464       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 35.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 18.730       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 16.373       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 35.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.934       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 16.282       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 73.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 38.908       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 35.055       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.002                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 38.909       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 35.093       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.101                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 39.114       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 34.987       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 39.114       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 35.027       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 38.927       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 36.176       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 38.922       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 36.215       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.204                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 38.924       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 36.280       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 39.133       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 36.107       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.270                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 38.773       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 36.497       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.377                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 38.946       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 36.431       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -2.720 ; -170.111      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.637 ; -2.583        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -0.299 ; -1.183        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 17.173 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 36.280 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.508 ; -4.728        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.348 ; -5.717        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.034 ; -0.034        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.168  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.179  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.523 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.086 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.316  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.358  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.735  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.733  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.738 ; 0.000         ;
; clk_24M                                                            ; 20.427 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.926     ; 0.732      ;
; -2.665 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.029     ; 0.574      ;
; -2.643 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.654      ;
; -2.635 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 0.542      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 0.611      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.011     ; 0.542      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 0.611      ;
; -2.614 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.079     ; 0.473      ;
; -2.613 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.011     ; 0.540      ;
; -2.611 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.011     ; 0.538      ;
; -2.610 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.011     ; 0.537      ;
; -2.579 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.079     ; 0.438      ;
; -2.578 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.079     ; 0.437      ;
; -2.577 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.079     ; 0.436      ;
; -2.575 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.588      ;
; -2.560 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.557      ;
; -2.559 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.556      ;
; -2.556 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.553      ;
; -2.552 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.549      ;
; -2.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.940     ; 0.540      ;
; -2.541 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.012     ; 0.467      ;
; -2.534 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.531      ;
; -2.532 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.529      ;
; -2.530 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.527      ;
; -2.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.835     ; 0.609      ;
; -2.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.924     ; 0.520      ;
; -2.486 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.807     ; 0.617      ;
; -2.473 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.737     ; 0.674      ;
; -2.473 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.737     ; 0.674      ;
; -2.472 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.836     ; 0.574      ;
; -2.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.481      ;
; -2.466 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.479      ;
; -2.465 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.478      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.474      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.474      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.474      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.474      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.474      ;
; -2.462 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.080     ; 0.320      ;
; -2.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.552      ;
; -2.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.551      ;
; -2.440 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.551      ;
; -2.438 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.549      ;
; -2.434 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.545      ;
; -2.434 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.827     ; 0.545      ;
; -2.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.808     ; 0.537      ;
; -2.400 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.397      ;
; -2.400 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.397      ;
; -2.391 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.836     ; 0.493      ;
; -2.390 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.836     ; 0.492      ;
; -2.378 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.391      ;
; -2.378 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.391      ;
; -2.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.722     ; 0.589      ;
; -2.371 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.842     ; 0.467      ;
; -2.369 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.842     ; 0.465      ;
; -2.368 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.842     ; 0.464      ;
; -2.368 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.842     ; 0.464      ;
; -2.368 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.842     ; 0.464      ;
; -2.360 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.828     ; 0.470      ;
; -2.357 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.738     ; 0.557      ;
; -2.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.479      ;
; -2.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.479      ;
; -2.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.479      ;
; -2.346 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.478      ;
; -2.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.473      ;
; -2.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.808     ; 0.471      ;
; -2.341 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.806     ; 0.473      ;
; -2.340 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.808     ; 0.470      ;
; -2.314 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.731     ; 0.521      ;
; -2.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.734     ; 0.490      ;
; -2.268 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.485      ;
; -2.268 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.485      ;
; -2.268 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.485      ;
; -2.267 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.484      ;
; -2.264 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.481      ;
; -2.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.480      ;
; -2.239 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.946     ; 0.231      ;
; -2.232 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.944     ; 0.226      ;
; -2.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.738     ; 0.397      ;
; -2.192 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.807     ; 0.323      ;
; -2.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.079     ; 0.050      ;
; -2.190 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.807     ; 0.321      ;
; -2.174 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.391      ;
; -2.141 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.029     ; 0.050      ;
; -2.122 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.010     ; 0.050      ;
; -2.058 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.946     ; 0.050      ;
; -2.054 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.942     ; 0.050      ;
; -2.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.941     ; 0.050      ;
; -2.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.738     ; 0.244      ;
; -2.039 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.927     ; 0.050      ;
; -2.037 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.925     ; 0.050      ;
; -2.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.721     ; 0.240      ;
; -1.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.987      ;
; -0.997 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.901      ;
; -0.994 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.897      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.873      ;
; -0.943 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.846      ;
; -0.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.842      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.823      ;
; -0.906 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.140     ; 0.809      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.676      ;
; -0.630 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.687      ;
; -0.590 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.647      ;
; -0.575 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.614      ;
; -0.540 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.662      ;
; -0.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.695      ;
; -0.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.547      ;
; -0.505 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.562      ;
; -0.488 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.677      ; 1.551      ;
; -0.473 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.595      ;
; -0.473 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.512      ;
; -0.467 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.656      ; 1.512      ;
; -0.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.511      ;
; -0.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.648      ; 1.575      ;
; -0.446 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.608      ;
; -0.438 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.648      ; 1.559      ;
; -0.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.598      ;
; -0.435 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.557      ;
; -0.432 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.471      ;
; -0.431 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.487      ;
; -0.428 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.590      ;
; -0.418 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.474      ;
; -0.416 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.455      ;
; -0.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.676      ; 1.468      ;
; -0.404 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.677      ; 1.572      ;
; -0.395 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.676      ; 1.562      ;
; -0.393 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.655      ; 1.521      ;
; -0.387 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.425      ;
; -0.386 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.424      ;
; -0.386 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.509      ;
; -0.377 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.499      ;
; -0.370 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.532      ;
; -0.364 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.420      ;
; -0.363 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.677      ; 1.531      ;
; -0.356 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.395      ;
; -0.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.656      ; 1.481      ;
; -0.352 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.513      ;
; -0.347 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.469      ;
; -0.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.670      ; 1.505      ;
; -0.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.482      ;
; -0.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.671      ; 1.365      ;
; -0.272 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.654      ; 1.399      ;
; -0.270 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.648      ; 1.391      ;
; -0.243 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.411      ;
; -0.241 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.409      ;
; -0.238 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.757      ; 1.414      ;
; -0.235 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.755      ; 1.409      ;
; -0.231 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.399      ;
; -0.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.368      ;
; -0.198 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.751      ; 1.368      ;
; -0.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.650      ; 1.236      ;
; -0.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.352      ;
; -0.155 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.748      ; 1.322      ;
; -0.154 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.748      ; 1.321      ;
; -0.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.649      ; 1.190      ;
; -0.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.292      ;
; -0.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.449      ; 0.930      ;
; 0.035  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 1.133      ;
; 0.080  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.748      ; 1.087      ;
; 0.140  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.548      ; 0.827      ;
; 0.394  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.736      ; 1.412      ;
; 0.504  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.714      ; 1.367      ;
; 0.515  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.736      ; 1.396      ;
; 0.531  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.749      ; 0.637      ;
; 0.791  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.736      ; 1.515      ;
; 0.843  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.714      ; 1.528      ;
; 0.848  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.736      ; 1.563      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.299 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.664      ; 1.235      ;
; -0.287 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.663      ; 1.222      ;
; -0.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.663      ; 1.218      ;
; -0.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.663      ; 1.209      ;
; -0.271 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.662      ; 1.205      ;
; -0.263 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.663      ; 1.198      ;
; -0.250 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.406      ;
; -0.249 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.662      ; 1.183      ;
; -0.246 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.390      ;
; -0.245 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.389      ;
; -0.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.662      ; 1.176      ;
; -0.213 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.363      ;
; -0.210 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.366      ;
; -0.189 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.345      ;
; -0.176 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.666      ; 1.327      ;
; -0.175 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.309      ;
; -0.174 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.308      ;
; -0.171 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.663      ; 1.106      ;
; -0.161 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.664      ; 1.316      ;
; -0.140 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.666      ; 1.291      ;
; -0.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.666      ; 1.281      ;
; -0.105 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.666      ; 1.262      ;
; -0.103 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.253      ;
; -0.102 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.666      ; 1.253      ;
; -0.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.231      ;
; -0.084 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.228      ;
; -0.083 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.239      ;
; -0.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.225      ;
; -0.067 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.223      ;
; -0.063 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.207      ;
; -0.047 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.664      ; 1.202      ;
; -0.030 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.667      ; 1.182      ;
; -0.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.150      ;
; -0.013 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.147      ;
; -0.010 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.144      ;
; 0.006  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.138      ;
; 0.008  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.126      ;
; 0.012  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.132      ;
; 0.023  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.127      ;
; 0.031  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.797      ; 1.115      ;
; 0.054  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.090      ;
; 0.076  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 1.068      ;
; 0.080  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.665      ; 1.076      ;
; 0.083  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.051      ;
; 0.102  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.731      ; 1.034      ;
; 0.122  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.730      ; 1.013      ;
; 0.124  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.731      ; 1.012      ;
; 0.125  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.009      ;
; 0.130  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 1.004      ;
; 0.147  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 0.987      ;
; 0.206  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.583      ; 0.726      ;
; 0.247  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.795      ; 0.897      ;
; 0.277  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.517      ; 0.645      ;
; 0.318  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.729      ; 0.816      ;
; 0.516  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.722      ; 1.162      ;
; 0.557  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.725      ; 1.337      ;
; 0.603  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.724      ; 1.296      ;
; 0.868  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.722      ; 1.310      ;
; 0.943  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.724      ; 1.456      ;
; 1.013  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.725      ; 1.381      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.173 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.753      ;
; 17.177 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.749      ;
; 17.243 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.694      ;
; 17.247 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.690      ;
; 17.350 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.576      ;
; 17.352 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.574      ;
; 17.358 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.568      ;
; 17.382 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.555      ;
; 17.386 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.551      ;
; 17.420 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.517      ;
; 17.422 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.515      ;
; 17.428 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.509      ;
; 17.460 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.477      ;
; 17.464 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.473      ;
; 17.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.443      ;
; 17.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.443      ;
; 17.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.443      ;
; 17.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.443      ;
; 17.529 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.397      ;
; 17.530 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.060     ; 2.396      ;
; 17.530 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.398      ;
; 17.534 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.394      ;
; 17.542 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.387      ;
; 17.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.383      ;
; 17.553 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.384      ;
; 17.553 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.384      ;
; 17.553 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.384      ;
; 17.553 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.384      ;
; 17.559 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.378      ;
; 17.561 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.376      ;
; 17.562 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.376      ;
; 17.562 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.376      ;
; 17.562 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.376      ;
; 17.562 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.376      ;
; 17.562 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.376      ;
; 17.567 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.370      ;
; 17.599 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.338      ;
; 17.600 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.337      ;
; 17.630 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.298      ;
; 17.632 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.317      ;
; 17.632 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.317      ;
; 17.632 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.317      ;
; 17.632 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.317      ;
; 17.632 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.317      ;
; 17.634 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.294      ;
; 17.637 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.300      ;
; 17.639 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.298      ;
; 17.645 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.292      ;
; 17.656 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.295      ;
; 17.656 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.295      ;
; 17.656 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.295      ;
; 17.663 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.288      ;
; 17.663 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.288      ;
; 17.663 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.288      ;
; 17.685 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.264      ;
; 17.689 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.260      ;
; 17.692 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.245      ;
; 17.692 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.245      ;
; 17.692 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.245      ;
; 17.692 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.245      ;
; 17.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.221      ;
; 17.709 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.219      ;
; 17.715 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.213      ;
; 17.719 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.210      ;
; 17.721 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.208      ;
; 17.727 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.202      ;
; 17.738 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.199      ;
; 17.739 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.198      ;
; 17.769 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.160      ;
; 17.770 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.048     ; 2.168      ;
; 17.770 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.167      ;
; 17.770 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.167      ;
; 17.770 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.167      ;
; 17.770 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.167      ;
; 17.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.178      ;
; 17.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.178      ;
; 17.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.178      ;
; 17.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.178      ;
; 17.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.178      ;
; 17.773 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.156      ;
; 17.775 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.154      ;
; 17.777 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.152      ;
; 17.779 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.170      ;
; 17.779 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.170      ;
; 17.779 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.170      ;
; 17.779 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.150      ;
; 17.781 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.032     ; 2.173      ;
; 17.781 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.032     ; 2.173      ;
; 17.781 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.032     ; 2.173      ;
; 17.781 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.148      ;
; 17.787 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.164      ;
; 17.787 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.164      ;
; 17.787 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.164      ;
; 17.789 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.162      ;
; 17.789 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.162      ;
; 17.789 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.035     ; 2.162      ;
; 17.796 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.133      ;
; 17.800 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.129      ;
; 17.802 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.127      ;
; 17.806 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.057     ; 2.123      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.280 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.657      ;
; 36.280 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.657      ;
; 36.293 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.822      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.361 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.694      ;
; 36.436 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.509      ;
; 36.436 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.509      ;
; 36.436 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.509      ;
; 36.436 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.509      ;
; 36.436 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.509      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.451 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.495      ;
; 36.463 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.652      ;
; 36.477 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.460      ;
; 36.477 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.460      ;
; 36.490 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.625      ;
; 36.494 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.443      ;
; 36.494 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.443      ;
; 36.504 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.433      ;
; 36.504 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.433      ;
; 36.507 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.608      ;
; 36.511 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.435      ;
; 36.517 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.598      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.558 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.497      ;
; 36.573 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.542      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.575 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.480      ;
; 36.576 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.539      ;
; 36.578 ; VGA_Drive:VGA_Drive_inst|vcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.531      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.585 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.101      ; 3.470      ;
; 36.597 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.048     ; 3.341      ;
; 36.597 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.048     ; 3.341      ;
; 36.610 ; VGA_Drive:VGA_Drive_inst|hcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.130      ; 3.506      ;
; 36.633 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.312      ;
; 36.633 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.312      ;
; 36.633 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.312      ;
; 36.633 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.312      ;
; 36.633 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.312      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.648 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.298      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.287      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.049     ; 3.287      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.295      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.295      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.295      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.295      ;
; 36.650 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.295      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.285      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.285      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.285      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.285      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.041     ; 3.285      ;
; 36.660 ; VGA_Drive:VGA_Drive_inst|vcnt[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.455      ;
; 36.662 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.048     ; 3.276      ;
; 36.662 ; VGA_Drive:VGA_Drive_inst|hcnt[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.048     ; 3.276      ;
; 36.663 ; VGA_Drive:VGA_Drive_inst|vcnt[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.129      ; 3.452      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
; 36.665 ; VGA_Drive:VGA_Drive_inst|vcnt[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.040     ; 3.281      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.508 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 0.591      ;
; -1.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.836      ; 0.759      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.028      ; 0.985      ;
; -1.086 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.013      ;
; -0.979 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.120      ;
; -0.976 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.733      ; 0.827      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.031      ; 1.138      ;
; -0.942 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.925      ; 1.053      ;
; -0.939 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.028      ; 1.159      ;
; -0.936 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.028      ; 1.162      ;
; -0.929 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.037      ; 1.178      ;
; -0.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.081      ;
; -0.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.189      ;
; -0.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.189      ;
; -0.897 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.202      ;
; -0.897 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.202      ;
; -0.861 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.029      ; 1.238      ;
; -0.859 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.035      ; 1.246      ;
; -0.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.188      ;
; -0.768 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.925      ; 1.227      ;
; -0.765 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.925      ; 1.230      ;
; -0.758 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.259      ;
; -0.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.268      ;
; -0.739 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.257      ;
; -0.739 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.257      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.924      ; 1.257      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.279      ;
; -0.733 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.283      ;
; -0.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.311      ;
; -0.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.321      ;
; -0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.925      ; 1.301      ;
; -0.693 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.930      ; 1.307      ;
; -0.688 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.932      ; 1.314      ;
; -0.686 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.923      ; 1.307      ;
; -0.685 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.331      ;
; -0.684 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.952      ; 1.338      ;
; -0.678 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.318      ;
; -0.674 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.342      ;
; -0.668 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.328      ;
; -0.666 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.953      ; 1.357      ;
; -0.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.923      ; 1.331      ;
; -0.661 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.929      ; 1.338      ;
; -0.651 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.365      ;
; -0.646 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.923      ; 1.347      ;
; -0.643 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.374      ;
; -0.641 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.376      ;
; -0.636 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.952      ; 1.386      ;
; -0.632 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.385      ;
; -0.630 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.924      ; 1.364      ;
; -0.627 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.369      ;
; -0.616 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.931      ; 1.385      ;
; -0.614 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.924      ; 1.380      ;
; -0.610 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.953      ; 1.413      ;
; -0.583 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.926      ; 1.413      ;
; -0.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.435      ;
; -0.581 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.946      ; 1.435      ;
; -0.580 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.924      ; 1.414      ;
; -0.574 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.953      ; 1.449      ;
; -0.551 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.466      ;
; -0.484 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.947      ; 1.533      ;
; -0.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.924      ; 1.512      ;
; -0.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.807      ; 1.458      ;
; -0.418 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.784      ; 1.471      ;
; -0.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.807      ; 1.505      ;
; -0.093 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.784      ; 1.316      ;
; -0.088 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.807      ; 1.344      ;
; -0.073 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.807      ; 1.359      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.348 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 0.801      ;
; -1.332 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.748      ;
; -1.296 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.876      ; 0.650      ;
; -1.280 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.807      ; 0.597      ;
; -1.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.011      ; 0.839      ;
; -1.233 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.847      ;
; -1.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.081      ; 0.951      ;
; -1.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.880      ;
; -1.196 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 0.953      ;
; -1.189 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 0.960      ;
; -1.185 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 0.964      ;
; -1.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.012      ; 0.898      ;
; -1.180 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.900      ;
; -1.173 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.907      ;
; -1.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 0.980      ;
; -1.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 0.911      ;
; -1.091 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.058      ;
; -1.088 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.061      ;
; -1.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.062      ;
; -1.086 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.942      ; 0.926      ;
; -1.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.066      ;
; -1.075 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.005      ;
; -1.072 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.008      ;
; -1.071 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.009      ;
; -1.067 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.013      ;
; -1.006 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.004      ;
; -1.002 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.941      ; 1.009      ;
; -0.994 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.016      ;
; -0.988 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.022      ;
; -0.968 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.942      ; 1.044      ;
; -0.968 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.042      ;
; -0.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.942      ; 1.046      ;
; -0.962 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.187      ;
; -0.960 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.050      ;
; -0.958 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.079      ; 1.191      ;
; -0.949 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.941      ; 1.062      ;
; -0.946 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.134      ;
; -0.945 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.944      ; 1.069      ;
; -0.942 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.138      ;
; -0.932 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.078      ;
; -0.929 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.084      ;
; -0.898 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.115      ;
; -0.875 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.138      ;
; -0.873 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.944      ; 1.141      ;
; -0.872 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.942      ; 1.140      ;
; -0.866 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.940      ; 1.144      ;
; -0.861 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.152      ;
; -0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.944      ; 1.154      ;
; -0.855 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.158      ;
; -0.848 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.942      ; 1.164      ;
; -0.825 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.188      ;
; -0.824 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.189      ;
; -0.809 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.204      ;
; -0.755 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.943      ; 1.258      ;
; -0.655 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.795      ; 1.245      ;
; -0.576 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.798      ; 1.327      ;
; -0.501 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.797      ; 1.401      ;
; -0.305 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.795      ; 1.115      ;
; -0.173 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.797      ; 1.249      ;
; -0.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.798      ; 1.289      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                    ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.314      ;
; -0.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.323      ;
; 0.049  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.397      ;
; 0.050  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.398      ;
; 0.083  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.431      ;
; 0.087  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.435      ;
; 0.093  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.441      ;
; 0.100  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.454      ;
; 0.142  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.496      ;
; 0.148  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.496      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_bank_addr[0]                                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_bank_addr[0]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.168 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.491      ;
; 0.175 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.498      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.510      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.195 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.214 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.334      ;
; 0.220 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.573      ;
; 0.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.581      ;
; 0.253 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.260 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.584      ;
; 0.263 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.269 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.288 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.626      ;
; 0.293 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.632      ;
; 0.294 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.636      ;
; 0.298 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.637      ;
; 0.299 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.640      ;
; 0.302 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.642      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.315      ;
; 0.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.203 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.485      ;
; 0.205 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.491      ;
; 0.214 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.495      ;
; 0.221 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.503      ;
; 0.238 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.520      ;
; 0.258 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.386      ;
; 0.259 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.387      ;
; 0.263 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.410      ;
; 0.297 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.304 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.437      ;
; 0.317 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.331 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.452      ;
; 0.335 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
; 0.349 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.471      ;
; 0.352 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.473      ;
; 0.353 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.474      ;
; 0.360 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.482      ;
; 0.361 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.483      ;
; 0.368 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.666      ;
; 0.375 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.673      ;
; 0.377 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 0.319      ;
; 0.389 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.687      ;
; 0.416 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.536      ;
; 0.445 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 0.399      ;
; 0.457 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.742      ;
; 0.463 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.591      ;
; 0.484 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.604      ;
; 0.486 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.607      ;
; 0.494 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.142     ; 0.436      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.213      ; 0.798      ;
; 0.508 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.628      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.084     ; 1.382      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.086     ; 1.378      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.086      ; 1.279      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.087      ; 1.282      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.341 ; 0.341        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|datab                        ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.608 ; 0.608        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977 ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966 ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955 ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_977|datad                ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_966|datad                ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_955|datad                ;
; 0.652 ; 0.652        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_944|datac                ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944 ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_933|datab                ;
; 0.675 ; 0.675        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.372 ; 0.372        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947 ;
; 0.624 ; 0.624        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969 ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991 ;
; 0.626 ; 0.626        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980 ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_947|datad                 ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_969|datad                 ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_991|datad                 ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_980|datad                 ;
; 0.634 ; 0.634        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_958|datac                 ;
; 0.637 ; 0.637        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                           ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                            ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                           ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                           ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8]  ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                           ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                           ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                         ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                             ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                                                             ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                              ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                       ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                         ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                       ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                            ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag_r                                                                                                                                        ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                         ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                       ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                       ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                       ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                       ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                       ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                                                                   ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                     ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4]  ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5]  ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ;
; 4.786 ; 4.970        ; 0.184          ; Low Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg        ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.738 ; 19.968       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.775 ; 19.959       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.786 ; 19.970       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.786 ; 19.970       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.786 ; 19.970       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.786 ; 19.970       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.453 ; 20.453       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.455 ; 20.455       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 21.211 ; 21.211       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 21.213 ; 21.213       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 2.854 ; 3.239 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 2.490 ; 3.160 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 2.164 ; 2.776 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.264 ; 2.896 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.157 ; 2.767 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 2.427 ; 3.096 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 2.271 ; 2.932 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 2.257 ; 2.900 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 2.490 ; 3.160 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 2.365 ; 3.017 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 2.160 ; 2.733 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -0.771 ; -1.126 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.790 ; -2.392 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.797 ; -2.401 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.893 ; -2.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.790 ; -2.392 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -2.051 ; -2.708 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.902 ; -2.551 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.888 ; -2.520 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -2.112 ; -2.769 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.992 ; -2.632 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -1.803 ; -2.361 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 3.401 ; 3.555 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.567 ; 2.679 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.427 ; 2.521 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.554 ; 2.661 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.310 ; 2.394 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.515 ; 2.619 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.448 ; 2.540 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.573 ; 2.682 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.377 ; 2.469 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.403 ; 2.490 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.401 ; 3.555 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.417 ; 2.524 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.371 ; 2.453 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 3.343 ; 3.203 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 3.336 ; 3.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 3.343 ; 3.203 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.563 ; 2.452 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.509 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 3.804 ; 4.007 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.965 ; 3.085 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.356 ; 3.528 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.491 ; 3.719 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.458 ; 3.635 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.144 ; 3.293 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.357 ; 3.548 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.352 ; 3.514 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.804 ; 2.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.945 ; 3.087 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.330 ; 3.502 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.804 ; 4.007 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.143 ; 3.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.005 ; 3.178 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.094 ; 3.280 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.328 ; 3.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.224 ; 3.397 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.826 ; 3.622 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.803 ; 2.656 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.556 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 4.259 ; 4.109 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 5.726 ; 5.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 4.980 ; 5.129 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 5.250 ; 5.448 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 4.980 ; 5.129 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 5.132 ; 5.316 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 4.887 ; 5.025 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 4.738 ; 4.875 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 4.959 ; 5.153 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 4.827 ; 4.974 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 5.726 ; 5.920 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 4.848 ; 4.994 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 4.933 ; 5.081 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 4.660 ; 4.790 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 4.761 ; 4.898 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 5.159 ; 5.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 5.550 ; 5.728 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 4.872 ; 5.037 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.522 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 4.378 ; 4.289 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 4.079 ; 4.125 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.568 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 2.039 ; 2.121 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.286 ; 2.394 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.152 ; 2.242 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.274 ; 2.377 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.039 ; 2.121 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.236 ; 2.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.172 ; 2.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.293 ; 2.397 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.104 ; 2.193 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.129 ; 2.213 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.124 ; 3.275 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.142 ; 2.245 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.098 ; 2.177 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 2.640 ; 2.760 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 2.640 ; 2.760 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 2.647 ; 2.768 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.282 ; 2.175 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.522 ; 2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.678 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.053 ; 3.218 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.183 ; 3.402 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.150 ; 3.320 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.849 ; 2.991 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.053 ; 3.237 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.048 ; 3.204 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.522 ; 2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.658 ; 2.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.028 ; 3.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.520 ; 3.717 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.849 ; 3.012 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.718 ; 2.885 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.804 ; 2.983 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.028 ; 3.230 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.928 ; 3.096 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.535 ; 3.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.512 ; 2.371 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 3.029 ; 2.963 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.668 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.363 ; 3.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.141 ; 3.323 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.363 ; 3.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 3.028 ; 3.197 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.274 ; 3.457 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 2.929 ; 3.098 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.489 ; 3.743 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.126 ; 3.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 3.912 ; 4.138 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.380 ; 3.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 3.226 ; 3.412 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.954 ; 3.128 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 2.668 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.918 ; 3.091 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.846 ; 4.068 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 2.777 ; 2.929 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.289 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.815 ; 3.736 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.737 ; 2.915 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.333 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.544 ; 2.531 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.562 ; 2.549 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.687 ; 2.674 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.687 ; 2.674 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.729 ; 2.715 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.729 ; 2.715 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.729 ; 2.715 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.697 ; 2.683 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.697 ; 2.683 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.552 ; 2.539 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.552 ; 2.539 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.299 ; 3.334 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.544 ; 2.531 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.599 ; 2.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.599 ; 2.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.599 ; 2.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.610 ; 2.609 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.271 ; 2.258 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.288 ; 2.275 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.408 ; 2.395 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.408 ; 2.395 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.441 ; 2.427 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.441 ; 2.427 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.441 ; 2.427 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.411 ; 2.397 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.411 ; 2.397 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.279 ; 2.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.279 ; 2.266 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.033 ; 3.068 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.271 ; 2.258 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.326 ; 2.325 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.326 ; 2.325 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.326 ; 2.325 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.337 ; 2.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.669     ; 2.682     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.689     ; 2.702     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.822     ; 2.835     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.822     ; 2.835     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.865     ; 2.879     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.865     ; 2.879     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.865     ; 2.879     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.824     ; 2.838     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.824     ; 2.838     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.680     ; 2.693     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.680     ; 2.693     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.450     ; 3.415     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.669     ; 2.682     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.736     ; 2.737     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.736     ; 2.737     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.736     ; 2.737     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.740     ; 2.741     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.391     ; 2.404     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.410     ; 2.423     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.538     ; 2.551     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.538     ; 2.551     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.571     ; 2.585     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.571     ; 2.585     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.571     ; 2.585     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.532     ; 2.546     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.532     ; 2.546     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.401     ; 2.414     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.401     ; 2.414     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.180     ; 3.145     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.391     ; 2.404     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.458     ; 2.459     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.458     ; 2.459     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.458     ; 2.459     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.462     ; 2.463     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.134 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.134                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.308        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 7.826        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.570        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 7.593        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.173                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.505        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.668        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.374        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 7.813        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.567        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 7.675        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.578        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 7.702        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.503        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 7.806        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.315                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.502        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 7.813        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.317                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 9.569        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 7.748        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.353                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 9.574        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 7.779        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.568        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 7.792        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.569        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 7.799        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.577        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 7.797        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.415                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.512        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 7.903        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.451                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.575        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 7.876        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 9.503        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.966        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.802                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.501        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 8.301        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.567        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 8.288        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.512        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 8.397        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.948                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.577        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 8.371        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 36.746                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.573       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 17.173       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.107                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.577       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 17.530       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.203                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 19.573       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 17.630       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 19.420       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 17.796       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 19.484       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 17.777       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 19.577       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 17.775       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.412                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 19.486       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 17.926       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.429                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 19.574       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 17.855       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.710                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 19.415       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 18.295       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.763                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 19.495       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 18.268       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 39.504       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 37.734       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 39.505       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 37.742       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.286                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 39.568       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 37.718       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.298                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 39.569       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 37.729       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 39.512       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 38.247       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.760                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 39.507       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 38.253       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 39.434       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 38.339       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 39.509       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 38.266       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.808                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 39.577       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 38.231       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 39.500       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 38.327       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -5.615   ; -2.680  ; 6.570    ; 1.086   ; 0.152               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.615   ; -0.312  ; N/A      ; N/A     ; 4.662               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 13.725   ; 0.168   ; N/A      ; N/A     ; 9.717               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.614   ; 0.179   ; 6.570    ; 1.086   ; 19.671              ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.546   ; -2.290  ; N/A      ; N/A     ; 0.250               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -2.207   ; -2.680  ; N/A      ; N/A     ; 0.152               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 20.427              ;
; Design-wide TNS                                                     ; -355.45  ; -15.728 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -341.772 ; -0.516  ; N/A      ; N/A     ; 0.000               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -6.362   ; -8.952  ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -9.430   ; -6.582  ; N/A      ; N/A     ; 0.000               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 6.308 ; 6.222 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 5.125 ; 5.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.325 ; 4.582 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.606 ; 4.852 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.299 ; 4.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.933 ; 5.206 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.582 ; 4.887 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.565 ; 4.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 5.125 ; 5.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.803 ; 5.057 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 4.374 ; 4.622 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -0.771 ; -1.126 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.790 ; -2.392 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.797 ; -2.401 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.893 ; -2.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.790 ; -2.392 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -2.051 ; -2.708 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.902 ; -2.551 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.888 ; -2.520 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -2.112 ; -2.769 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.992 ; -2.632 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -1.803 ; -2.361 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 7.025  ; 6.928  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.709  ; 5.540  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.360  ; 5.233  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.693  ; 5.509  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.100  ; 5.012  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.618  ; 5.457  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.509  ; 5.322  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.815  ; 5.584  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.296  ; 5.184  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.414  ; 5.251  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 7.025  ; 6.928  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.372  ; 5.289  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.269  ; 5.127  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 7.105  ; 7.142  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 7.084  ; 7.124  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 7.105  ; 7.142  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.362  ; 5.430  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.786  ; 7.758  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.663  ; 6.399  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 7.501  ; 7.204  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.786  ; 7.603  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 7.784  ; 7.404  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.077  ; 6.801  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.418  ; 7.180  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.541  ; 7.180  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.173  ; 6.047  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.527  ; 6.366  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 7.460  ; 7.151  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.765  ; 7.758  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.993  ; 6.770  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.615  ; 6.530  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.821  ; 6.693  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 7.439  ; 7.209  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 7.189  ; 6.913  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 7.390  ; 7.436  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.775  ; 5.862  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.247  ; 9.610  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 12.518 ; 12.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.441 ; 11.024 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 12.104 ; 11.684 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.441 ; 11.024 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 11.789 ; 11.416 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.206 ; 10.823 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 10.870 ; 10.535 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 11.371 ; 11.010 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 11.043 ; 10.693 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 12.518 ; 12.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 11.120 ; 10.733 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 11.302 ; 10.923 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 10.685 ; 10.402 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.005 ; 10.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.654 ; 11.454 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.060 ; 11.882 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 11.159 ; 10.845 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.281  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.905  ; 8.988  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 9.276  ; 9.179  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.173  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 2.039 ; 2.121 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.286 ; 2.394 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.152 ; 2.242 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.274 ; 2.377 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.039 ; 2.121 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.236 ; 2.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.172 ; 2.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.293 ; 2.397 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.104 ; 2.193 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.129 ; 2.213 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.124 ; 3.275 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.142 ; 2.245 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.098 ; 2.177 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_bank[*]   ; clk_24M    ; 2.640 ; 2.760 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[0]  ; clk_24M    ; 2.640 ; 2.760 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_bank[1]  ; clk_24M    ; 2.647 ; 2.768 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.282 ; 2.175 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.522 ; 2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.678 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.053 ; 3.218 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.183 ; 3.402 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.150 ; 3.320 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.849 ; 2.991 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.053 ; 3.237 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.048 ; 3.204 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.522 ; 2.633 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.658 ; 2.795 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.028 ; 3.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.520 ; 3.717 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.849 ; 3.012 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.718 ; 2.885 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.804 ; 2.983 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.028 ; 3.230 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.928 ; 3.096 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.535 ; 3.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.512 ; 2.371 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 3.029 ; 2.963 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.668 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.363 ; 3.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.141 ; 3.323 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.363 ; 3.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 3.028 ; 3.197 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.274 ; 3.457 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 2.929 ; 3.098 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.489 ; 3.743 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.126 ; 3.313 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 3.912 ; 4.138 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.380 ; 3.587 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 3.226 ; 3.412 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.954 ; 3.128 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 2.668 ; 2.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.918 ; 3.091 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.846 ; 4.068 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 2.777 ; 2.929 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.289 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.815 ; 3.736 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.737 ; 2.915 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.333 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blank      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_24M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 5955     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 2016     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 2557     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 62       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 5955     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 2016     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 2557     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 62       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 326   ; 326  ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 475   ; 475  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat May 19 11:47:04 2018
Info: Command: quartus_sta Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rof1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_d09:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_c09:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uart_Pic_Sdram_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_24M clk_24M
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.615      -341.772 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.093        -8.513 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.237        -5.165 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    13.725         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.614         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.680        -6.582 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -2.290        -8.952 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.194        -0.194 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.570         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 2.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.511         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.327
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.327         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.400         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     4.687         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.686         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.767         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.405 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.930      -298.758 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.207        -9.430 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.546        -6.362 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    14.062         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    32.163         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.235        -5.498 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.904        -7.198 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.312        -0.516 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.830         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 2.287
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.287         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.152         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     0.250         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     4.662         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.671         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.776         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.790 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.720      -170.111 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.637        -2.583 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -0.299        -1.183 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    17.173         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.280         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.508        -4.728 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.348        -5.717 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.034        -0.034 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.168         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.179         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 8.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.523         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.086         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.316         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.358         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     4.735         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.733         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.738         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.427         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.134 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 573 megabytes
    Info: Processing ended: Sat May 19 11:47:07 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


