

================================================================
== Vitis HLS Report for 'needwun_Pipeline_pad_b'
================================================================
* Date:           Sat Oct  4 21:45:11 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.004 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_b   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_str_idx_0 = alloca i32 1"   --->   Operation 4 'alloca' 'b_str_idx_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln3"   --->   Operation 6 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %trunc_ln3_read, i32 %b_str_idx_0"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc147.0"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_str_idx_0_load = load i32 %b_str_idx_0" [nw.c:88]   --->   Operation 9 'load' 'b_str_idx_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.26ns)   --->   "%icmp_ln88 = icmp_eq  i32 %b_str_idx_0_load, i32 256" [nw.c:88]   --->   Operation 10 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc147.split.0, void %for.inc147.0.for.end149.loopexit_crit_edge.exitStub" [nw.c:88]   --->   Operation 11 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %b_str_idx_0_load" [nw.c:88]   --->   Operation 12 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %b_str_idx_0_load" [nw.c:88]   --->   Operation 13 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:8]   --->   Operation 14 'specpipeline' 'specpipeline_ln8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nw.c:20]   --->   Operation 15 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %zext_ln88" [nw.c:89]   --->   Operation 16 'getelementptr' 'alignedB_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.26ns)   --->   "%store_ln89 = store i8 95, i8 %alignedB_addr" [nw.c:89]   --->   Operation 17 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "%add_ln88 = add i9 %trunc_ln88, i9 1" [nw.c:88]   --->   Operation 18 'add' 'add_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i9 %add_ln88" [nw.c:88]   --->   Operation 19 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln88_1 = icmp_eq  i9 %add_ln88, i9 256" [nw.c:88]   --->   Operation 20 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %for.inc147.split.1, void %for.inc147.0.for.end149.loopexit_crit_edge.exitStub" [nw.c:88]   --->   Operation 21 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%alignedB_addr_1 = getelementptr i8 %alignedB, i64 0, i64 %zext_ln88_1" [nw.c:89]   --->   Operation 22 'getelementptr' 'alignedB_addr_1' <Predicate = (!icmp_ln88 & !icmp_ln88_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%store_ln89 = store i8 95, i8 %alignedB_addr_1" [nw.c:89]   --->   Operation 23 'store' 'store_ln89' <Predicate = (!icmp_ln88 & !icmp_ln88_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (1.51ns)   --->   "%add_ln88_1 = add i32 %b_str_idx_0_load, i32 2" [nw.c:88]   --->   Operation 24 'add' 'add_ln88_1' <Predicate = (!icmp_ln88 & !icmp_ln88_1)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln88 = store i32 %add_ln88_1, i32 %b_str_idx_0" [nw.c:88]   --->   Operation 25 'store' 'store_ln88' <Predicate = (!icmp_ln88 & !icmp_ln88_1)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc147.0" [nw.c:88]   --->   Operation 26 'br' 'br_ln88' <Predicate = (!icmp_ln88 & !icmp_ln88_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln88_1) | (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5ns
The critical path consists of the following:
	'alloca' operation ('b_str_idx_0') [3]  (0 ns)
	'load' operation ('b_str_idx_0_load', nw.c:88) on local variable 'b_str_idx_0' [9]  (0 ns)
	'add' operation ('add_ln88', nw.c:88) [19]  (1.35 ns)
	'getelementptr' operation ('alignedB_addr_1', nw.c:89) [24]  (0 ns)
	'store' operation ('store_ln89', nw.c:89) of constant 95 on array 'alignedB' [25]  (2.27 ns)
	blocking operation 1.39 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
