#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 23 18:23:01 2021
# Process ID: 13916
# Current directory: C:/Users/HP/Desktop/singlecpu3/singlecpu2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5656 C:\Users\HP\Desktop\singlecpu3\singlecpu2\SingleCPU.xpr
# Log file: C:/Users/HP/Desktop/singlecpu3/singlecpu2/vivado.log
# Journal file: C:/Users/HP/Desktop/singlecpu3/singlecpu2\vivado.jou
#-----------------------------------------------------------start_gui
open_project C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/2021/singlecpu2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
IINFO: [Common 17-344] 'open_project' was cancelledeopen_project C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/2021/singlecpu2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 698.047 ; gain = 101.418
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 762.566 ; gain = 60.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
WARNING: [Synth 8-350] instance 'compile_miniRV' of module 'compile' requires 13 connections, but only 12 given [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:60]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-3848] Net wd in module/entity miniRV does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:33]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[31]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[30]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[29]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[28]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[27]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[26]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[25]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[24]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[23]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[22]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[21]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[20]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[19]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[18]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[17]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[16]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[15]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[14]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[13]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[12]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[11]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[10]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[9]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[8]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[7]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[6]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[5]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[4]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[3]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[2]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[1]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 798.688 ; gain = 96.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 798.688 ; gain = 96.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 798.688 ; gain = 96.137
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 38 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1186.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.211 ; gain = 520.660
50 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1223.211 ; gain = 520.660
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
WARNING: [Synth 8-350] instance 'compile_miniRV' of module 'compile' requires 13 connections, but only 12 given [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:60]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-3848] Net wd in module/entity miniRV does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:33]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[31]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[30]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[29]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[28]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[27]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[26]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[25]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[24]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[23]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[22]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[21]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[20]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[19]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[18]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[17]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[16]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[15]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[14]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[13]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[12]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[11]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[10]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[9]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[8]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[7]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[6]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[5]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[4]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[3]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[2]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[1]
WARNING: [Synth 8-3331] design miniRV has unconnected port wd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.566 ; gain = 32.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.652 ; gain = 32.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.652 ; gain = 32.707
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 38 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1302.668 ; gain = 48.723
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1410.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.055 ; gain = 19.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.055 ; gain = 19.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.055 ; gain = 19.621
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 38 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1446.172 ; gain = 35.738
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.410 ; gain = 7.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.414 ; gain = 7.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.414 ; gain = 7.645
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.566 ; gain = 103.797
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1604.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1604.762 ; gain = 0.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.996 ; gain = 1.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.996 ; gain = 1.309
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1622.105 ; gain = 19.223
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1622.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1622.105 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1622.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1622.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1691.734 ; gain = 69.629
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:66]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.734 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.734 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:73]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.137 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1911.125 ; gain = 127.988
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:74]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2011.879 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:74]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2011.879 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (1#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (2#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (3#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (4#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (5#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (7#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (8#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (9#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (11#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (12#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:88]
INFO: [Synth 8-6155] done synthesizing module 'control' (13#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (14#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (15#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (16#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/.Xil/Vivado-13916-LAPTOP-DCESA515/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2124.988 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2124.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2124.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/HP/Desktop/singlecpu3/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'dmem'
INFO: [Netlist 29-17] Analyzing 2432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2229.082 ; gain = 108.129
