Index: linux-3.8.3/arch/mips/ath79/common.h
===================================================================
--- linux-3.8.3.orig/arch/mips/ath79/common.h	2013-04-30 08:34:55.000000000 +0200
+++ linux-3.8.3/arch/mips/ath79/common.h	2013-04-30 08:35:11.000000000 +0200
@@ -26,6 +26,7 @@
 void ath79_gpio_function_enable(u32 mask);
 void ath79_gpio_function_disable(u32 mask);
 void ath79_gpio_function_setup(u32 set, u32 clear);
+void ath79_gpio_function2_setup(u32 set, u32 clear);
 void ath79_gpio_output_select(unsigned gpio, u8 val);
 void ath79_gpio_init(void);
 
Index: linux-3.8.3/arch/mips/ath79/gpio.c
===================================================================
--- linux-3.8.3.orig/arch/mips/ath79/gpio.c	2013-04-30 08:35:24.000000000 +0200
+++ linux-3.8.3/arch/mips/ath79/gpio.c	2013-04-30 08:35:40.000000000 +0200
@@ -156,6 +156,36 @@
 	return ath79_gpio_base + reg;
 }
 
+static void __iomem *ath79_gpio_get_function2_reg(void)
+{
+	u32 reg = 0;
+
+	if (soc_is_ar71xx() ||
+	    soc_is_ar724x() ||
+	    soc_is_ar913x() ||
+	    soc_is_ar933x())
+		reg = AR71XX_GPIO_REG_FUNC_2;
+	else
+		BUG();
+
+	return ath79_gpio_base + reg;
+}
+
+
+void ath79_gpio_function2_setup(u32 set, u32 clear)
+{
+	void __iomem *reg = ath79_gpio_get_function2_reg();
+	unsigned long flags;
+
+	spin_lock_irqsave(&ath79_gpio_lock, flags);
+
+	__raw_writel((__raw_readl(reg) & ~clear) | set, reg);
+	/* flush write */
+	__raw_readl(reg);
+
+	spin_unlock_irqrestore(&ath79_gpio_lock, flags);
+}
+
 void ath79_gpio_function_setup(u32 set, u32 clear)
 {
 	void __iomem *reg = ath79_gpio_get_function_reg();
Index: linux-3.8.3/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
===================================================================
--- linux-3.8.3.orig/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2013-04-30 08:36:13.000000000 +0200
+++ linux-3.8.3/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2013-04-30 08:36:18.000000000 +0200
@@ -626,6 +626,7 @@
 #define AR71XX_GPIO_REG_INT_PENDING	0x20
 #define AR71XX_GPIO_REG_INT_ENABLE	0x24
 #define AR71XX_GPIO_REG_FUNC		0x28
+#define AR71XX_GPIO_REG_FUNC_2		0x30
 
 #define AR934X_GPIO_REG_OUT_FUNC0	0x2c
 #define AR934X_GPIO_REG_OUT_FUNC1	0x30
@@ -690,6 +691,9 @@
 #define AR724X_GPIO_FUNC_UART_EN		BIT(1)
 #define AR724X_GPIO_FUNC_JTAG_DISABLE		BIT(0)
 
+#define AR933X_GPIO_FUNC2_WPS_DISABLE          BIT(8)
+#define AR933X_GPIO_FUNC2_JUMPSTART_DISABLE 	BIT(9)
+
 #define AR913X_GPIO_FUNC_WMAC_LED_EN		BIT(22)
 #define AR913X_GPIO_FUNC_EXP_PORT_CS_EN		BIT(21)
 #define AR913X_GPIO_FUNC_I2S_REFCLKEN		BIT(20)
