0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/DRAM/sim/DRAM.v,1716362839,verilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/IROM/sim/IROM.v,,DRAM,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/IROM/sim/IROM.v,1716364398,verilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL_clk_wiz.v,,IROM,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL.v,1715676202,verilog,,,,PLL,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL_clk_wiz.v,1715676202,verilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.gen/sources_1/ip/PLL/PLL.v,,PLL_clk_wiz,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv,1716275347,systemVerilog,,,,tb_miniRV_SoC,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_mem.sv,1716362836,systemVerilog,,,,tb_miniRV_mem,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv,1715678017,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv,,ACTL,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv,1715678005,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Bridge.sv,,ALU,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Bridge.sv,1716283902,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Control.sv,,Bridge,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Control.sv,1715677974,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/IMMGEN.sv,,Control,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/IMMGEN.sv,1715677953,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX2_1.sv,,IMMGEN,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX2_1.sv,1715677931,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX4_1.sv,,MUX2_1,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX4_1.sv,1715677903,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MiniRVCPU.sv,,MUX4_1,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MiniRVCPU.sv,1716358231,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/NPC.sv,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/defines.vh,miniRV_SoC,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/NPC.sv,1715677905,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/PC.sv,,NPC,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/PC.sv,1715677907,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/RF.sv,,PC,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/RF.sv,1715677909,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/myCPU.sv,,RF,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/defines.vh,1715673610,verilog,,,,,,,,,,,,
C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/myCPU.sv,1715677904,systemVerilog,,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_mem.sv,C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/defines.vh,myCPU,,uvm,../../../../MiniRV.gen/sources_1/ip/PLL;../../../../MiniRV.srcs/sources_1/new,,,,,
