{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"wid",
				"width"
			],
			[
				"ab",
				"absB"
			],
			[
				"abs",
				"absA"
			],
			[
				"in",
				"include"
			],
			[
				"oth",
				"otherNumerator"
			]
		]
	},
	"buffers":
	[
		{
			"file": "instr_decoder.sv",
			"settings":
			{
				"buffer_size": 6786,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "cpu.sv",
			"settings":
			{
				"buffer_size": 7760,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "CPU/test12_ToUpper.arm",
			"settings":
			{
				"buffer_size": 8098,
				"line_ending": "Windows"
			}
		},
		{
			"file": "fowarding.sv",
			"settings":
			{
				"buffer_size": 1544,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "CPU/test_daniel.arm",
			"settings":
			{
				"buffer_size": 1156,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "instructmem.sv",
			"settings":
			{
				"buffer_size": 2618,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "test_all.do",
			"settings":
			{
				"buffer_size": 1404,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "register_BABY_Maker.sv",
			"settings":
			{
				"buffer_size": 852,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "program_counter.sv",
			"settings":
			{
				"buffer_size": 1735,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "zeroFlagCheck.sv",
			"settings":
			{
				"buffer_size": 1146,
				"line_ending": "Windows"
			}
		},
		{
			"file": "CPU/test01_AddiB.arm",
			"settings":
			{
				"buffer_size": 1157,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "module D_FF (q, d, reset, clk);\n\toutput reg q;\n\tinput d, reset, clk; \n\n\talways_ff @(posedge clk)\n\t\tif ( ) q <= 0;\n\t\telse q <= d;\nendmodule\n",
			"file": "D_FF.sv",
			"file_size": 151,
			"file_write_time": 131540353026035292,
			"settings":
			{
				"buffer_size": 139,
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 490.0,
		"last_filter": "Package Control: ",
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Install Package"
			]
		],
		"width": 565.0
	},
	"console":
	{
		"height": 268.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '6f4c264a24d933ce70df5dedcf1dcaee' + 'ebe013ee18cced0ef93d5f746d80ef60'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Users/Daniel H/Documents/ee469"
	],
	"file_history":
	[
		"/C/Users/Daniel H/Documents/ee469/cpu.sv",
		"/C/Users/Daniel H/Documents/ee469/CPU/test01_AddiB.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test_daniel.arm",
		"/C/Users/Daniel H/Documents/ee469/zeroFlagCheck.sv",
		"/C/Users/Daniel H/Documents/ee469/bw_and.sv.bak",
		"/C/Users/Daniel H/Documents/ee469/alustim.sv.bak",
		"/C/Users/Daniel H/Documents/ee469/lichmeinanus.sublime-project",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/__MACOSX/EE590B Lab 2/._Lab2_Exercise4_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/EE590B Lab 2/Lab2_Exercise2_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/EE590B Lab 2/Lab2_Exercise3_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/EE590B Lab 2/Lab2_Exercise4_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/EE590B Lab 2/Lab2_Exercise1_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab 2/EE590B Lab 2/EE590B Lab2 Report Ernestanto.pages",
		"/C/Users/Daniel H/Documents/ee469/CPU/test12_ToUpper.arm",
		"/C/Users/Daniel H/Documents/ee469/instructmem.sv",
		"/C/Users/Daniel H/Documents/ee469/CPU/test11_Sort.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test10_forwarding.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test07_LdurbSturb.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test06_MovkMovz.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test05_Blt.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test04_LdurStur.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test03_CbzB.arm",
		"/C/Users/Daniel H/Documents/ee469/CPU/test02_AddsSubs.arm",
		"/C/Users/Daniel H/Documents/ee469/instr_decoder.sv",
		"/C/Users/Daniel H/Documents/ee469/transposer.sv",
		"/C/Users/Daniel H/Documents/ee469/prepend.sv",
		"/D/Daniel H/Documents/School Work/UW 2nd Year/3 Spring Q/EE 474/EE 474/LCD_init.c",
		"/C/Users/Daniel H/Documents/ee469/test_transposer.do",
		"/C/Users/Daniel H/Documents/ee469/instr_decoder_clean.sv",
		"/C/Users/Daniel H/Documents/ee469/test_all.do",
		"/C/Users/Daniel H/Documents/ee469/alu.sv",
		"/C/Users/Daniel H/Documents/ee469/alustim.sv",
		"/C/Users/Daniel H/Documents/ee469/sign_extend.sv",
		"/C/Users/Daniel H/Documents/ee469/register.sv",
		"/C/Users/Daniel H/Documents/ee469/program_counter.sv",
		"/C/Users/Daniel H/Documents/ee469/h2b.sh",
		"/D/Daniel H/Documents/PWM Multiple LEDs.vi",
		"/C/Users/Daniel H/Documents/ee469/zeroFlagCheck_wave.do",
		"/C/Users/Daniel H/Documents/ee469/test_zeroFlagCheck.do",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_1ComplexNumbersinMATLAB.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_4SoundFiles.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_3ImportanceofSamplingFrequency.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_2CreatingaSignalthatisAFunctionOfTime.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1Exercise4.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1Exercise3.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1Exercise2.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1Exercise1-1.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Exercise4_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Exercise3_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Exercise2_Ernestanto.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/EE590B Lab1 Report Ernestanto.pages",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Prob1.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Prob2.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Prob3.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Prob4.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/Lab1_Exercise1_Ernestanto.m",
		"/C/Users/Daniel H/AppData/Local/Temp/7zOC60FC61C/Report_Lab1.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/lab1_Exercise_4.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/lab1_Exercise_3.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/lab1_Exercise_2.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/lab1_Exercise_1.m",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 590 Grader Stuff/lab1.m",
		"/D/Daniel H/Documents/School Work/UW 2nd Year/2 Winter Q/EE 271/EE 271 Labs/Lab 3/DE1_SoC.sv",
		"/C/Users/Daniel H/Documents/ee469/regfile.sv",
		"/C/Users/Daniel H/Documents/ee469/full_adder.sv",
		"/C/Users/Daniel H/Documents/ee469/Big64full_adder.sv",
		"/C/Users/Daniel H/Documents/ee469/bw_and.sv",
		"/D/Daniel H/Documents/Downloads/README",
		"/C/Users/Daniel H/Documents/ee469/GitTestFile.sv",
		"/C/Users/Daniel H/Documents/ee469/dff.sv",
		"/C/Users/Daniel H/Documents/ee469/Mem_Create.sv",
		"/C/Users/Daniel H/Documents/ee469/Reg_Create.sv",
		"/C/Users/Daniel H/Documents/ee469/Decoder.sv",
		"/D/Daniel H/Documents/Website/css/master.css",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 469/Lab1_files/Mem_Create.sv",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 469/Lab1_files/runlab.do",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 469/Lab1_files/Reg_Create.sv",
		"/D/Daniel H/Documents/School Work/UW 3rd Year/Autumn/EE 469/Lab1_files/dff.sv",
		"/D/Daniel H/Documents/Website/index.html",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/2 Winter Q/EE 271 Backup/EE 271 Labs/Lab 8/Bird_Logic (2017_04_24 00_28_08 UTC).sv",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/2 Winter Q/EE 271 Backup/EE 271 Labs/Lab 8/DE1_SoC (2017_04_24 00_28_08 UTC).sv",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/2 Winter Q/EE 271 Backup/EE 271 Labs/Lab 8/Bird_Logic2 (2017_04_24 00_28_08 UTC).sv",
		"/D/ee371-lab5A/software/hello_world_bsp/alt_sys_init.c",
		"/D/ee371-lab5A/software/hello_world_small_bsp/alt_sys_init.c",
		"/D/ee371-lab5A/software/serial_bsp/system.h",
		"/D/ee371-lab5A/software/serial_bsp/alt_sys_init.c",
		"/D/ee371-lab5A/software/serial/serial.c",
		"/D/ee371-lab5A/workspace/hello_world_small.c",
		"/D/ee371-lab5A/software/serial_test/serial_test.c",
		"/D/ee371-lab5A/hello_world_small_bsp/alt_sys_init.c",
		"/D/ee371-lab5A/Serial Network/parallelOut.sv",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO0AFCACD9/receive.sv",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO0AF75370/transmit.sv",
		"/F/Old Laptop/Daniel H/DANIELHUYNH/Data/C/Users/Daniel H/Documents/School Work/UW Sophomore Year/2 Winter Q/EE 271/EE 271 Labs/Lab 1a/DE1_SoC (2017_04_24 00_28_08 UTC).sv",
		"/D/send_Signal.sh",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO89B8647B/DE1_SoC.sv",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO89B3305A/startBitDetect.sv",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/rational.cpp",
		"/D/rational/rational.h",
		"/D/Example_6_UART/uart.c",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO89B5AF0A/DE1_SoC.sv",
		"/C/Users/Daniel H/AppData/Local/Temp/7zO89B50ECA/DE1_SoC.sv",
		"/D/rational.cpp",
		"/C/Users/Daniel H/Documents/rational.cpp",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/mem.h",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/Makefile",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/print_heap.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/mem_utils.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/mem_impl.h",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/getmem.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/get_mem_stats.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/freemem.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/bench.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/mem.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/Git global setup",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW6/README.md",
		"/C/Users/Daniel H/Dropbox/EE 371/EE 371 Lab 3/Lab 3/HEXdisplay.sv",
		"/C/Users/Daniel H/Dropbox/EE 371/EE 371 Lab 3/Lab 3/Scanning_Timer.sv",
		"/C/Users/Daniel H/Dropbox/EE 371/EE 371 Lab 3/Lab 3/Scanner_Control.sv",
		"/C/Users/Daniel H/Downloads/main.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW5/README.md",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW5/Makefile",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW5/trie.h",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW5/trie.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/HW5/main.c",
		"/D/Daniel H/Documents/School Work/UW Sophomore Year/3 Spring Q/CSE 374/gasp.c",
		"/C/Users/Daniel H/Documents/Makefile",
		"/C/Users/Daniel H/Documents/trie.h"
	],
	"find":
	{
		"height": 52.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": true,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "instr_decoder.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 6786,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 502.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "cpu.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 7760,
						"regions":
						{
						},
						"selection":
						[
							[
								7695,
								7695
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 6903.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "CPU/test12_ToUpper.arm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 8098,
						"regions":
						{
						},
						"selection":
						[
							[
								352,
								352
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 157.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "fowarding.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1544,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "CPU/test_daniel.arm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1156,
						"regions":
						{
						},
						"selection":
						[
							[
								700,
								700
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "instructmem.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2618,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 11,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "test_all.do",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1404,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 208.0,
						"zoom_level": 1.0
					},
					"stack_index": 10,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "register_BABY_Maker.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 852,
						"regions":
						{
						},
						"selection":
						[
							[
								551,
								551
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 9,
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "program_counter.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1735,
						"regions":
						{
						},
						"selection":
						[
							[
								519,
								519
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 9,
					"file": "zeroFlagCheck.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1146,
						"regions":
						{
						},
						"selection":
						[
							[
								549,
								549
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 10,
					"file": "CPU/test01_AddiB.arm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1157,
						"regions":
						{
						},
						"selection":
						[
							[
								871,
								871
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 11,
					"file": "D_FF.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 139,
						"regions":
						{
						},
						"selection":
						[
							[
								104,
								104
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 5.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 32.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "lichmeinanus.sublime-project",
	"replace":
	{
		"height": 59.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"lic",
				"lichmeinanus.sublime-project"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 542.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
