<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <name preferredWidth="224" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="334" />
   <clocksource preferredWidth="334" />
   <frequency preferredWidth="316" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project,Project/USER_IP" />
 <window width="1920" height="1030" x="-2243" y="112" />
 <hdlexample language="VERILOG" />
</preferences>
