# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework4_DanielBenusovich.srcs/sources_1/new/Comparator_1.vhd"
vhdl xil_defaultlib  "../../../Homework4_DanielBenusovich.srcs/sources_1/new/Comparator_4.vhd"
vhdl xil_defaultlib  "../../../Homework4_DanielBenusovich.srcs/sim_Comparator/new/Comparator_4_tb.vhd"

# Do not sort compile order
nosort
