$date
	Fri Sep 15 20:19:44 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicunit_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 2 $ control [1:0] $end
$scope module test $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' abnc0nc1 $end
$var wire 1 ( abnc1c0 $end
$var wire 1 ) anbc0c1 $end
$var wire 1 * anbnc1c0 $end
$var wire 2 + control [1:0] $end
$var wire 1 , na $end
$var wire 1 - nabc1c0 $end
$var wire 1 . nabnc1c0 $end
$var wire 1 / nanbc1nc0 $end
$var wire 1 0 nb $end
$var wire 1 1 nc0 $end
$var wire 1 2 nc1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12
11
10
0/
0.
0-
1,
b0 +
0*
0)
0(
0'
0&
0%
b0 $
0#
0"
0!
$end
#10
00
1#
1&
#20
10
0,
0#
0&
1"
1%
#30
1!
00
1'
1#
1&
#40
0!
01
10
1,
0'
b1 $
b1 +
0#
0&
0"
0%
#50
1!
00
1.
1#
1&
#60
1!
1*
10
0.
0,
0#
0&
1"
1%
#70
0*
00
1(
1#
1&
#80
1/
1!
11
02
10
1,
0(
b10 $
b10 +
0#
0&
0"
0%
#90
0!
0/
00
1#
1&
#100
10
0,
0#
0&
1"
1%
#110
00
1#
1&
#120
0!
01
0/
10
1,
b11 $
b11 +
0#
0&
0"
0%
#130
1!
00
1-
1#
1&
#140
1!
1)
10
0-
0,
0#
0&
1"
1%
#150
0!
0)
00
1#
1&
#160
