-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity drop_optional_header is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer3b_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer3b_V_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer3b_V_read : OUT STD_LOGIC;
    rxEng_optionalFields_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFields_2_empty_n : IN STD_LOGIC;
    rxEng_optionalFields_2_read : OUT STD_LOGIC;
    rxEng_optionalFields_3_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rxEng_optionalFields_3_empty_n : IN STD_LOGIC;
    rxEng_optionalFields_3_read : OUT STD_LOGIC;
    rxEng_dataBuffer3_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer3_V_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3_V_write : OUT STD_LOGIC );
end;


architecture behav of drop_optional_header is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv10_40 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal state_V_load_load_fu_312_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op64_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op96 : STD_LOGIC;
    signal tmp_nbreadreq_fu_172_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op96_read_state1 : BOOLEAN;
    signal ap_predicate_op98_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_V_load_reg_1091 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_282_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_1149 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_reg_1153 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op167_write_state2 : BOOLEAN;
    signal ap_predicate_op169_write_state2 : BOOLEAN;
    signal tmp_reg_1167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_291_reg_1171 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_1175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op171_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataOffset_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal prevWord_data_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal optionalHeader_heade : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal rxEng_optionalFields_2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_optionalFields_3_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3b_V_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3_V_blk_n : STD_LOGIC;
    signal reg_307 : STD_LOGIC_VECTOR (72 downto 0);
    signal dataOffset_V_load_reg_1095 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln647_38_fu_416_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln647_38_reg_1101 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln647_fu_426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_reg_1106 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln647_41_fu_522_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln647_41_reg_1111 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln647_34_fu_532_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln647_34_reg_1116 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln391_fu_616_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_reg_1121 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln391_1_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln391_1_reg_1126 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln391_1_fu_648_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln391_1_reg_1132 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln391_1_fu_652_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln391_1_reg_1137 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln891_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_381_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_1_reg_1162 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln701_fu_668_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_dataOffset_V_load_4_s_reg_197 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_flag_5_i_reg_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln563_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_new_5_i_reg_242 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln566_fu_885_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln563_fu_834_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln611_fu_755_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_data_V_25_fu_658_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_23_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_283_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_792_p5 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_5_fu_1031_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_4_fu_1078_p6 : STD_LOGIC_VECTOR (72 downto 0);
    signal Lo_assign_s_fu_334_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_274_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln647_fu_346_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln621_fu_330_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_285_fu_356_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln647_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln647_fu_374_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln647_37_fu_386_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_286_fu_364_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln647_fu_380_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln647_fu_392_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln647_29_fu_408_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln647_28_fu_400_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln647_37_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal Lo_assign_1_fu_432_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_287_fu_444_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln647_39_fu_454_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln647_fu_464_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln647_8_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln647_4_fu_480_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln647_40_fu_492_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_288_fu_470_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln647_39_fu_486_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln647_30_fu_498_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln647_32_fu_514_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln647_31_fu_506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln647_40_fu_528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln621_fu_342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln623_fu_538_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_289_fu_544_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln391_fu_554_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln391_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln391_fu_564_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln391_fu_576_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_fu_568_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_2_fu_582_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln391_fu_590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln391_3_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln391_fu_598_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln391_fu_604_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln391_fu_610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln622_fu_440_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln624_fu_622_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_290_fu_628_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln391_1_fu_638_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln791_2_fu_713_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln791_fu_721_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln791_1_fu_725_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln791_1_fu_731_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_116_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln611_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln563_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln791_fu_839_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_296_fu_851_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln791_4_fu_843_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln791_fu_867_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_keep_V_48_cast_fu_772_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln791_fu_873_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_115_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln621_1_fu_900_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln647_38_fu_911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_33_fu_914_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_283_fu_903_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_fu_925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_117_fu_920_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_fu_929_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln647_41_fu_946_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln647_35_fu_949_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln622_fu_941_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln414_29_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_119_fu_955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln414_13_fu_964_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_118_fu_935_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln391_3_fu_981_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln391_4_fu_987_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln391_4_fu_993_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln391_5_fu_997_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln391_1_fu_1001_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln391_1_fu_1007_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln391_3_fu_1013_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_120_fu_970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln391_1_fu_1019_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_122_fu_1025_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_121_fu_976_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_295_fu_1056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_1064_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_last_V_16_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_trunc_fu_1046_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_fu_1042_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_342 : BOOLEAN;
    signal ap_condition_849 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    dataOffset_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_849)) then
                if (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (state_V = ap_const_lv2_0))) then 
                    dataOffset_V <= rxEng_optionalFields_2_dout;
                elsif (((icmp_ln891_fu_662_p2 = ap_const_lv1_0) and (state_V = ap_const_lv2_1))) then 
                    dataOffset_V <= add_ln701_fu_668_p2;
                end if;
            end if; 
        end if;
    end process;

    prevWord_data_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_849)) then
                if (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (state_V = ap_const_lv2_0))) then 
                    prevWord_data_V <= tmp_data_V_23_fu_768_p1;
                elsif ((state_V = ap_const_lv2_1)) then 
                    prevWord_data_V <= tmp_data_V_25_fu_658_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dataOffset_V_load_reg_1095 <= dataOffset_V;
                state_V_load_reg_1091 <= state_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_load_load_fu_312_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln391_1_reg_1126 <= icmp_ln391_1_fu_642_p2;
                lshr_ln647_34_reg_1116 <= lshr_ln647_34_fu_532_p2;
                lshr_ln647_reg_1106 <= lshr_ln647_fu_426_p2;
                    sub_ln391_1_reg_1137(3 downto 2) <= sub_ln391_1_fu_652_p2(3 downto 2);
                    sub_ln647_38_reg_1101(6 downto 1) <= sub_ln647_38_fu_416_p2(6 downto 1);
                    sub_ln647_41_reg_1111(3 downto 1) <= sub_ln647_41_fu_522_p2(3 downto 1);
                    trunc_ln391_1_reg_1132(3 downto 2) <= trunc_ln391_1_fu_648_p1(3 downto 2);
                xor_ln391_reg_1121 <= xor_ln391_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln891_fu_662_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_18_reg_1153 <= icmp_ln879_18_fu_681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_reg_1175 <= icmp_ln879_fu_810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln891_reg_1149 <= icmp_ln891_fu_662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                optionalHeader_heade <= p_Result_s_fu_792_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_18_fu_681_p2 = ap_const_lv1_0) and (icmp_ln891_fu_662_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_1_reg_1162 <= prevWord_keep_V(7 downto 4);
                p_Result_s_381_reg_1157 <= prevWord_data_V(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                prevWord_keep_V <= rxEng_dataBuffer3b_V_dout(71 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_307 <= rxEng_dataBuffer3b_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_V <= ap_phi_mux_state_V_new_5_i_phi_fu_245_p20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_282_reg_1142 <= grp_nbreadreq_fu_158_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_291_reg_1171 <= grp_nbreadreq_fu_158_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_1167 <= tmp_nbreadreq_fu_172_p4;
            end if;
        end if;
    end process;
    sub_ln647_38_reg_1101(0) <= '0';
    sub_ln647_41_reg_1111(0) <= '0';
    trunc_ln391_1_reg_1132(1 downto 0) <= "00";
    sub_ln391_1_reg_1137(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_1_fu_432_p3 <= (dataOffset_V & ap_const_lv2_0);
    Lo_assign_s_fu_334_p3 <= (dataOffset_V & ap_const_lv5_0);
    add_ln647_4_fu_480_p2 <= std_logic_vector(signed(ap_const_lv4_9) + signed(shl_ln647_fu_464_p2));
    add_ln647_fu_374_p2 <= std_logic_vector(signed(ap_const_lv7_41) + signed(tmp_285_fu_356_p3));
    add_ln701_fu_668_p2 <= std_logic_vector(unsigned(dataOffset_V) + unsigned(ap_const_lv4_E));
    and_ln391_3_fu_1013_p2 <= (shl_ln391_1_fu_1001_p2 and lshr_ln391_1_fu_1007_p2);
    and_ln391_fu_610_p2 <= (shl_ln391_fu_598_p2 and lshr_ln391_fu_604_p2);
    and_ln791_1_fu_731_p2 <= (shl_ln791_1_fu_725_p2 and grp_fu_283_p4);
    and_ln791_fu_873_p2 <= (tmp_keep_V_48_cast_fu_772_p4 and shl_ln791_fu_867_p2);
    and_ln_fu_1064_p3 <= (tmp_295_fu_1056_p3 & ap_const_lv4_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op64_read_state1, io_acc_block_signal_op96, ap_predicate_op96_read_state1, ap_predicate_op98_read_state1, rxEng_dataBuffer3_V_full_n, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op96 = ap_const_logic_0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (rxEng_dataBuffer3_V_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op64_read_state1, io_acc_block_signal_op96, ap_predicate_op96_read_state1, ap_predicate_op98_read_state1, rxEng_dataBuffer3_V_full_n, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op96 = ap_const_logic_0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (rxEng_dataBuffer3_V_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op64_read_state1, io_acc_block_signal_op96, ap_predicate_op96_read_state1, ap_predicate_op98_read_state1, rxEng_dataBuffer3_V_full_n, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op96 = ap_const_logic_0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (rxEng_dataBuffer3_V_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op64_read_state1, io_acc_block_signal_op96, ap_predicate_op96_read_state1, ap_predicate_op98_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op96 = ap_const_logic_0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_dataBuffer3_V_full_n, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (rxEng_dataBuffer3_V_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_342_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_158_p3, state_V, ap_block_pp0_stage0)
    begin
                ap_condition_342 <= ((grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_849_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_158_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_849 <= ((grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4_assign_proc : process(dataOffset_V, icmp_ln891_fu_662_p2, add_ln701_fu_668_p2, ap_phi_reg_pp0_iter0_dataOffset_V_load_4_s_reg_197, ap_condition_342)
    begin
        if ((ap_const_boolean_1 = ap_condition_342)) then
            if ((icmp_ln891_fu_662_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 <= dataOffset_V;
            elsif ((icmp_ln891_fu_662_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 <= add_ln701_fu_668_p2;
            else 
                ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 <= ap_phi_reg_pp0_iter0_dataOffset_V_load_4_s_reg_197;
            end if;
        else 
            ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 <= ap_phi_reg_pp0_iter0_dataOffset_V_load_4_s_reg_197;
        end if; 
    end process;


    ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, state_V_load_load_fu_312_p1, grp_nbreadreq_fu_158_p3, tmp_nbreadreq_fu_172_p4, state_V, ap_block_pp0_stage0, ap_phi_reg_pp0_iter0_state_V_flag_5_i_reg_206, or_ln563_fu_828_p2, icmp_ln887_fu_861_p2, grp_fu_293_p3)
    begin
        if ((((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (or_ln563_fu_828_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((or_ln563_fu_828_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (icmp_ln887_fu_861_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((icmp_ln887_fu_861_p2 = ap_const_lv1_0) and (or_ln563_fu_828_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_fu_293_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((state_V_load_load_fu_312_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20 <= ap_const_lv1_1;
        elsif ((((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_0) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_0) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_fu_293_p3 = ap_const_lv1_0) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_nbreadreq_fu_158_p3 = ap_const_lv1_0) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((state_V_load_load_fu_312_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20 <= ap_const_lv1_0;
        else 
            ap_phi_mux_state_V_flag_5_i_phi_fu_209_p20 <= ap_phi_reg_pp0_iter0_state_V_flag_5_i_reg_206;
        end if; 
    end process;


    ap_phi_mux_state_V_new_5_i_phi_fu_245_p20_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, state_V_load_load_fu_312_p1, grp_nbreadreq_fu_158_p3, tmp_nbreadreq_fu_172_p4, state_V, ap_block_pp0_stage0, or_ln563_fu_828_p2, icmp_ln887_fu_861_p2, grp_fu_293_p3, ap_phi_reg_pp0_iter0_state_V_new_5_i_reg_242, select_ln566_fu_885_p3, zext_ln563_fu_834_p1, select_ln611_fu_755_p3)
    begin
        if (((grp_fu_293_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 <= select_ln611_fu_755_p3;
        elsif (((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (or_ln563_fu_828_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 <= zext_ln563_fu_834_p1;
        elsif (((or_ln563_fu_828_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (icmp_ln887_fu_861_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 <= select_ln566_fu_885_p3;
        elsif ((((icmp_ln887_fu_861_p2 = ap_const_lv1_0) and (or_ln563_fu_828_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((state_V_load_load_fu_312_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 <= ap_const_lv2_0;
        else 
            ap_phi_mux_state_V_new_5_i_phi_fu_245_p20 <= ap_phi_reg_pp0_iter0_state_V_new_5_i_reg_242;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_dataOffset_V_load_4_s_reg_197 <= "XXXX";
    ap_phi_reg_pp0_iter0_state_V_flag_5_i_reg_206 <= "X";
    ap_phi_reg_pp0_iter0_state_V_new_5_i_reg_242 <= "XX";

    ap_predicate_op167_write_state2_assign_proc : process(state_V_load_reg_1091, tmp_282_reg_1142, icmp_ln891_reg_1149, icmp_ln879_18_reg_1153)
    begin
                ap_predicate_op167_write_state2 <= ((icmp_ln879_18_reg_1153 = ap_const_lv1_0) and (icmp_ln891_reg_1149 = ap_const_lv1_1) and (tmp_282_reg_1142 = ap_const_lv1_1) and (state_V_load_reg_1091 = ap_const_lv2_1));
    end process;


    ap_predicate_op169_write_state2_assign_proc : process(state_V_load_reg_1091, tmp_282_reg_1142, icmp_ln891_reg_1149, icmp_ln879_18_reg_1153)
    begin
                ap_predicate_op169_write_state2 <= ((icmp_ln879_18_reg_1153 = ap_const_lv1_1) and (icmp_ln891_reg_1149 = ap_const_lv1_1) and (tmp_282_reg_1142 = ap_const_lv1_1) and (state_V_load_reg_1091 = ap_const_lv2_1));
    end process;


    ap_predicate_op171_write_state2_assign_proc : process(state_V_load_reg_1091, tmp_reg_1167, tmp_291_reg_1171, icmp_ln879_reg_1175)
    begin
                ap_predicate_op171_write_state2 <= ((state_V_load_reg_1091 = ap_const_lv2_0) and (icmp_ln879_reg_1175 = ap_const_lv1_1) and (tmp_291_reg_1171 = ap_const_lv1_1) and (tmp_reg_1167 = ap_const_lv1_1));
    end process;


    ap_predicate_op64_read_state1_assign_proc : process(grp_nbreadreq_fu_158_p3, state_V)
    begin
                ap_predicate_op64_read_state1 <= ((grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_1));
    end process;


    ap_predicate_op96_read_state1_assign_proc : process(grp_nbreadreq_fu_158_p3, tmp_nbreadreq_fu_172_p4, state_V)
    begin
                ap_predicate_op96_read_state1 <= ((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0));
    end process;


    ap_predicate_op98_read_state1_assign_proc : process(grp_nbreadreq_fu_158_p3, tmp_nbreadreq_fu_172_p4, state_V)
    begin
                ap_predicate_op98_read_state1 <= ((tmp_nbreadreq_fu_172_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (state_V = ap_const_lv2_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_274_p4 <= dataOffset_V(3 downto 1);
    grp_fu_283_p4 <= rxEng_dataBuffer3b_V_dout(71 downto 64);
    grp_fu_293_p3 <= rxEng_dataBuffer3b_V_dout(72 downto 72);
    grp_nbreadreq_fu_158_p3 <= (0=>(rxEng_dataBuffer3b_V_empty_n), others=>'-');
    icmp_ln391_1_fu_642_p2 <= "0" when (sext_ln391_1_fu_638_p1 = ap_const_lv29_0) else "1";
    icmp_ln391_fu_558_p2 <= "0" when (sext_ln391_fu_554_p1 = ap_const_lv26_0) else "1";
    icmp_ln647_8_fu_458_p2 <= "0" when (zext_ln647_39_fu_454_p1 = ap_const_lv29_0) else "1";
    icmp_ln647_fu_350_p2 <= "0" when (zext_ln647_fu_346_p1 = ap_const_lv26_0) else "1";
    icmp_ln879_18_fu_681_p2 <= "1" when (dataOffset_V = ap_const_lv4_0) else "0";
    icmp_ln879_fu_810_p2 <= "1" when (rxEng_optionalFields_2_dout = ap_const_lv4_0) else "0";
    icmp_ln883_fu_743_p2 <= "1" when (ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 = ap_const_lv4_0) else "0";
    icmp_ln887_fu_861_p2 <= "1" when (tmp_296_fu_851_p4 = ap_const_lv3_0) else "0";
    icmp_ln891_fu_662_p2 <= "1" when (grp_fu_274_p4 = ap_const_lv3_0) else "0";
    io_acc_block_signal_op96 <= (rxEng_optionalFields_3_empty_n and rxEng_optionalFields_2_empty_n);
    lshr_ln391_1_fu_1007_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv8_FF),to_integer(unsigned('0' & zext_ln391_5_fu_997_p1(8-1 downto 0)))));
    lshr_ln391_fu_604_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_3_fu_594_p1(31-1 downto 0)))));
    lshr_ln414_13_fu_964_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv8_FF),to_integer(unsigned('0' & zext_ln414_29_fu_960_p1(8-1 downto 0)))));
    lshr_ln414_fu_929_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_fu_925_p1(31-1 downto 0)))));
    lshr_ln647_33_fu_914_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln647_38_fu_911_p1(31-1 downto 0)))));
    lshr_ln647_34_fu_532_p2 <= std_logic_vector(shift_right(unsigned(select_ln647_31_fu_506_p3),to_integer(unsigned('0' & zext_ln647_40_fu_528_p1(8-1 downto 0)))));
    lshr_ln647_35_fu_949_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv8_FF),to_integer(unsigned('0' & zext_ln647_41_fu_946_p1(8-1 downto 0)))));
    lshr_ln647_fu_426_p2 <= std_logic_vector(shift_right(unsigned(select_ln647_28_fu_400_p3),to_integer(unsigned('0' & zext_ln647_37_fu_422_p1(31-1 downto 0)))));
    or_ln563_fu_828_p2 <= (xor_ln563_fu_822_p2 or icmp_ln879_fu_810_p2);
    or_ln611_fu_749_p2 <= (p_Result_116_fu_737_p2 or icmp_ln883_fu_743_p2);
    p_Result_115_fu_879_p2 <= "1" when (and_ln791_fu_873_p2 = ap_const_lv5_0) else "0";
    p_Result_116_fu_737_p2 <= "1" when (and_ln791_1_fu_731_p2 = ap_const_lv8_0) else "0";
    p_Result_117_fu_920_p2 <= (lshr_ln647_reg_1106 and lshr_ln647_33_fu_914_p2);
    p_Result_118_fu_935_p2 <= (p_Result_117_fu_920_p2 and lshr_ln414_fu_929_p2);
    p_Result_119_fu_955_p2 <= (lshr_ln647_35_fu_949_p2 and lshr_ln647_34_reg_1116);
    p_Result_120_fu_970_p2 <= (p_Result_119_fu_955_p2 and lshr_ln414_13_fu_964_p2);
    p_Result_121_fu_976_p2 <= (xor_ln391_reg_1121 and p_Result_118_fu_935_p2);
    p_Result_122_fu_1025_p2 <= (xor_ln391_1_fu_1019_p2 and p_Result_120_fu_970_p2);
    p_Result_168_trunc_fu_1046_p4 <= reg_307(67 downto 64);
    p_Result_s_fu_792_p5 <= (optionalHeader_heade(319 downto 64) & tmp_data_V_23_fu_768_p1);

    rxEng_dataBuffer3_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_dataBuffer3_V_full_n, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3_V_blk_n <= rxEng_dataBuffer3_V_full_n;
        else 
            rxEng_dataBuffer3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3_V_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2, reg_307, tmp_5_fu_1031_p4, ap_block_pp0_stage0_01001, tmp_4_fu_1078_p6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1)))) then 
            rxEng_dataBuffer3_V_din <= reg_307;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3_V_din <= tmp_4_fu_1078_p6;
        elsif (((state_V_load_reg_1091 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rxEng_dataBuffer3_V_din <= tmp_5_fu_1031_p4;
        else 
            rxEng_dataBuffer3_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_dataBuffer3_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_V_load_reg_1091, ap_predicate_op167_write_state2, ap_predicate_op169_write_state2, ap_predicate_op171_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op167_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_V_load_reg_1091 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op171_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op169_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3_V_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3b_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op64_read_state1, ap_predicate_op98_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3b_V_blk_n <= rxEng_dataBuffer3b_V_empty_n;
        else 
            rxEng_dataBuffer3b_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3b_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op64_read_state1, ap_predicate_op98_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op98_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op64_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3b_V_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3b_V_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_optionalFields_2_empty_n, ap_predicate_op96_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_optionalFields_2_blk_n <= rxEng_optionalFields_2_empty_n;
        else 
            rxEng_optionalFields_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFields_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op96_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_2_read <= ap_const_logic_1;
        else 
            rxEng_optionalFields_2_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_optionalFields_3_empty_n, ap_predicate_op96_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_optionalFields_3_blk_n <= rxEng_optionalFields_3_empty_n;
        else 
            rxEng_optionalFields_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFields_3_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op96_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op96_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_3_read <= ap_const_logic_1;
        else 
            rxEng_optionalFields_3_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln391_2_fu_582_p3 <= 
        sub_ln391_fu_576_p2 when (icmp_ln391_fu_558_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln391_3_fu_981_p3 <= 
        ap_const_lv4_7 when (icmp_ln391_1_reg_1126(0) = '1') else 
        trunc_ln391_1_reg_1132;
    select_ln391_4_fu_987_p3 <= 
        sub_ln391_1_reg_1137 when (icmp_ln391_1_reg_1126(0) = '1') else 
        ap_const_lv4_0;
    select_ln391_fu_568_p3 <= 
        ap_const_lv7_3F when (icmp_ln391_fu_558_p2(0) = '1') else 
        trunc_ln391_fu_564_p1;
    select_ln566_fu_885_p3 <= 
        ap_const_lv2_0 when (p_Result_115_fu_879_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln611_fu_755_p3 <= 
        ap_const_lv2_0 when (or_ln611_fu_749_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln647_28_fu_400_p3 <= 
        tmp_286_fu_364_p4 when (icmp_ln647_fu_350_p2(0) = '1') else 
        prevWord_data_V;
    select_ln647_29_fu_408_p3 <= 
        sub_ln647_fu_380_p2 when (icmp_ln647_fu_350_p2(0) = '1') else 
        tmp_285_fu_356_p3;
    select_ln647_30_fu_498_p3 <= 
        add_ln647_4_fu_480_p2 when (icmp_ln647_8_fu_458_p2(0) = '1') else 
        sub_ln647_40_fu_492_p2;
    select_ln647_31_fu_506_p3 <= 
        tmp_288_fu_470_p4 when (icmp_ln647_8_fu_458_p2(0) = '1') else 
        prevWord_keep_V;
    select_ln647_32_fu_514_p3 <= 
        sub_ln647_39_fu_486_p2 when (icmp_ln647_8_fu_458_p2(0) = '1') else 
        shl_ln647_fu_464_p2;
    select_ln647_fu_392_p3 <= 
        add_ln647_fu_374_p2 when (icmp_ln647_fu_350_p2(0) = '1') else 
        sub_ln647_37_fu_386_p2;
        sext_ln391_1_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_290_fu_628_p4),29));

        sext_ln391_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_289_fu_544_p4),26));

    shl_ln391_1_fu_1001_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_FF),to_integer(unsigned('0' & zext_ln391_4_fu_993_p1(8-1 downto 0)))));
    shl_ln391_fu_598_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_fu_590_p1(31-1 downto 0)))));
    shl_ln622_fu_941_p2 <= std_logic_vector(shift_left(unsigned(dataOffset_V_load_reg_1095),to_integer(unsigned('0' & ap_const_lv4_2(4-1 downto 0)))));
    shl_ln647_fu_464_p2 <= std_logic_vector(shift_left(unsigned(dataOffset_V),to_integer(unsigned('0' & ap_const_lv4_2(4-1 downto 0)))));
    shl_ln791_1_fu_725_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln791_fu_721_p1(8-1 downto 0)))));
    shl_ln791_2_fu_713_p3 <= (ap_phi_mux_dataOffset_V_load_4_s_phi_fu_200_p4 & ap_const_lv2_0);
    shl_ln791_4_fu_843_p3 <= (trunc_ln791_fu_839_p1 & ap_const_lv2_0);
    shl_ln791_fu_867_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv5_1),to_integer(unsigned('0' & shl_ln791_4_fu_843_p3(5-1 downto 0)))));
    state_V_load_load_fu_312_p1 <= state_V;
    sub_ln391_1_fu_652_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(trunc_ln391_1_fu_648_p1));
    sub_ln391_fu_576_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(trunc_ln391_fu_564_p1));
    sub_ln623_fu_538_p2 <= std_logic_vector(unsigned(ap_const_lv10_40) - unsigned(zext_ln621_fu_342_p1));
    sub_ln624_fu_622_p2 <= std_logic_vector(unsigned(ap_const_lv7_8) - unsigned(zext_ln622_fu_440_p1));
    sub_ln647_37_fu_386_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(tmp_285_fu_356_p3));
    sub_ln647_38_fu_416_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(select_ln647_fu_392_p3));
    sub_ln647_39_fu_486_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(shl_ln647_fu_464_p2));
    sub_ln647_40_fu_492_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(shl_ln647_fu_464_p2));
    sub_ln647_41_fu_522_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(select_ln647_30_fu_498_p3));
    sub_ln647_fu_380_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(tmp_285_fu_356_p3));
    tmp_283_fu_903_p3 <= (trunc_ln621_1_fu_900_p1 & ap_const_lv5_0);
    tmp_285_fu_356_p3 <= (trunc_ln621_fu_330_p1 & ap_const_lv5_0);
    
    tmp_286_fu_364_p4_proc : process(prevWord_data_V)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_286_fu_364_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := prevWord_data_V;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_286_fu_364_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_286_fu_364_p4_i) := prevWord_data_V(64-1-tmp_286_fu_364_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_286_fu_364_p4 <= resvalue(64-1 downto 0);
    end process;

    tmp_287_fu_444_p4 <= dataOffset_V(3 downto 1);
    
    tmp_288_fu_470_p4_proc : process(prevWord_keep_V)
    variable vlo_cpy : STD_LOGIC_VECTOR(8+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(8+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable tmp_288_fu_470_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(8 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(3 - 1 downto 0) := ap_const_lv32_7(3 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(3 - 1 downto 0) := ap_const_lv32_0(3 - 1 downto 0);
        v0_cpy := prevWord_keep_V;
        if (vlo_cpy(3 - 1 downto 0) > vhi_cpy(3 - 1 downto 0)) then
            vhi_cpy(3-1 downto 0) := std_logic_vector(8-1-unsigned(ap_const_lv32_0(3-1 downto 0)));
            vlo_cpy(3-1 downto 0) := std_logic_vector(8-1-unsigned(ap_const_lv32_7(3-1 downto 0)));
            for tmp_288_fu_470_p4_i in 0 to 8-1 loop
                v0_cpy(tmp_288_fu_470_p4_i) := prevWord_keep_V(8-1-tmp_288_fu_470_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(3-1 downto 0)))));

        section := (others=>'0');
        section(3-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(3-1 downto 0)) - unsigned(vlo_cpy(3-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(8-1 downto 0)))));
        res_mask := res_mask(8-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_288_fu_470_p4 <= resvalue(8-1 downto 0);
    end process;

    tmp_289_fu_544_p4 <= sub_ln623_fu_538_p2(9 downto 6);
    tmp_290_fu_628_p4 <= sub_ln624_fu_622_p2(6 downto 3);
    tmp_295_fu_1056_p3 <= reg_307(68 downto 68);
    tmp_296_fu_851_p4 <= rxEng_optionalFields_2_dout(3 downto 1);
    tmp_4_fu_1078_p6 <= ((((tmp_last_V_16_fu_1072_p2 & p_Result_168_trunc_fu_1046_p4) & p_Result_1_reg_1162) & trunc_ln647_fu_1042_p1) & p_Result_s_381_reg_1157);
    tmp_5_fu_1031_p4 <= ((ap_const_lv1_1 & p_Result_122_fu_1025_p2) & p_Result_121_fu_976_p2);
    tmp_data_V_23_fu_768_p1 <= rxEng_dataBuffer3b_V_dout(64 - 1 downto 0);
    tmp_data_V_25_fu_658_p1 <= rxEng_dataBuffer3b_V_dout(64 - 1 downto 0);
    tmp_keep_V_48_cast_fu_772_p4 <= rxEng_dataBuffer3b_V_dout(68 downto 64);
    tmp_last_V_16_fu_1072_p2 <= "1" when (and_ln_fu_1064_p3 = ap_const_lv5_0) else "0";
    tmp_nbreadreq_fu_172_p4 <= (0=>(rxEng_optionalFields_3_empty_n and rxEng_optionalFields_2_empty_n), others=>'-');
    trunc_ln391_1_fu_648_p1 <= sub_ln624_fu_622_p2(4 - 1 downto 0);
    trunc_ln391_fu_564_p1 <= sub_ln623_fu_538_p2(7 - 1 downto 0);
    trunc_ln621_1_fu_900_p1 <= dataOffset_V_load_reg_1095(2 - 1 downto 0);
    trunc_ln621_fu_330_p1 <= dataOffset_V(2 - 1 downto 0);
    trunc_ln647_fu_1042_p1 <= reg_307(32 - 1 downto 0);
    trunc_ln791_fu_839_p1 <= rxEng_optionalFields_2_dout(3 - 1 downto 0);
    xor_ln391_1_fu_1019_p2 <= (ap_const_lv8_FF xor and_ln391_3_fu_1013_p2);
    xor_ln391_fu_616_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln391_fu_610_p2);
    xor_ln563_fu_822_p2 <= (grp_fu_293_p3 xor ap_const_lv1_1);
    zext_ln391_3_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_2_fu_582_p3),64));
    zext_ln391_4_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_3_fu_981_p3),8));
    zext_ln391_5_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_4_fu_987_p3),8));
    zext_ln391_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_fu_568_p3),64));
    zext_ln414_29_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln622_fu_941_p2),8));
    zext_ln414_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_283_fu_903_p3),64));
    zext_ln563_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln563_fu_822_p2),2));
    zext_ln621_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_s_fu_334_p3),10));
    zext_ln622_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_1_fu_432_p3),7));
    zext_ln647_37_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln647_29_fu_408_p3),64));
    zext_ln647_38_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln647_38_reg_1101),64));
    zext_ln647_39_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_287_fu_444_p4),29));
    zext_ln647_40_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln647_32_fu_514_p3),8));
    zext_ln647_41_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln647_41_reg_1111),8));
    zext_ln647_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_274_p4),26));
    zext_ln791_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln791_2_fu_713_p3),8));
end behav;
