

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 156 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   156        seq_display.key3_cnt[3]
===============================================================================================
===================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       seq_display.div_clk.flag.Q[0]     dffr                   14                     seq_display.sel[1]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

