xload final_rect/_0_0std_0_0cells_0_0LATCHINV
box 0 0 80 52
label prboundary
box 69 37 70 40
paint pdiffusion
box 70 38 70 38
label "_q" right pdiffusion
box 63 43 65 45
paint polysilicon
box 64 44 64 44
label "_clk" right polysilicon
box 66 37 69 40
paint pdiffusion
box 67 38 67 38
label "_q" right pdiffusion
box 52 44 56 45
paint polysilicon
box 53 45 53 45
label "_clk" right polysilicon
box 52 45 53 47
paint polysilicon
box 53 46 53 46
label "_clk" right polysilicon
box 69 12 70 15
paint ndiffusion
box 70 13 70 13
label "_q" right ndiffusion
box 62 7 63 10
paint ndiffusion
box 63 8 63 8
label "#10" right ndiffusion
box 65 23 70 37
paint pdiffusion
box 66 24 66 24
label "_q" right pdiffusion
box 65 37 66 40
paint pdiffusion
box 66 38 66 38
label "_q" right pdiffusion
box 65 40 70 43
paint pdiffusion
box 66 41 66 41
label "_q" right pdiffusion
box 62 24 63 27
paint pdiffusion
box 63 25 63 25
label "#7" right pdiffusion
box 49 44 52 47
paint polysilicon
box 50 45 50 45
label "_clk" right polysilicon
box 66 12 69 15
paint ndiffusion
box 67 13 67 13
label "_q" right ndiffusion
box 59 7 62 10
paint ndiffusion
box 60 8 60 8
label "#10" right ndiffusion
box 63 21 65 23
paint polysilicon
box 64 22 64 22
label "_clk" right polysilicon
box 63 23 65 43
paint ptransistor
box 64 24 64 24
label "_clk" right ptransistor
box 59 24 62 27
paint pdiffusion
box 60 25 60 25
label "#7" right pdiffusion
box 48 43 56 44
paint polysilicon
box 49 44 49 44
label "_clk" right polysilicon
box 48 44 49 47
paint polysilicon
box 49 45 49 45
label "_clk" right polysilicon
box 48 47 53 48
paint polysilicon
box 49 48 49 48
label "_clk" right polysilicon
box 65 6 70 12
paint ndiffusion
box 66 7 66 7
label "_q" right ndiffusion
box 65 12 66 15
paint ndiffusion
box 66 13 66 13
label "_q" right ndiffusion
box 65 15 70 16
paint ndiffusion
box 66 16 66 16
label "_q" right ndiffusion
box 58 7 59 10
paint ndiffusion
box 59 8 59 8
label "#10" right ndiffusion
box 63 16 65 19
paint polysilicon
box 64 17 64 17
label "_clk" right polysilicon
box 58 23 63 24
paint pdiffusion
box 59 24 59 24
label "#7" right pdiffusion
box 58 24 59 27
paint pdiffusion
box 59 25 59 25
label "#7" right pdiffusion
box 58 27 63 43
paint pdiffusion
box 59 28 59 28
label "#7" right pdiffusion
box 51 29 52 32
paint pdiffusion
box 52 30 52 30
label "_q" right pdiffusion
box 44 44 45 47
paint polysilicon
box 45 45 45 45
label "q" right polysilicon
box 63 6 65 16
paint ntransistor
box 64 7 64 7
label "_clk" right ntransistor
box 48 29 51 32
paint pdiffusion
box 49 30 49 30
label "_q" right pdiffusion
box 45 33 47 35
paint polysilicon
box 46 34 46 34
label "q" right polysilicon
box 41 44 44 47
paint polysilicon
box 42 45 42 45
label "q" right polysilicon
box 58 6 63 7
paint ndiffusion
box 59 7 59 7
label "#10" right ndiffusion
box 51 7 52 10
paint ndiffusion
box 52 8 52 8
label "#10" right ndiffusion
box 58 10 63 16
paint ndiffusion
box 59 11 59 11
label "#10" right ndiffusion
box 54 19 65 21
paint polysilicon
box 55 20 55 20
label "_clk" right polysilicon
box 54 21 56 43
paint polysilicon
box 55 22 55 22
label "_clk" right polysilicon
box 47 23 52 29
paint pdiffusion
box 48 24 48 24
label "_q" right pdiffusion
box 47 29 48 32
paint pdiffusion
box 48 30 48 30
label "_q" right pdiffusion
box 47 32 52 33
paint pdiffusion
box 48 33 48 33
label "_q" right pdiffusion
box 43 35 47 37
paint polysilicon
box 44 36 44 36
label "q" right polysilicon
box 43 37 45 43
paint polysilicon
box 44 38 44 38
label "q" right polysilicon
box 40 43 45 44
paint polysilicon
box 41 44 41 44
label "q" right polysilicon
box 40 44 41 47
paint polysilicon
box 41 45 41 45
label "q" right polysilicon
box 40 47 45 48
paint polysilicon
box 41 48 41 48
label "q" right polysilicon
box 48 7 51 10
paint ndiffusion
box 49 8 49 8
label "#10" right ndiffusion
box 45 16 47 23
paint polysilicon
box 46 17 46 17
label "q" right polysilicon
box 45 23 47 33
paint ptransistor
box 46 24 46 24
label "q" right ptransistor
box 47 6 52 7
paint ndiffusion
box 48 7 48 7
label "#10" right ndiffusion
box 47 7 48 10
paint ndiffusion
box 48 8 48 8
label "#10" right ndiffusion
box 47 10 52 16
paint ndiffusion
box 48 11 48 11
label "#10" right ndiffusion
box 44 7 45 10
paint ndiffusion
box 45 8 45 8
label "GND" right ndiffusion
box 37 12 38 15
paint ndiffusion
box 38 13 38 13
label "_clk" right ndiffusion
box 40 23 45 33
paint pdiffusion
box 37 24 38 27
paint pdiffusion
box 38 25 38 25
label "Vdd" right pdiffusion
box 38 33 40 36
paint polysilicon
box 39 34 39 34
label "CLK" right polysilicon
box 63 4 65 6
paint polysilicon
box 64 5 64 5
label "_clk" right polysilicon
box 45 6 47 16
paint ntransistor
box 46 7 46 7
label "q" right ntransistor
box 41 7 44 10
paint ndiffusion
box 42 8 42 8
label "GND" right ndiffusion
box 34 12 37 15
paint ndiffusion
box 35 13 35 13
label "_clk" right ndiffusion
box 38 16 40 19
paint polysilicon
box 39 17 39 17
label "CLK" right polysilicon
box 38 21 40 23
paint polysilicon
box 39 22 39 22
label "CLK" right polysilicon
box 38 23 40 33
paint ptransistor
box 39 24 39 24
label "CLK" right ptransistor
box 34 24 37 27
paint pdiffusion
box 35 25 35 25
label "Vdd" right pdiffusion
box 36 37 40 38
paint polysilicon
box 37 38 37 38
label "CLK" right polysilicon
box 36 38 37 40
paint polysilicon
box 37 39 37 39
label "CLK" right polysilicon
box 40 6 45 7
paint ndiffusion
box 41 7 41 7
label "GND" right ndiffusion
box 40 7 41 10
paint ndiffusion
box 41 8 41 8
label "GND" right ndiffusion
box 40 10 45 16
paint ndiffusion
box 41 11 41 11
label "GND" right ndiffusion
box 33 12 34 15
paint ndiffusion
box 34 13 34 13
label "_clk" right ndiffusion
box 33 15 38 16
paint ndiffusion
box 34 16 34 16
label "_clk" right ndiffusion
box 33 23 38 24
paint pdiffusion
box 34 24 34 24
label "Vdd" right pdiffusion
box 33 24 34 27
paint pdiffusion
box 34 25 34 25
label "Vdd" right pdiffusion
box 33 27 38 33
paint pdiffusion
box 34 28 34 28
label "Vdd" right pdiffusion
box 33 37 36 40
paint polysilicon
box 34 38 34 38
label "CLK" right polysilicon
box 45 4 47 6
paint polysilicon
box 46 5 46 5
label "q" right polysilicon
box 38 6 40 16
paint ntransistor
box 39 7 39 7
label "CLK" right ntransistor
box 32 36 40 37
paint polysilicon
box 33 37 33 37
label "CLK" right polysilicon
box 32 37 33 40
paint polysilicon
box 33 38 33 38
label "CLK" right polysilicon
box 32 40 37 41
paint polysilicon
box 33 41 33 41
label "CLK" right polysilicon
box 33 6 38 12
paint ndiffusion
box 34 7 34 7
label "_clk" right ndiffusion
box 26 7 27 10
paint ndiffusion
box 27 8 27 8
label "GND" right ndiffusion
box 26 24 27 27
paint pdiffusion
box 27 25 27 25
label "_clk" right pdiffusion
box 24 43 29 44
paint polysilicon
box 25 44 25 44
label "D" right polysilicon
box 24 46 25 47
paint polysilicon
box 25 47 25 47
label "D" right polysilicon
box 24 47 29 48
paint polysilicon
box 25 48 25 48
label "D" right polysilicon
box 38 4 40 6
paint polysilicon
box 39 5 39 5
label "CLK" right polysilicon
box 23 7 26 10
paint ndiffusion
box 24 8 24 8
label "GND" right ndiffusion
box 23 24 26 27
paint pdiffusion
box 24 25 24 25
label "_clk" right pdiffusion
box 22 6 27 7
paint ndiffusion
box 23 7 23 7
label "GND" right ndiffusion
box 22 7 23 10
paint ndiffusion
box 23 8 23 8
label "GND" right ndiffusion
box 22 10 27 16
paint ndiffusion
box 23 11 23 11
label "GND" right ndiffusion
box 22 23 27 24
paint pdiffusion
box 23 24 23 24
label "_clk" right pdiffusion
box 22 24 23 27
paint pdiffusion
box 23 25 23 25
label "_clk" right pdiffusion
box 22 27 27 38
paint pdiffusion
box 23 28 23 28
label "_clk" right pdiffusion
box 19 24 20 27
paint pdiffusion
box 20 25 20 25
label "Vdd" right pdiffusion
box 20 38 22 40
paint polysilicon
box 21 39 21 39
label "CLK" right polysilicon
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "CLK" right polysilicon
box 20 6 22 16
paint ntransistor
box 21 7 21 7
label "CLK" right ntransistor
box 20 16 22 19
paint polysilicon
box 21 17 21 17
label "CLK" right polysilicon
box 20 19 40 21
paint polysilicon
box 21 20 21 20
label "CLK" right polysilicon
box 20 21 22 23
paint polysilicon
box 21 22 21 22
label "CLK" right polysilicon
box 20 23 22 38
paint ptransistor
box 21 24 21 24
label "CLK" right ptransistor
box 16 24 19 27
paint pdiffusion
box 17 25 17 25
label "Vdd" right pdiffusion
box 28 44 29 47
paint polysilicon
box 29 45 29 45
label "D" right polysilicon
box 15 6 20 16
paint ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "_q" right ndiffusion
box 15 23 20 24
paint pdiffusion
box 16 24 16 24
label "Vdd" right pdiffusion
box 15 24 16 27
paint pdiffusion
box 16 25 16 25
label "Vdd" right pdiffusion
box 15 27 20 38
paint pdiffusion
box 16 28 16 28
label "Vdd" right pdiffusion
box 15 38 19 43
paint pdiffusion
box 16 39 16 39
label "Vdd" right pdiffusion
box 12 25 13 28
paint pdiffusion
box 13 26 13 26
label "#7" right pdiffusion
box 25 44 28 47
paint polysilicon
box 26 45 26 45
label "D" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "D" right polysilicon
box 13 6 15 16
paint ntransistor
box 14 7 14 7
label "D" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "_q" right ndiffusion
box 13 16 15 23
paint polysilicon
box 14 17 14 17
label "D" right polysilicon
box 13 23 15 43
paint ptransistor
box 14 24 14 24
label "D" right ptransistor
box 9 25 12 28
paint pdiffusion
box 10 26 10 26
label "#7" right pdiffusion
box 13 43 15 44
paint polysilicon
box 14 44 14 44
label "D" right polysilicon
box 13 44 25 46
paint polysilicon
box 14 45 14 45
label "D" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "_q" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "_q" right ndiffusion
box 8 10 13 16
paint ndiffusion
box 9 11 9 11
label "_q" right ndiffusion
box 8 23 13 25
paint pdiffusion
box 9 24 9 24
label "#7" right pdiffusion
box 8 25 9 28
paint pdiffusion
box 9 26 9 26
label "#7" right pdiffusion
box 8 28 13 43
paint pdiffusion
box 9 29 9 29
label "#7" right pdiffusion
box 59 7 62 10
paint ndc
box 60 8 60 8
label "#10" right ndc
box 66 12 69 15
paint ndc
box 67 13 67 13
label "_q" right ndc
box 66 37 69 40
paint pdc
box 67 38 67 38
label "_q" right pdc
box 59 24 62 27
paint pdc
box 60 25 60 25
label "#7" right pdc
box 49 44 52 47
paint pc
box 50 45 50 45
label "_clk" right pc
box 48 7 51 10
paint ndc
box 49 8 49 8
label "#10" right ndc
box 48 29 51 32
paint pdc
box 49 30 49 30
label "_q" right pdc
box 41 44 44 47
paint pc
box 42 45 42 45
label "q" right pc
box 41 7 44 10
paint ndc
box 42 8 42 8
label "GND" right ndc
box 34 12 37 15
paint ndc
box 35 13 35 13
label "_clk" right ndc
box 34 24 37 27
paint pdc
box 35 25 35 25
label "Vdd" right pdc
box 33 37 36 40
paint pc
box 34 38 34 38
label "CLK" right pc
box 25 44 28 47
paint pc
box 26 45 26 45
label "D" right pc
box 23 24 26 27
paint pdc
box 24 25 24 25
label "_clk" right pdc
box 23 7 26 10
paint ndc
box 24 8 24 8
label "GND" right ndc
box 16 24 19 27
paint pdc
box 17 25 17 25
label "Vdd" right pdc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "_q" right ndc
box 9 25 12 28
paint pdc
box 10 26 10 26
label "#7" right pdc
box 72 41 75 44
paint m1
box 73 42 73 42
label "GND" right m1
box 72 44 76 48
paint m1
box 73 45 73 45
label "GND" right m1
box 57 44 60 47
paint m1
box 58 45 58 45
label "Vdd" right m1
box 66 40 69 41
paint m1
box 67 41 67 41
label "_q" right m1
port class output
port make
box 56 44 57 47
paint m1
box 57 45 57 45
label "Vdd" right m1
box 56 47 60 48
paint m1
box 57 48 57 48
label "Vdd" right m1
box 66 12 69 15
paint m1
box 67 13 67 13
label "_q" right m1
port class output
port make
box 66 15 69 37
paint m1
box 67 16 67 16
label "_q" right m1
port class output
port make
box 66 37 69 40
paint m1
box 67 38 67 38
label "_q" right m1
port class output
port make
box 59 23 62 24
paint m1
box 60 24 60 24
label "#7" right m1
box 59 24 62 27
paint m1
box 60 25 60 25
label "#7" right m1
box 59 27 62 28
paint m1
box 60 28 60 28
label "#7" right m1
box 51 29 52 32
paint m1
box 52 30 52 30
label "_q" right m1
port class output
port make
box 49 32 52 37
paint m1
box 50 33 50 33
label "_q" right m1
port class output
port make
box 49 37 66 40
paint m1
box 50 38 50 38
label "_q" right m1
port class output
port make
box 49 43 52 44
paint m1
box 50 44 50 44
label "_clk" right m1
box 49 44 52 47
paint m1
box 50 45 50 45
label "_clk" right m1
box 49 47 52 48
paint m1
box 50 48 50 48
label "_clk" right m1
box 66 11 69 12
paint m1
box 67 12 67 12
label "_q" right m1
port class output
port make
box 48 29 51 32
paint m1
box 49 30 49 30
label "_q" right m1
port class output
port make
box 47 29 48 32
paint m1
box 48 30 48 30
label "_q" right m1
port class output
port make
box 62 7 63 10
paint m1
box 63 8 63 8
label "#10" right m1
box 41 43 44 44
paint m1
box 42 44 42 44
label "q" right m1
port class input
port make
box 59 7 62 10
paint m1
box 60 8 60 8
label "#10" right m1
box 59 10 62 11
paint m1
box 60 11 60 11
label "#10" right m1
box 51 7 59 10
paint m1
box 52 8 52 8
label "#10" right m1
box 48 7 51 10
paint m1
box 49 8 49 8
label "#10" right m1
box 48 10 51 11
paint m1
box 49 11 49 11
label "#10" right m1
box 41 10 44 11
paint m1
box 42 11 42 11
label "GND" right m1
box 37 12 38 15
paint m1
box 38 13 38 13
label "_clk" right m1
box 34 12 37 15
paint m1
box 35 13 35 13
label "_clk" right m1
box 44 7 45 10
paint m1
box 45 8 45 8
label "GND" right m1
box 33 12 34 13
paint m1
box 34 13 34 13
label "_clk" right m1
box 41 44 44 47
paint m1
box 42 45 42 45
label "q" right m1
port class input
port make
box 34 23 37 24
paint m1
box 35 24 35 24
label "Vdd" right m1
box 34 24 37 27
paint m1
box 35 25 35 25
label "Vdd" right m1
box 34 27 37 28
paint m1
box 35 28 35 28
label "Vdd" right m1
box 28 44 29 47
paint m1
box 29 45 29 45
label "D" right m1
port class input
port make
box 41 7 44 10
paint m1
box 42 8 42 8
label "GND" right m1
box 40 44 41 47
paint m1
box 41 45 41 45
label "q" right m1
port class input
port make
box 40 47 44 48
paint m1
box 41 48 41 48
label "q" right m1
port class input
port make
box 33 36 36 37
paint m1
box 34 37 34 37
label "CLK" right m1
port class input
port make
box 33 37 36 40
paint m1
box 34 38 34 38
label "CLK" right m1
port class input
port make
box 33 40 36 41
paint m1
box 34 41 34 41
label "CLK" right m1
port class input
port make
box 25 44 28 47
paint m1
box 26 45 26 45
label "D" right m1
port class input
port make
box 59 6 62 7
paint m1
box 60 7 60 7
label "#10" right m1
box 26 7 41 9
paint m1
box 27 8 27 8
label "GND" right m1
box 26 9 28 10
paint m1
box 27 10 27 10
label "GND" right m1
box 24 44 25 47
paint m1
box 25 45 25 45
label "D" right m1
port class input
port make
box 24 47 28 48
paint m1
box 25 48 25 48
label "D" right m1
port class input
port make
box 23 7 26 10
paint m1
box 24 8 24 8
label "GND" right m1
box 23 13 34 15
paint m1
box 24 14 24 14
label "_clk" right m1
box 23 15 38 16
paint m1
box 24 16 24 16
label "_clk" right m1
box 23 16 26 24
paint m1
box 24 17 24 17
label "_clk" right m1
box 23 24 26 27
paint m1
box 24 25 24 25
label "_clk" right m1
box 23 27 26 32
paint m1
box 24 28 24 28
label "_clk" right m1
box 23 32 26 35
paint m1
box 24 33 24 33
label "_clk" right m1
box 48 6 51 7
paint m1
box 49 7 49 7
label "#10" right m1
box 22 7 23 10
paint m1
box 23 8 23 8
label "GND" right m1
box 16 23 19 24
paint m1
box 17 24 17 24
label "Vdd" right m1
box 16 24 19 27
paint m1
box 17 25 17 25
label "Vdd" right m1
box 16 27 19 28
paint m1
box 17 28 17 28
label "Vdd" right m1
box 22 6 45 7
paint m1
box 23 7 23 7
label "GND" right m1
box 9 7 12 10
paint m1
box 10 8 10 8
label "_q" right m1
port class output
port make
box 9 10 12 11
paint m1
box 10 11 10 11
label "_q" right m1
port class output
port make
box 9 18 12 21
paint m1
box 10 19 10 19
label "#7" right m1
box 9 21 12 25
paint m1
box 10 22 10 22
label "#7" right m1
box 9 25 12 28
paint m1
box 10 26 10 26
label "#7" right m1
box 9 28 12 29
paint m1
box 10 29 10 29
label "#7" right m1
box 9 44 12 47
paint m1
box 10 45 10 45
label "CLK" right m1
port class input
port make
box 8 4 12 7
paint m1
box 9 5 9 5
label "_q" right m1
port class output
port make
box 8 7 9 8
paint m1
box 9 8 9 8
label "_q" right m1
port class output
port make
box 8 44 9 47
paint m1
box 9 45 9 45
label "CLK" right m1
port class input
port make
box 8 47 12 48
paint m1
box 9 48 9 48
label "CLK" right m1
port class input
port make
box 72 41 75 44
paint mcon
box 73 42 73 42
label "GND" right mcon
box 59 24 62 27
paint mcon
box 60 25 60 25
label "#7" right mcon
box 33 37 36 40
paint mcon
box 34 38 34 38
label "CLK" right mcon
box 41 7 44 10
paint mcon
box 42 8 42 8
label "GND" right mcon
box 34 24 37 27
paint mcon
box 35 25 35 25
label "Vdd" right mcon
box 23 32 26 35
paint mcon
box 24 33 24 33
label "_clk" right mcon
box 57 44 60 47
paint mcon
box 58 45 58 45
label "Vdd" right mcon
box 16 24 19 27
paint mcon
box 17 25 17 25
label "Vdd" right mcon
box 49 44 52 47
paint mcon
box 50 45 50 45
label "_clk" right mcon
box 9 18 12 21
paint mcon
box 10 19 10 19
label "#7" right mcon
box 9 44 12 47
paint mcon
box 10 45 10 45
label "CLK" right mcon
box 75 41 76 44
paint m2
box 76 42 76 42
label "GND" right m2
box 72 41 75 44
paint m2
box 73 42 73 42
label "GND" right m2
box 71 41 72 44
paint m2
box 72 42 72 42
label "GND" right m2
box 71 40 76 41
paint m2
box 72 41 72 41
label "GND" right m2
box 71 44 76 45
paint m2
box 72 45 72 45
label "GND" right m2
box 56 41 58 43
paint m2
box 57 42 57 42
label "Vdd" right m2
box 62 24 63 27
paint m2
box 63 25 63 25
label "#7" right m2
box 43 39 58 41
paint m2
box 44 40 44 40
label "Vdd" right m2
box 60 44 61 47
paint m2
box 61 45 61 45
label "Vdd" right m2
box 59 24 62 27
paint m2
box 60 25 60 25
label "#7" right m2
box 57 44 60 47
paint m2
box 58 45 58 45
label "Vdd" right m2
box 58 24 59 27
paint m2
box 59 25 59 25
label "#7" right m2
box 58 27 63 28
paint m2
box 59 28 59 28
label "#7" right m2
box 39 34 41 43
paint m2
box 40 35 40 35
label "_clk" right m2
box 56 44 57 47
paint m2
box 57 45 57 45
label "Vdd" right m2
box 74 8 76 40
paint m2
box 75 9 75 9
label "GND" right m2
box 43 30 45 39
paint m2
box 44 31 44 31
label "Vdd" right m2
box 58 20 60 23
paint m2
box 59 21 59 21
label "#7" right m2
box 58 23 63 24
paint m2
box 59 24 59 24
label "#7" right m2
box 56 43 61 44
paint m2
box 57 44 57 44
label "Vdd" right m2
box 52 44 53 47
paint m2
box 53 45 53 45
label "_clk" right m2
box 49 44 52 47
paint m2
box 50 45 50 45
label "_clk" right m2
box 37 24 38 27
paint m2
box 38 25 38 25
label "Vdd" right m2
box 35 28 45 30
paint m2
box 36 29 36 29
label "Vdd" right m2
box 36 37 37 40
paint m2
box 37 38 37 38
label "CLK" right m2
port class input
port make
box 39 43 53 44
paint m2
box 40 44 40 44
label "_clk" right m2
box 39 44 49 45
paint m2
box 40 45 40 45
label "_clk" right m2
box 44 7 76 8
paint m2
box 45 8 45 8
label "GND" right m2
box 44 8 45 10
paint m2
box 45 9 45 9
label "GND" right m2
box 34 24 37 27
paint m2
box 35 25 35 25
label "Vdd" right m2
box 33 37 36 40
paint m2
box 34 38 34 38
label "CLK" right m2
port class input
port make
box 41 7 44 10
paint m2
box 42 8 42 8
label "GND" right m2
box 33 23 38 24
paint m2
box 34 24 34 24
label "Vdd" right m2
box 33 24 34 26
paint m2
box 34 25 34 25
label "Vdd" right m2
box 26 32 41 34
paint m2
box 27 33 27 33
label "_clk" right m2
box 26 34 27 35
paint m2
box 27 35 27 35
label "_clk" right m2
box 32 36 37 37
paint m2
box 33 37 33 37
label "CLK" right m2
port class input
port make
box 32 37 33 40
paint m2
box 33 38 33 38
label "CLK" right m2
port class input
port make
box 32 40 37 41
paint m2
box 33 41 33 41
label "CLK" right m2
port class input
port make
box 32 41 34 45
paint m2
box 33 42 33 42
label "CLK" right m2
port class input
port make
box 40 6 76 7
paint m2
box 41 7 41 7
label "GND" right m2
box 40 7 41 10
paint m2
box 41 8 41 8
label "GND" right m2
box 40 10 45 11
paint m2
box 41 11 41 11
label "GND" right m2
box 23 32 26 35
paint m2
box 24 33 24 33
label "_clk" right m2
box 22 31 27 32
paint m2
box 23 32 23 32
label "_clk" right m2
box 22 32 23 35
paint m2
box 23 33 23 33
label "_clk" right m2
box 22 35 27 36
paint m2
box 23 36 23 36
label "_clk" right m2
box 19 24 20 26
paint m2
box 20 25 20 25
label "Vdd" right m2
box 19 26 34 27
paint m2
box 20 27 20 27
label "Vdd" right m2
box 48 45 49 47
paint m2
box 49 46 49 46
label "_clk" right m2
box 56 47 61 48
paint m2
box 57 48 57 48
label "Vdd" right m2
box 16 24 19 27
paint m2
box 17 25 17 25
label "Vdd" right m2
box 12 18 60 20
paint m2
box 13 19 13 19
label "#7" right m2
box 12 20 13 21
paint m2
box 13 21 13 21
label "#7" right m2
box 15 23 20 24
paint m2
box 16 24 16 24
label "Vdd" right m2
box 15 24 16 27
paint m2
box 16 25 16 25
label "Vdd" right m2
box 15 27 38 28
paint m2
box 16 28 16 28
label "Vdd" right m2
box 12 44 13 45
paint m2
box 13 45 13 45
label "CLK" right m2
port class input
port make
box 12 45 34 47
paint m2
box 13 46 13 46
label "CLK" right m2
port class input
port make
box 48 47 53 48
paint m2
box 49 48 49 48
label "_clk" right m2
box 9 18 12 21
paint m2
box 10 19 10 19
label "#7" right m2
box 9 44 12 47
paint m2
box 10 45 10 45
label "CLK" right m2
port class input
port make
box 8 17 13 18
paint m2
box 9 18 9 18
label "#7" right m2
box 8 18 9 21
paint m2
box 9 19 9 19
label "#7" right m2
box 8 21 13 22
paint m2
box 9 22 9 22
label "#7" right m2
box 8 43 13 44
paint m2
box 9 44 9 44
label "CLK" right m2
port class input
port make
box 8 44 9 47
paint m2
box 9 45 9 45
label "CLK" right m2
port class input
port make
box 8 47 13 48
paint m2
box 9 48 9 48
label "CLK" right m2
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
