// Seed: 2641622859
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input logic id_3,
    output reg id_4,
    input id_5,
    input id_6
);
  logic id_7;
  type_20(
      id_6, 1
  );
  reg id_8;
  always id_1 <= id_8;
  assign id_4 = 1;
  always @(id_8) id_4 <= 1;
  assign id_8 = id_5 + 1;
  reg id_9, id_10, id_11, id_12, id_13;
  always id_10 <= 1;
  function id_14;
    output id_15;
    begin
      if (1'b0) id_13 <= ~"";
      if (1) SystemTFIdentifier(id_0);
      else repeat (id_7) #1 if (id_14) id_9 = id_11;
      SystemTFIdentifier(id_5, ~id_15, 1, 1'b0 == id_8, 1);
    end
  endfunction
endmodule
