$date
	Fri May 31 23:44:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axi4_gpio_tb $end
$var wire 32 ! gpio_out [31:0] $end
$var wire 1 " axi_wready $end
$var wire 1 # axi_rvalid $end
$var wire 2 $ axi_rresp [1:0] $end
$var wire 32 % axi_rdata [31:0] $end
$var wire 1 & axi_bvalid $end
$var wire 2 ' axi_bresp [1:0] $end
$var wire 1 ( axi_awready $end
$var wire 1 ) axi_arready $end
$var reg 32 * axi_araddr [31:0] $end
$var reg 1 + axi_arvalid $end
$var reg 32 , axi_awaddr [31:0] $end
$var reg 1 - axi_awvalid $end
$var reg 1 . axi_bready $end
$var reg 1 / axi_rready $end
$var reg 32 0 axi_wdata [31:0] $end
$var reg 4 1 axi_wstrb [3:0] $end
$var reg 1 2 axi_wvalid $end
$var reg 1 3 clk $end
$var reg 32 4 gpio_in [31:0] $end
$var reg 1 5 resetn $end
$scope module uut $end
$var wire 32 6 axi_araddr [31:0] $end
$var wire 1 + axi_arvalid $end
$var wire 32 7 axi_awaddr [31:0] $end
$var wire 1 - axi_awvalid $end
$var wire 1 . axi_bready $end
$var wire 1 / axi_rready $end
$var wire 32 8 axi_wdata [31:0] $end
$var wire 4 9 axi_wstrb [3:0] $end
$var wire 1 2 axi_wvalid $end
$var wire 1 3 clk $end
$var wire 32 : gpio_in [31:0] $end
$var wire 1 5 resetn $end
$var parameter 2 ; IDLE $end
$var parameter 2 < READ $end
$var parameter 2 = WRITE $end
$var reg 1 ) axi_arready $end
$var reg 1 ( axi_awready $end
$var reg 2 > axi_bresp [1:0] $end
$var reg 1 & axi_bvalid $end
$var reg 32 ? axi_rdata [31:0] $end
$var reg 2 @ axi_rresp [1:0] $end
$var reg 1 # axi_rvalid $end
$var reg 1 " axi_wready $end
$var reg 32 A gpio_out [31:0] $end
$var reg 2 B state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 =
b10 <
b0 ;
$end
#0
$dumpvars
b0 B
b0 A
b0 @
b0 ?
b0 >
b11011110101011011011111011101111 :
b1111 9
b0 8
b0 7
b0 6
05
b11011110101011011011111011101111 4
03
02
b1111 1
b0 0
0/
0.
0-
b0 ,
0+
b0 *
0)
0(
b0 '
0&
b0 %
b0 $
0#
0"
b0 !
$end
#5000
13
#10000
03
15
#15000
13
#20000
03
#25000
13
#30000
03
1-
b1010101010101010 ,
b1010101010101010 7
#35000
1(
13
#40000
03
#45000
0(
13
0-
#50000
03
#55000
1"
13
02
b1011101110111011 0
b1011101110111011 8
#60000
03
#65000
0"
13
#70000
03
#75000
13
#80000
03
#85000
13
#90000
03
#95000
13
#100000
03
