
Street_stastion_system.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002cee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00002cee  00002d82  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  0080007c  0080007c  00002d9e  2**0
                  ALLOC
  3 .stab         00002790  00000000  00000000  00002da0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e8a  00000000  00000000  00005530  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000063ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000064fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000666a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000082b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000919e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009f4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a339  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ab07  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_10>
      2c:	0c 94 d1 05 	jmp	0xba2	; 0xba2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 2c 15 	jmp	0x2a58	; 0x2a58 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ee       	ldi	r30, 0xEE	; 238
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e7       	ldi	r26, 0x7C	; 124
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 97 14 	call	0x292e	; 0x292e <main>
      8a:	0c 94 75 16 	jmp	0x2cea	; 0x2cea <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3e 16 	jmp	0x2c7c	; 0x2c7c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 5a 16 	jmp	0x2cb4	; 0x2cb4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3e 16 	jmp	0x2c7c	; 0x2c7c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 5a 16 	jmp	0x2cb4	; 0x2cb4 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 66 16 	jmp	0x2ccc	; 0x2ccc <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 4e 16 	jmp	0x2c9c	; 0x2c9c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 6a 16 	jmp	0x2cd4	; 0x2cd4 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_10>:
/*a pointer to function for timer0 compare match interrupt*/
void (*CallBackPointer_Timer0)(void);

/* timer 0 compare match interrupt*/
void __vector_10 (void)
{
     b46:	78 94       	sei
     b48:	1f 92       	push	r1
     b4a:	0f 92       	push	r0
     b4c:	0f b6       	in	r0, 0x3f	; 63
     b4e:	0f 92       	push	r0
     b50:	11 24       	eor	r1, r1
     b52:	2f 93       	push	r18
     b54:	3f 93       	push	r19
     b56:	4f 93       	push	r20
     b58:	5f 93       	push	r21
     b5a:	6f 93       	push	r22
     b5c:	7f 93       	push	r23
     b5e:	8f 93       	push	r24
     b60:	9f 93       	push	r25
     b62:	af 93       	push	r26
     b64:	bf 93       	push	r27
     b66:	ef 93       	push	r30
     b68:	ff 93       	push	r31
     b6a:	df 93       	push	r29
     b6c:	cf 93       	push	r28
     b6e:	cd b7       	in	r28, 0x3d	; 61
     b70:	de b7       	in	r29, 0x3e	; 62

	/*timer0 compare match interrupt callback*/
	/*Add your code here*/
	CallBackPointer_Timer0();
     b72:	e0 91 7e 00 	lds	r30, 0x007E
     b76:	f0 91 7f 00 	lds	r31, 0x007F
     b7a:	09 95       	icall

}
     b7c:	cf 91       	pop	r28
     b7e:	df 91       	pop	r29
     b80:	ff 91       	pop	r31
     b82:	ef 91       	pop	r30
     b84:	bf 91       	pop	r27
     b86:	af 91       	pop	r26
     b88:	9f 91       	pop	r25
     b8a:	8f 91       	pop	r24
     b8c:	7f 91       	pop	r23
     b8e:	6f 91       	pop	r22
     b90:	5f 91       	pop	r21
     b92:	4f 91       	pop	r20
     b94:	3f 91       	pop	r19
     b96:	2f 91       	pop	r18
     b98:	0f 90       	pop	r0
     b9a:	0f be       	out	0x3f, r0	; 63
     b9c:	0f 90       	pop	r0
     b9e:	1f 90       	pop	r1
     ba0:	18 95       	reti

00000ba2 <__vector_11>:

/*timer 0 overflow interrupt*/
void __vector_11 (void)//
{
     ba2:	78 94       	sei
     ba4:	1f 92       	push	r1
     ba6:	0f 92       	push	r0
     ba8:	0f b6       	in	r0, 0x3f	; 63
     baa:	0f 92       	push	r0
     bac:	11 24       	eor	r1, r1
     bae:	df 93       	push	r29
     bb0:	cf 93       	push	r28
     bb2:	cd b7       	in	r28, 0x3d	; 61
     bb4:	de b7       	in	r29, 0x3e	; 62
	/*timer0 overflow interrupt callback*/
	/*Add your code here*/
}
     bb6:	cf 91       	pop	r28
     bb8:	df 91       	pop	r29
     bba:	0f 90       	pop	r0
     bbc:	0f be       	out	0x3f, r0	; 63
     bbe:	0f 90       	pop	r0
     bc0:	1f 90       	pop	r1
     bc2:	18 95       	reti

00000bc4 <Set_Call_Back_Timer0>:
/*a function to set the callback pointer for compare match timer0 interrupt*/
extern void Set_Call_Back_Timer0(void (*Input_Function)(void))
{
     bc4:	df 93       	push	r29
     bc6:	cf 93       	push	r28
     bc8:	00 d0       	rcall	.+0      	; 0xbca <Set_Call_Back_Timer0+0x6>
     bca:	cd b7       	in	r28, 0x3d	; 61
     bcc:	de b7       	in	r29, 0x3e	; 62
     bce:	9a 83       	std	Y+2, r25	; 0x02
     bd0:	89 83       	std	Y+1, r24	; 0x01
	/*Set the callback pointer to the input function*/
	/*Add your code here*/
	CallBackPointer_Timer0=Input_Function;
     bd2:	89 81       	ldd	r24, Y+1	; 0x01
     bd4:	9a 81       	ldd	r25, Y+2	; 0x02
     bd6:	90 93 7f 00 	sts	0x007F, r25
     bda:	80 93 7e 00 	sts	0x007E, r24
}
     bde:	0f 90       	pop	r0
     be0:	0f 90       	pop	r0
     be2:	cf 91       	pop	r28
     be4:	df 91       	pop	r29
     be6:	08 95       	ret

00000be8 <Timer0_InternalClock_Normal_Init>:
 * 			Prescaler : Prescale_1 , Prescale_8 , Prescale_64 , Prescale_256 , Prescale_1024
 * Outputs : None
 * Notes :
 */
extern void Timer0_InternalClock_Normal_Init(u8 Timer0_Interrupt, u16 Timer0_Prescaler)
{
     be8:	df 93       	push	r29
     bea:	cf 93       	push	r28
     bec:	00 d0       	rcall	.+0      	; 0xbee <Timer0_InternalClock_Normal_Init+0x6>
     bee:	00 d0       	rcall	.+0      	; 0xbf0 <Timer0_InternalClock_Normal_Init+0x8>
     bf0:	0f 92       	push	r0
     bf2:	cd b7       	in	r28, 0x3d	; 61
     bf4:	de b7       	in	r29, 0x3e	; 62
     bf6:	89 83       	std	Y+1, r24	; 0x01
     bf8:	7b 83       	std	Y+3, r23	; 0x03
     bfa:	6a 83       	std	Y+2, r22	; 0x02
	/*Check if the timer interrupt is requested to be ON*/
	if(Timer0_Interrupt == ON)
     bfc:	89 81       	ldd	r24, Y+1	; 0x01
     bfe:	81 30       	cpi	r24, 0x01	; 1
     c00:	79 f4       	brne	.+30     	; 0xc20 <Timer0_InternalClock_Normal_Init+0x38>
	{
		/*Enable the OVF interrupt*/
		/*Set Bit 0  TOIE0: Timer/Counter0 Overflow Interrupt Enable to 1 in register TIMSK*/
		/*Add your code here*/
		SET_BIT(TIMSK,0);
     c02:	a9 e5       	ldi	r26, 0x59	; 89
     c04:	b0 e0       	ldi	r27, 0x00	; 0
     c06:	e9 e5       	ldi	r30, 0x59	; 89
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	80 81       	ld	r24, Z
     c0c:	81 60       	ori	r24, 0x01	; 1
     c0e:	8c 93       	st	X, r24
		/*Set the Global interrupt to enable by Setting Bit 7 in SREG to 1*/
		/*Add your code here*/
		SET_BIT(SREG,7);
     c10:	af e5       	ldi	r26, 0x5F	; 95
     c12:	b0 e0       	ldi	r27, 0x00	; 0
     c14:	ef e5       	ldi	r30, 0x5F	; 95
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	80 81       	ld	r24, Z
     c1a:	80 68       	ori	r24, 0x80	; 128
     c1c:	8c 93       	st	X, r24
     c1e:	07 c0       	rjmp	.+14     	; 0xc2e <Timer0_InternalClock_Normal_Init+0x46>
	else
	{
		/*if the user chooses to turn off interrupt clear the interrupt Enable bit*/
		/*Clear Bit 0  TOIE0: Timer/Counter0 Overflow Interrupt Enable in register TIMSK*/
		/*Add your code here*/
		CLR_BIT(TIMSK,0);
     c20:	a9 e5       	ldi	r26, 0x59	; 89
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	e9 e5       	ldi	r30, 0x59	; 89
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	8e 7f       	andi	r24, 0xFE	; 254
     c2c:	8c 93       	st	X, r24
	}

	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(Timer0_Prescaler)
     c2e:	8a 81       	ldd	r24, Y+2	; 0x02
     c30:	9b 81       	ldd	r25, Y+3	; 0x03
     c32:	9d 83       	std	Y+5, r25	; 0x05
     c34:	8c 83       	std	Y+4, r24	; 0x04
     c36:	8c 81       	ldd	r24, Y+4	; 0x04
     c38:	9d 81       	ldd	r25, Y+5	; 0x05
     c3a:	80 34       	cpi	r24, 0x40	; 64
     c3c:	91 05       	cpc	r25, r1
     c3e:	09 f4       	brne	.+2      	; 0xc42 <Timer0_InternalClock_Normal_Init+0x5a>
     c40:	4b c0       	rjmp	.+150    	; 0xcd8 <Timer0_InternalClock_Normal_Init+0xf0>
     c42:	8c 81       	ldd	r24, Y+4	; 0x04
     c44:	9d 81       	ldd	r25, Y+5	; 0x05
     c46:	81 34       	cpi	r24, 0x41	; 65
     c48:	91 05       	cpc	r25, r1
     c4a:	58 f4       	brcc	.+22     	; 0xc62 <Timer0_InternalClock_Normal_Init+0x7a>
     c4c:	8c 81       	ldd	r24, Y+4	; 0x04
     c4e:	9d 81       	ldd	r25, Y+5	; 0x05
     c50:	81 30       	cpi	r24, 0x01	; 1
     c52:	91 05       	cpc	r25, r1
     c54:	a9 f0       	breq	.+42     	; 0xc80 <Timer0_InternalClock_Normal_Init+0x98>
     c56:	8c 81       	ldd	r24, Y+4	; 0x04
     c58:	9d 81       	ldd	r25, Y+5	; 0x05
     c5a:	88 30       	cpi	r24, 0x08	; 8
     c5c:	91 05       	cpc	r25, r1
     c5e:	31 f1       	breq	.+76     	; 0xcac <Timer0_InternalClock_Normal_Init+0xc4>
     c60:	7d c0       	rjmp	.+250    	; 0xd5c <Timer0_InternalClock_Normal_Init+0x174>
     c62:	8c 81       	ldd	r24, Y+4	; 0x04
     c64:	9d 81       	ldd	r25, Y+5	; 0x05
     c66:	21 e0       	ldi	r18, 0x01	; 1
     c68:	80 30       	cpi	r24, 0x00	; 0
     c6a:	92 07       	cpc	r25, r18
     c6c:	09 f4       	brne	.+2      	; 0xc70 <Timer0_InternalClock_Normal_Init+0x88>
     c6e:	4a c0       	rjmp	.+148    	; 0xd04 <Timer0_InternalClock_Normal_Init+0x11c>
     c70:	8c 81       	ldd	r24, Y+4	; 0x04
     c72:	9d 81       	ldd	r25, Y+5	; 0x05
     c74:	24 e0       	ldi	r18, 0x04	; 4
     c76:	80 30       	cpi	r24, 0x00	; 0
     c78:	92 07       	cpc	r25, r18
     c7a:	09 f4       	brne	.+2      	; 0xc7e <Timer0_InternalClock_Normal_Init+0x96>
     c7c:	59 c0       	rjmp	.+178    	; 0xd30 <Timer0_InternalClock_Normal_Init+0x148>
     c7e:	6e c0       	rjmp	.+220    	; 0xd5c <Timer0_InternalClock_Normal_Init+0x174>
	case Prescale_1:
		/*Request no Prescale*/
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		/*Add your code here*/
			SET_BIT(TCCR0,0);
     c80:	a3 e5       	ldi	r26, 0x53	; 83
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	e3 e5       	ldi	r30, 0x53	; 83
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	81 60       	ori	r24, 0x01	; 1
     c8c:	8c 93       	st	X, r24
			/*Add your code here*/
			CLR_BIT(TCCR0,1);
     c8e:	a3 e5       	ldi	r26, 0x53	; 83
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	e3 e5       	ldi	r30, 0x53	; 83
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	8d 7f       	andi	r24, 0xFD	; 253
     c9a:	8c 93       	st	X, r24
			/*Add your code here*/
			CLR_BIT(TCCR0,2);
     c9c:	a3 e5       	ldi	r26, 0x53	; 83
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	e3 e5       	ldi	r30, 0x53	; 83
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	8b 7f       	andi	r24, 0xFB	; 251
     ca8:	8c 93       	st	X, r24
     caa:	6d c0       	rjmp	.+218    	; 0xd86 <Timer0_InternalClock_Normal_Init+0x19e>
		break;
	case Prescale_8:
	    /*CS02:CS01:CS00*/
		/*0    1    0  : clk/8*/
		/*Add your code here*/
		CLR_BIT(TCCR0,0);
     cac:	a3 e5       	ldi	r26, 0x53	; 83
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e3 e5       	ldi	r30, 0x53	; 83
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	8e 7f       	andi	r24, 0xFE	; 254
     cb8:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,1);
     cba:	a3 e5       	ldi	r26, 0x53	; 83
     cbc:	b0 e0       	ldi	r27, 0x00	; 0
     cbe:	e3 e5       	ldi	r30, 0x53	; 83
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	82 60       	ori	r24, 0x02	; 2
     cc6:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     cc8:	a3 e5       	ldi	r26, 0x53	; 83
     cca:	b0 e0       	ldi	r27, 0x00	; 0
     ccc:	e3 e5       	ldi	r30, 0x53	; 83
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	8b 7f       	andi	r24, 0xFB	; 251
     cd4:	8c 93       	st	X, r24
     cd6:	57 c0       	rjmp	.+174    	; 0xd86 <Timer0_InternalClock_Normal_Init+0x19e>
		break;
	case Prescale_64:
	    /*CS02:CS01:CS00*/
		 /*0    1    1  : clk/64*/
		/*Add your code here*/
		SET_BIT(TCCR0,0);
     cd8:	a3 e5       	ldi	r26, 0x53	; 83
     cda:	b0 e0       	ldi	r27, 0x00	; 0
     cdc:	e3 e5       	ldi	r30, 0x53	; 83
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	81 60       	ori	r24, 0x01	; 1
     ce4:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,1);
     ce6:	a3 e5       	ldi	r26, 0x53	; 83
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e3 e5       	ldi	r30, 0x53	; 83
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	82 60       	ori	r24, 0x02	; 2
     cf2:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     cf4:	a3 e5       	ldi	r26, 0x53	; 83
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	e3 e5       	ldi	r30, 0x53	; 83
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	8b 7f       	andi	r24, 0xFB	; 251
     d00:	8c 93       	st	X, r24
     d02:	41 c0       	rjmp	.+130    	; 0xd86 <Timer0_InternalClock_Normal_Init+0x19e>
		break;
	case Prescale_256:
	    /*CS02:CS01:CS00*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR0,0);
     d04:	a3 e5       	ldi	r26, 0x53	; 83
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	e3 e5       	ldi	r30, 0x53	; 83
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	8e 7f       	andi	r24, 0xFE	; 254
     d10:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     d12:	a3 e5       	ldi	r26, 0x53	; 83
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	e3 e5       	ldi	r30, 0x53	; 83
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	8d 7f       	andi	r24, 0xFD	; 253
     d1e:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,2);
     d20:	a3 e5       	ldi	r26, 0x53	; 83
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	e3 e5       	ldi	r30, 0x53	; 83
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	84 60       	ori	r24, 0x04	; 4
     d2c:	8c 93       	st	X, r24
     d2e:	2b c0       	rjmp	.+86     	; 0xd86 <Timer0_InternalClock_Normal_Init+0x19e>
		break;
	case Prescale_1024:
	    /*CS02:CS01:CS00*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR0,0);
     d30:	a3 e5       	ldi	r26, 0x53	; 83
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e3 e5       	ldi	r30, 0x53	; 83
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	81 60       	ori	r24, 0x01	; 1
     d3c:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     d3e:	a3 e5       	ldi	r26, 0x53	; 83
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e3 e5       	ldi	r30, 0x53	; 83
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	8d 7f       	andi	r24, 0xFD	; 253
     d4a:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,2);
     d4c:	a3 e5       	ldi	r26, 0x53	; 83
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	e3 e5       	ldi	r30, 0x53	; 83
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	84 60       	ori	r24, 0x04	; 4
     d58:	8c 93       	st	X, r24
     d5a:	15 c0       	rjmp	.+42     	; 0xd86 <Timer0_InternalClock_Normal_Init+0x19e>
		break;
	default:
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0,0);
     d5c:	a3 e5       	ldi	r26, 0x53	; 83
     d5e:	b0 e0       	ldi	r27, 0x00	; 0
     d60:	e3 e5       	ldi	r30, 0x53	; 83
     d62:	f0 e0       	ldi	r31, 0x00	; 0
     d64:	80 81       	ld	r24, Z
     d66:	81 60       	ori	r24, 0x01	; 1
     d68:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     d6a:	a3 e5       	ldi	r26, 0x53	; 83
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	e3 e5       	ldi	r30, 0x53	; 83
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	8d 7f       	andi	r24, 0xFD	; 253
     d76:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     d78:	a3 e5       	ldi	r26, 0x53	; 83
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e3 e5       	ldi	r30, 0x53	; 83
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	8b 7f       	andi	r24, 0xFB	; 251
     d84:	8c 93       	st	X, r24
	}
	/*TCCR0 Register configuration */
	/*Select the timer mode to be Normal by setting bits WGM01 and WGM00 to 0 in register TCCR0*/
	/*Clear Bit WGM01(Bit 3)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,3);
     d86:	a3 e5       	ldi	r26, 0x53	; 83
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e3 e5       	ldi	r30, 0x53	; 83
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	87 7f       	andi	r24, 0xF7	; 247
     d92:	8c 93       	st	X, r24
	/*Clear Bit WGM00 (Bit6)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,6);
     d94:	a3 e5       	ldi	r26, 0x53	; 83
     d96:	b0 e0       	ldi	r27, 0x00	; 0
     d98:	e3 e5       	ldi	r30, 0x53	; 83
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	8f 7b       	andi	r24, 0xBF	; 191
     da0:	8c 93       	st	X, r24
	/*Select the Port mode to be Normal(Normal port operation, OC0 disconnected.)*/
	/* by setting bits COM00 and COM01 to 0 in register TCCR0*/
	/*Clear Bit COM00(Bit 4)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,4);
     da2:	a3 e5       	ldi	r26, 0x53	; 83
     da4:	b0 e0       	ldi	r27, 0x00	; 0
     da6:	e3 e5       	ldi	r30, 0x53	; 83
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	8f 7e       	andi	r24, 0xEF	; 239
     dae:	8c 93       	st	X, r24
	/*Clear Bit COM01(Bit 5)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,5);
     db0:	a3 e5       	ldi	r26, 0x53	; 83
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	e3 e5       	ldi	r30, 0x53	; 83
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	8f 7d       	andi	r24, 0xDF	; 223
     dbc:	8c 93       	st	X, r24
	/*Force output compare not used Clear bit7 FOC0*/
	/*Add your code here*/
	CLR_BIT(TCCR0,7);
     dbe:	a3 e5       	ldi	r26, 0x53	; 83
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	e3 e5       	ldi	r30, 0x53	; 83
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	8f 77       	andi	r24, 0x7F	; 127
     dca:	8c 93       	st	X, r24
}
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	0f 90       	pop	r0
     dd6:	cf 91       	pop	r28
     dd8:	df 91       	pop	r29
     dda:	08 95       	ret

00000ddc <Timer0_InternalClock_CTC_Init>:
 * Outputs : None
 * Notes :
 */

extern void Timer0_InternalClock_CTC_Init(u8 Timer0_Interrupt, u16 Timer0_Prescaler , u8 Output_Compare)
{
     ddc:	df 93       	push	r29
     dde:	cf 93       	push	r28
     de0:	00 d0       	rcall	.+0      	; 0xde2 <Timer0_InternalClock_CTC_Init+0x6>
     de2:	00 d0       	rcall	.+0      	; 0xde4 <Timer0_InternalClock_CTC_Init+0x8>
     de4:	00 d0       	rcall	.+0      	; 0xde6 <Timer0_InternalClock_CTC_Init+0xa>
     de6:	cd b7       	in	r28, 0x3d	; 61
     de8:	de b7       	in	r29, 0x3e	; 62
     dea:	89 83       	std	Y+1, r24	; 0x01
     dec:	7b 83       	std	Y+3, r23	; 0x03
     dee:	6a 83       	std	Y+2, r22	; 0x02
     df0:	4c 83       	std	Y+4, r20	; 0x04

	/* Set the Output Compare Register with required value*/
	/*Add your code here*/
	OCR0=125;
     df2:	ec e5       	ldi	r30, 0x5C	; 92
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	8d e7       	ldi	r24, 0x7D	; 125
     df8:	80 83       	st	Z, r24

	/*Check if the timer interrupt is requested to be ON*/
	if(Timer0_Interrupt == ON)
     dfa:	89 81       	ldd	r24, Y+1	; 0x01
     dfc:	81 30       	cpi	r24, 0x01	; 1
     dfe:	79 f4       	brne	.+30     	; 0xe1e <Timer0_InternalClock_CTC_Init+0x42>
	{
		/*Enable the CTC interrupt*/
		/*Set Bit 1  OCIE0: Timer/Counter0 Output Compare Match Interrupt Enable to 1 in register TIMSK*/
		/*Add your code here*/
		SET_BIT(TIMSK,1);
     e00:	a9 e5       	ldi	r26, 0x59	; 89
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	e9 e5       	ldi	r30, 0x59	; 89
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	82 60       	ori	r24, 0x02	; 2
     e0c:	8c 93       	st	X, r24
		/*Set the Global interrupt to enable by Setting Bit 7 in SREG to 1*/
		/*Add your code here*/
		SET_BIT(SREG,7);
     e0e:	af e5       	ldi	r26, 0x5F	; 95
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	ef e5       	ldi	r30, 0x5F	; 95
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	80 68       	ori	r24, 0x80	; 128
     e1a:	8c 93       	st	X, r24
     e1c:	07 c0       	rjmp	.+14     	; 0xe2c <Timer0_InternalClock_CTC_Init+0x50>
	else
	{
		/*Disable the CTC interrupt*/
		/*Clear Bit 1  OCIE0: Timer/Counter0 Output Compare Match Interrupt Enable to 0 in register TIMSK*/
		/*Add your code here*/
		CLR_BIT(TIMSK,1);
     e1e:	a9 e5       	ldi	r26, 0x59	; 89
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	e9 e5       	ldi	r30, 0x59	; 89
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	8d 7f       	andi	r24, 0xFD	; 253
     e2a:	8c 93       	st	X, r24
	}
	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(Timer0_Prescaler)
     e2c:	8a 81       	ldd	r24, Y+2	; 0x02
     e2e:	9b 81       	ldd	r25, Y+3	; 0x03
     e30:	9e 83       	std	Y+6, r25	; 0x06
     e32:	8d 83       	std	Y+5, r24	; 0x05
     e34:	8d 81       	ldd	r24, Y+5	; 0x05
     e36:	9e 81       	ldd	r25, Y+6	; 0x06
     e38:	80 34       	cpi	r24, 0x40	; 64
     e3a:	91 05       	cpc	r25, r1
     e3c:	09 f4       	brne	.+2      	; 0xe40 <Timer0_InternalClock_CTC_Init+0x64>
     e3e:	4b c0       	rjmp	.+150    	; 0xed6 <Timer0_InternalClock_CTC_Init+0xfa>
     e40:	8d 81       	ldd	r24, Y+5	; 0x05
     e42:	9e 81       	ldd	r25, Y+6	; 0x06
     e44:	81 34       	cpi	r24, 0x41	; 65
     e46:	91 05       	cpc	r25, r1
     e48:	58 f4       	brcc	.+22     	; 0xe60 <Timer0_InternalClock_CTC_Init+0x84>
     e4a:	8d 81       	ldd	r24, Y+5	; 0x05
     e4c:	9e 81       	ldd	r25, Y+6	; 0x06
     e4e:	81 30       	cpi	r24, 0x01	; 1
     e50:	91 05       	cpc	r25, r1
     e52:	a9 f0       	breq	.+42     	; 0xe7e <Timer0_InternalClock_CTC_Init+0xa2>
     e54:	8d 81       	ldd	r24, Y+5	; 0x05
     e56:	9e 81       	ldd	r25, Y+6	; 0x06
     e58:	88 30       	cpi	r24, 0x08	; 8
     e5a:	91 05       	cpc	r25, r1
     e5c:	31 f1       	breq	.+76     	; 0xeaa <Timer0_InternalClock_CTC_Init+0xce>
     e5e:	7d c0       	rjmp	.+250    	; 0xf5a <Timer0_InternalClock_CTC_Init+0x17e>
     e60:	8d 81       	ldd	r24, Y+5	; 0x05
     e62:	9e 81       	ldd	r25, Y+6	; 0x06
     e64:	21 e0       	ldi	r18, 0x01	; 1
     e66:	80 30       	cpi	r24, 0x00	; 0
     e68:	92 07       	cpc	r25, r18
     e6a:	09 f4       	brne	.+2      	; 0xe6e <Timer0_InternalClock_CTC_Init+0x92>
     e6c:	4a c0       	rjmp	.+148    	; 0xf02 <Timer0_InternalClock_CTC_Init+0x126>
     e6e:	8d 81       	ldd	r24, Y+5	; 0x05
     e70:	9e 81       	ldd	r25, Y+6	; 0x06
     e72:	24 e0       	ldi	r18, 0x04	; 4
     e74:	80 30       	cpi	r24, 0x00	; 0
     e76:	92 07       	cpc	r25, r18
     e78:	09 f4       	brne	.+2      	; 0xe7c <Timer0_InternalClock_CTC_Init+0xa0>
     e7a:	59 c0       	rjmp	.+178    	; 0xf2e <Timer0_InternalClock_CTC_Init+0x152>
     e7c:	6e c0       	rjmp	.+220    	; 0xf5a <Timer0_InternalClock_CTC_Init+0x17e>
	case Prescale_1:
		/*Request no Prescale*/
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		/*Add your code here*/
			SET_BIT(TCCR0,0);
     e7e:	a3 e5       	ldi	r26, 0x53	; 83
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e3 e5       	ldi	r30, 0x53	; 83
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	81 60       	ori	r24, 0x01	; 1
     e8a:	8c 93       	st	X, r24
			/*Add your code here*/
			CLR_BIT(TCCR0,1);
     e8c:	a3 e5       	ldi	r26, 0x53	; 83
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e3 e5       	ldi	r30, 0x53	; 83
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	8d 7f       	andi	r24, 0xFD	; 253
     e98:	8c 93       	st	X, r24
			/*Add your code here*/
			CLR_BIT(TCCR0,2);
     e9a:	a3 e5       	ldi	r26, 0x53	; 83
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	e3 e5       	ldi	r30, 0x53	; 83
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	8b 7f       	andi	r24, 0xFB	; 251
     ea6:	8c 93       	st	X, r24
     ea8:	6d c0       	rjmp	.+218    	; 0xf84 <Timer0_InternalClock_CTC_Init+0x1a8>
		break;
	case Prescale_8:
	    /*CS02:CS01:CS00*/
		/*0    1    0  : clk/8*/
		/*Add your code here*/
		CLR_BIT(TCCR0,0);
     eaa:	a3 e5       	ldi	r26, 0x53	; 83
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e3 e5       	ldi	r30, 0x53	; 83
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8e 7f       	andi	r24, 0xFE	; 254
     eb6:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,1);
     eb8:	a3 e5       	ldi	r26, 0x53	; 83
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e3 e5       	ldi	r30, 0x53	; 83
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	82 60       	ori	r24, 0x02	; 2
     ec4:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     ec6:	a3 e5       	ldi	r26, 0x53	; 83
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e3 e5       	ldi	r30, 0x53	; 83
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	8b 7f       	andi	r24, 0xFB	; 251
     ed2:	8c 93       	st	X, r24
     ed4:	57 c0       	rjmp	.+174    	; 0xf84 <Timer0_InternalClock_CTC_Init+0x1a8>
		break;
	case Prescale_64:
	    /*CS02:CS01:CS00*/
		 /*0    1    1  : clk/64*/
		/*Add your code here*/
		SET_BIT(TCCR0,0);
     ed6:	a3 e5       	ldi	r26, 0x53	; 83
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e3 e5       	ldi	r30, 0x53	; 83
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	81 60       	ori	r24, 0x01	; 1
     ee2:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,1);
     ee4:	a3 e5       	ldi	r26, 0x53	; 83
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e3 e5       	ldi	r30, 0x53	; 83
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	82 60       	ori	r24, 0x02	; 2
     ef0:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     ef2:	a3 e5       	ldi	r26, 0x53	; 83
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e3 e5       	ldi	r30, 0x53	; 83
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	8b 7f       	andi	r24, 0xFB	; 251
     efe:	8c 93       	st	X, r24
     f00:	41 c0       	rjmp	.+130    	; 0xf84 <Timer0_InternalClock_CTC_Init+0x1a8>
		break;
	case Prescale_256:
	    /*CS02:CS01:CS00*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR0,0);
     f02:	a3 e5       	ldi	r26, 0x53	; 83
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e3 e5       	ldi	r30, 0x53	; 83
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	8e 7f       	andi	r24, 0xFE	; 254
     f0e:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     f10:	a3 e5       	ldi	r26, 0x53	; 83
     f12:	b0 e0       	ldi	r27, 0x00	; 0
     f14:	e3 e5       	ldi	r30, 0x53	; 83
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	80 81       	ld	r24, Z
     f1a:	8d 7f       	andi	r24, 0xFD	; 253
     f1c:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,2);
     f1e:	a3 e5       	ldi	r26, 0x53	; 83
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e3 e5       	ldi	r30, 0x53	; 83
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	84 60       	ori	r24, 0x04	; 4
     f2a:	8c 93       	st	X, r24
     f2c:	2b c0       	rjmp	.+86     	; 0xf84 <Timer0_InternalClock_CTC_Init+0x1a8>
		break;
	case Prescale_1024:
	    /*CS02:CS01:CS00*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR0,0);
     f2e:	a3 e5       	ldi	r26, 0x53	; 83
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	e3 e5       	ldi	r30, 0x53	; 83
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	81 60       	ori	r24, 0x01	; 1
     f3a:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     f3c:	a3 e5       	ldi	r26, 0x53	; 83
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	e3 e5       	ldi	r30, 0x53	; 83
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	8d 7f       	andi	r24, 0xFD	; 253
     f48:	8c 93       	st	X, r24
		/*Add your code here*/
		SET_BIT(TCCR0,2);
     f4a:	a3 e5       	ldi	r26, 0x53	; 83
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	e3 e5       	ldi	r30, 0x53	; 83
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	84 60       	ori	r24, 0x04	; 4
     f56:	8c 93       	st	X, r24
     f58:	15 c0       	rjmp	.+42     	; 0xf84 <Timer0_InternalClock_CTC_Init+0x1a8>
		break;
	default:
	    /*CS02:CS01:CS00*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR0,0);
     f5a:	a3 e5       	ldi	r26, 0x53	; 83
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e3 e5       	ldi	r30, 0x53	; 83
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	81 60       	ori	r24, 0x01	; 1
     f66:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,1);
     f68:	a3 e5       	ldi	r26, 0x53	; 83
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	e3 e5       	ldi	r30, 0x53	; 83
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	8d 7f       	andi	r24, 0xFD	; 253
     f74:	8c 93       	st	X, r24
		/*Add your code here*/
		CLR_BIT(TCCR0,2);
     f76:	a3 e5       	ldi	r26, 0x53	; 83
     f78:	b0 e0       	ldi	r27, 0x00	; 0
     f7a:	e3 e5       	ldi	r30, 0x53	; 83
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	8b 7f       	andi	r24, 0xFB	; 251
     f82:	8c 93       	st	X, r24
	}
	/*TCCR0 Register configuration */
	/*Select the timer mode to be CTC by setting bits WGM01 to 1 and WGM00 to 0 in register TCCR0*/
	/*Set Bit WGM01(Bit 3) to 1*/
	/*Add your code here*/
	SET_BIT(TCCR0,3);
     f84:	a3 e5       	ldi	r26, 0x53	; 83
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	e3 e5       	ldi	r30, 0x53	; 83
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	88 60       	ori	r24, 0x08	; 8
     f90:	8c 93       	st	X, r24
	/*Clear Bit WGM00 (Bit6)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,6);
     f92:	a3 e5       	ldi	r26, 0x53	; 83
     f94:	b0 e0       	ldi	r27, 0x00	; 0
     f96:	e3 e5       	ldi	r30, 0x53	; 83
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	8f 7b       	andi	r24, 0xBF	; 191
     f9e:	8c 93       	st	X, r24
	/*Select the Port mode to be Normal(Normal port operation, OC0 disconnected.)*/
	/* by setting bits COM00 and COM01 to 0 in register TCCR0*/
	/*Clear Bit COM00(Bit 4)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,4);
     fa0:	a3 e5       	ldi	r26, 0x53	; 83
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e3 e5       	ldi	r30, 0x53	; 83
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	8f 7e       	andi	r24, 0xEF	; 239
     fac:	8c 93       	st	X, r24
	/*Clear Bit COM01(Bit 5)*/
	/*Add your code here*/
	CLR_BIT(TCCR0,5);
     fae:	a3 e5       	ldi	r26, 0x53	; 83
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e3 e5       	ldi	r30, 0x53	; 83
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	8f 7d       	andi	r24, 0xDF	; 223
     fba:	8c 93       	st	X, r24
	/*Force output compare not used Clear bit7 FOC0*/
	/*Add your code here*/
	CLR_BIT(TCCR0,7);
     fbc:	a3 e5       	ldi	r26, 0x53	; 83
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e3 e5       	ldi	r30, 0x53	; 83
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	8f 77       	andi	r24, 0x7F	; 127
     fc8:	8c 93       	st	X, r24

}
     fca:	26 96       	adiw	r28, 0x06	; 6
     fcc:	0f b6       	in	r0, 0x3f	; 63
     fce:	f8 94       	cli
     fd0:	de bf       	out	0x3e, r29	; 62
     fd2:	0f be       	out	0x3f, r0	; 63
     fd4:	cd bf       	out	0x3d, r28	; 61
     fd6:	cf 91       	pop	r28
     fd8:	df 91       	pop	r29
     fda:	08 95       	ret

00000fdc <delay_Counter>:

/* Private a function that increments the counter whenever an interrupt happens*/
void delay_Counter ()
{
     fdc:	df 93       	push	r29
     fde:	cf 93       	push	r28
     fe0:	cd b7       	in	r28, 0x3d	; 61
     fe2:	de b7       	in	r29, 0x3e	; 62
	/*Increment the Delay counter 1 each time*/
	Delay_Counter++;
     fe4:	80 91 7c 00 	lds	r24, 0x007C
     fe8:	90 91 7d 00 	lds	r25, 0x007D
     fec:	01 96       	adiw	r24, 0x01	; 1
     fee:	90 93 7d 00 	sts	0x007D, r25
     ff2:	80 93 7c 00 	sts	0x007C, r24
}
     ff6:	cf 91       	pop	r28
     ff8:	df 91       	pop	r29
     ffa:	08 95       	ret

00000ffc <Timer0_CTC_delay_ms>:
/*Function used to delay the CTC timer in ms*/
extern void Timer0_CTC_delay_ms(u16 delay_time_ms)
{
     ffc:	df 93       	push	r29
     ffe:	cf 93       	push	r28
    1000:	00 d0       	rcall	.+0      	; 0x1002 <Timer0_CTC_delay_ms+0x6>
    1002:	cd b7       	in	r28, 0x3d	; 61
    1004:	de b7       	in	r29, 0x3e	; 62
    1006:	9a 83       	std	Y+2, r25	; 0x02
    1008:	89 83       	std	Y+1, r24	; 0x01
	/*Initialize the delay counter by 0*/
	Delay_Counter=0;
    100a:	10 92 7d 00 	sts	0x007D, r1
    100e:	10 92 7c 00 	sts	0x007C, r1


	/*Initialize the CTC timer to count up to 1ms using Sys clock is 8MHZ*/
	/*Add your code here*/
	Timer0_InternalClock_CTC_Init(ON,Prescale_64,125);
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	60 e4       	ldi	r22, 0x40	; 64
    1016:	70 e0       	ldi	r23, 0x00	; 0
    1018:	4d e7       	ldi	r20, 0x7D	; 125
    101a:	0e 94 ee 06 	call	0xddc	; 0xddc <Timer0_InternalClock_CTC_Init>
	
	/*Set the call back for timer 0 by delay_counter function to*/
	/*increment delay counter*/
	/*Add your code here*/
	Set_Call_Back_Timer0(delay_Counter);
    101e:	8e ee       	ldi	r24, 0xEE	; 238
    1020:	97 e0       	ldi	r25, 0x07	; 7
    1022:	0e 94 e2 05 	call	0xbc4	; 0xbc4 <Set_Call_Back_Timer0>

	/*Check if the delay counter reach to delay user sent*/
	while(Delay_Counter < delay_time_ms);
    1026:	20 91 7c 00 	lds	r18, 0x007C
    102a:	30 91 7d 00 	lds	r19, 0x007D
    102e:	89 81       	ldd	r24, Y+1	; 0x01
    1030:	9a 81       	ldd	r25, Y+2	; 0x02
    1032:	28 17       	cp	r18, r24
    1034:	39 07       	cpc	r19, r25
    1036:	b8 f3       	brcs	.-18     	; 0x1026 <Timer0_CTC_delay_ms+0x2a>

}
    1038:	0f 90       	pop	r0
    103a:	0f 90       	pop	r0
    103c:	cf 91       	pop	r28
    103e:	df 91       	pop	r29
    1040:	08 95       	ret

00001042 <Timer0_Normal_delay_ms>:

/*Function used to delay the Normal timer in ms*/
extern void Timer0_Normal_delay_ms(u16 delay_time_ms)
{
    1042:	df 93       	push	r29
    1044:	cf 93       	push	r28
    1046:	00 d0       	rcall	.+0      	; 0x1048 <Timer0_Normal_delay_ms+0x6>
    1048:	cd b7       	in	r28, 0x3d	; 61
    104a:	de b7       	in	r29, 0x3e	; 62
    104c:	9a 83       	std	Y+2, r25	; 0x02
    104e:	89 83       	std	Y+1, r24	; 0x01
	/*Initialize the delay counter by 0*/
	Delay_Counter=0;
    1050:	10 92 7d 00 	sts	0x007D, r1
    1054:	10 92 7c 00 	sts	0x007C, r1

	/*Initialize the CTC timer to count up to 2ms using Sys clock is 8MHZ*/
	/*Add your code here*/
	Timer0_InternalClock_Normal_Init(ON,Prescale_64);
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	60 e4       	ldi	r22, 0x40	; 64
    105c:	70 e0       	ldi	r23, 0x00	; 0
    105e:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <Timer0_InternalClock_Normal_Init>

	/*Set the call back for timer 0 by delay_counter function to*/
	/*increment delay counter*/
	/*Add your code here*/
	Set_Call_Back_Timer0(delay_Counter);
    1062:	8e ee       	ldi	r24, 0xEE	; 238
    1064:	97 e0       	ldi	r25, 0x07	; 7
    1066:	0e 94 e2 05 	call	0xbc4	; 0xbc4 <Set_Call_Back_Timer0>
	
	/*Check if the delay counter reach to delay user sent*/
	/*Add your code here*/
	while(Delay_Counter < 4*delay_time_ms)
    106a:	89 81       	ldd	r24, Y+1	; 0x01
    106c:	9a 81       	ldd	r25, Y+2	; 0x02
    106e:	9c 01       	movw	r18, r24
    1070:	22 0f       	add	r18, r18
    1072:	33 1f       	adc	r19, r19
    1074:	22 0f       	add	r18, r18
    1076:	33 1f       	adc	r19, r19
    1078:	80 91 7c 00 	lds	r24, 0x007C
    107c:	90 91 7d 00 	lds	r25, 0x007D
    1080:	82 17       	cp	r24, r18
    1082:	93 07       	cpc	r25, r19
    1084:	90 f3       	brcs	.-28     	; 0x106a <Timer0_Normal_delay_ms+0x28>
	{

	}
}
    1086:	0f 90       	pop	r0
    1088:	0f 90       	pop	r0
    108a:	cf 91       	pop	r28
    108c:	df 91       	pop	r29
    108e:	08 95       	ret

00001090 <SevenSeg_voidSevenDisplay>:
#include "7SEG_INT.h"


/* Display 7-segment from 0 to 9 */
void SevenSeg_voidSevenDisplay(u8 SEG_PORT)
{
    1090:	df 93       	push	r29
    1092:	cf 93       	push	r28
    1094:	00 d0       	rcall	.+0      	; 0x1096 <SevenSeg_voidSevenDisplay+0x6>
    1096:	00 d0       	rcall	.+0      	; 0x1098 <SevenSeg_voidSevenDisplay+0x8>
    1098:	cd b7       	in	r28, 0x3d	; 61
    109a:	de b7       	in	r29, 0x3e	; 62
    109c:	8c 83       	std	Y+4, r24	; 0x04
		}
}
else if(SEG_TYPE == SEG_COMMON_CATHOD)
{

for(u8 i=0;i<10;i++)
    109e:	19 82       	std	Y+1, r1	; 0x01
    10a0:	12 c0       	rjmp	.+36     	; 0x10c6 <SevenSeg_voidSevenDisplay+0x36>
		{
	DIO_SetPortVal(SEG_PORT, CATHOD_SEG[i]);
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	88 2f       	mov	r24, r24
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	fc 01       	movw	r30, r24
    10aa:	ee 58       	subi	r30, 0x8E	; 142
    10ac:	ff 4f       	sbci	r31, 0xFF	; 255
    10ae:	90 81       	ld	r25, Z
    10b0:	8c 81       	ldd	r24, Y+4	; 0x04
    10b2:	69 2f       	mov	r22, r25
    10b4:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>

			 //delay 800ms
	Timer0_CTC_delay_ms(1000);
    10b8:	88 ee       	ldi	r24, 0xE8	; 232
    10ba:	93 e0       	ldi	r25, 0x03	; 3
    10bc:	0e 94 fe 07 	call	0xffc	; 0xffc <Timer0_CTC_delay_ms>
		}
}
else if(SEG_TYPE == SEG_COMMON_CATHOD)
{

for(u8 i=0;i<10;i++)
    10c0:	89 81       	ldd	r24, Y+1	; 0x01
    10c2:	8f 5f       	subi	r24, 0xFF	; 255
    10c4:	89 83       	std	Y+1, r24	; 0x01
    10c6:	89 81       	ldd	r24, Y+1	; 0x01
    10c8:	8a 30       	cpi	r24, 0x0A	; 10
    10ca:	58 f3       	brcs	.-42     	; 0x10a2 <SevenSeg_voidSevenDisplay+0x12>
	Timer0_CTC_delay_ms(1000);

		}

}
}
    10cc:	0f 90       	pop	r0
    10ce:	0f 90       	pop	r0
    10d0:	0f 90       	pop	r0
    10d2:	0f 90       	pop	r0
    10d4:	cf 91       	pop	r28
    10d6:	df 91       	pop	r29
    10d8:	08 95       	ret

000010da <SevenSeg_voidSevenDisplayNumber>:

/* Display specific number on 7-segment */
void SevenSeg_voidSevenDisplayNumber(u8 SEG_PORT, u8 Copy_u8Number ){
    10da:	df 93       	push	r29
    10dc:	cf 93       	push	r28
    10de:	00 d0       	rcall	.+0      	; 0x10e0 <SevenSeg_voidSevenDisplayNumber+0x6>
    10e0:	00 d0       	rcall	.+0      	; 0x10e2 <SevenSeg_voidSevenDisplayNumber+0x8>
    10e2:	cd b7       	in	r28, 0x3d	; 61
    10e4:	de b7       	in	r29, 0x3e	; 62
    10e6:	8b 83       	std	Y+3, r24	; 0x03
    10e8:	6c 83       	std	Y+4, r22	; 0x04
			DIO_SetPortVal(SEG_PORT, ANOD_SEG[i]);
	}
}
	else if (SEG_TYPE == SEG_COMMON_CATHOD)
	{
	for(u8 i=0;i<10;i++)
    10ea:	19 82       	std	Y+1, r1	; 0x01
    10ec:	12 c0       	rjmp	.+36     	; 0x1112 <SevenSeg_voidSevenDisplayNumber+0x38>
	{
		if (Copy_u8Number==i)
    10ee:	9c 81       	ldd	r25, Y+4	; 0x04
    10f0:	89 81       	ldd	r24, Y+1	; 0x01
    10f2:	98 17       	cp	r25, r24
    10f4:	59 f4       	brne	.+22     	; 0x110c <SevenSeg_voidSevenDisplayNumber+0x32>
			DIO_SetPortVal(SEG_PORT, CATHOD_SEG[i]);
    10f6:	89 81       	ldd	r24, Y+1	; 0x01
    10f8:	88 2f       	mov	r24, r24
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	fc 01       	movw	r30, r24
    10fe:	ee 58       	subi	r30, 0x8E	; 142
    1100:	ff 4f       	sbci	r31, 0xFF	; 255
    1102:	90 81       	ld	r25, Z
    1104:	8b 81       	ldd	r24, Y+3	; 0x03
    1106:	69 2f       	mov	r22, r25
    1108:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>
			DIO_SetPortVal(SEG_PORT, ANOD_SEG[i]);
	}
}
	else if (SEG_TYPE == SEG_COMMON_CATHOD)
	{
	for(u8 i=0;i<10;i++)
    110c:	89 81       	ldd	r24, Y+1	; 0x01
    110e:	8f 5f       	subi	r24, 0xFF	; 255
    1110:	89 83       	std	Y+1, r24	; 0x01
    1112:	89 81       	ldd	r24, Y+1	; 0x01
    1114:	8a 30       	cpi	r24, 0x0A	; 10
    1116:	58 f3       	brcs	.-42     	; 0x10ee <SevenSeg_voidSevenDisplayNumber+0x14>
		if (Copy_u8Number==i)
			DIO_SetPortVal(SEG_PORT, CATHOD_SEG[i]);

	}
}
}
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	cf 91       	pop	r28
    1122:	df 91       	pop	r29
    1124:	08 95       	ret

00001126 <SevenSeg_voidTwoSevenDisplay>:


void SevenSeg_voidTwoSevenDisplay(u8 SEG1_PORT,u8 SEG2_PORT,u8 Timing)
{
    1126:	df 93       	push	r29
    1128:	cf 93       	push	r28
    112a:	cd b7       	in	r28, 0x3d	; 61
    112c:	de b7       	in	r29, 0x3e	; 62
    112e:	28 97       	sbiw	r28, 0x08	; 8
    1130:	0f b6       	in	r0, 0x3f	; 63
    1132:	f8 94       	cli
    1134:	de bf       	out	0x3e, r29	; 62
    1136:	0f be       	out	0x3f, r0	; 63
    1138:	cd bf       	out	0x3d, r28	; 61
    113a:	8e 83       	std	Y+6, r24	; 0x06
    113c:	6f 83       	std	Y+7, r22	; 0x07
    113e:	48 87       	std	Y+8, r20	; 0x08
	u8 counter=Timing/10;
    1140:	88 85       	ldd	r24, Y+8	; 0x08
    1142:	9a e0       	ldi	r25, 0x0A	; 10
    1144:	69 2f       	mov	r22, r25
    1146:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <__udivmodqi4>
    114a:	8d 83       	std	Y+5, r24	; 0x05
					}
		  }
	}
	else if(SEG_TYPE == SEG_COMMON_CATHOD)
	{
  for(u8 j=0;j<=counter; j++)
    114c:	1a 82       	std	Y+2, r1	; 0x02
    114e:	34 c0       	rjmp	.+104    	; 0x11b8 <SevenSeg_voidTwoSevenDisplay+0x92>
  {

  DIO_SetPortVal(SEG2_PORT, CATHOD_SEG[j]);
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	88 2f       	mov	r24, r24
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	fc 01       	movw	r30, r24
    1158:	ee 58       	subi	r30, 0x8E	; 142
    115a:	ff 4f       	sbci	r31, 0xFF	; 255
    115c:	90 81       	ld	r25, Z
    115e:	8f 81       	ldd	r24, Y+7	; 0x07
    1160:	69 2f       	mov	r22, r25
    1162:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>

  if(j==counter)
    1166:	9a 81       	ldd	r25, Y+2	; 0x02
    1168:	8d 81       	ldd	r24, Y+5	; 0x05
    116a:	98 17       	cp	r25, r24
    116c:	59 f4       	brne	.+22     	; 0x1184 <SevenSeg_voidTwoSevenDisplay+0x5e>
  {
	  DIO_SetPortVal(SEG1_PORT, CATHOD_SEG[0]);
    116e:	90 91 72 00 	lds	r25, 0x0072
    1172:	8e 81       	ldd	r24, Y+6	; 0x06
    1174:	69 2f       	mov	r22, r25
    1176:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>
	  Timer0_CTC_delay_ms(1000);
    117a:	88 ee       	ldi	r24, 0xE8	; 232
    117c:	93 e0       	ldi	r25, 0x03	; 3
    117e:	0e 94 fe 07 	call	0xffc	; 0xffc <Timer0_CTC_delay_ms>
    1182:	1e c0       	rjmp	.+60     	; 0x11c0 <SevenSeg_voidTwoSevenDisplay+0x9a>
	  break;
  }

	for(u8 i=0;i<10;i++)
    1184:	19 82       	std	Y+1, r1	; 0x01
    1186:	12 c0       	rjmp	.+36     	; 0x11ac <SevenSeg_voidTwoSevenDisplay+0x86>
			{
		DIO_SetPortVal(SEG1_PORT, CATHOD_SEG[i]);
    1188:	89 81       	ldd	r24, Y+1	; 0x01
    118a:	88 2f       	mov	r24, r24
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	fc 01       	movw	r30, r24
    1190:	ee 58       	subi	r30, 0x8E	; 142
    1192:	ff 4f       	sbci	r31, 0xFF	; 255
    1194:	90 81       	ld	r25, Z
    1196:	8e 81       	ldd	r24, Y+6	; 0x06
    1198:	69 2f       	mov	r22, r25
    119a:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>

				 //delay 1s
		Timer0_CTC_delay_ms(1000);
    119e:	88 ee       	ldi	r24, 0xE8	; 232
    11a0:	93 e0       	ldi	r25, 0x03	; 3
    11a2:	0e 94 fe 07 	call	0xffc	; 0xffc <Timer0_CTC_delay_ms>
	  DIO_SetPortVal(SEG1_PORT, CATHOD_SEG[0]);
	  Timer0_CTC_delay_ms(1000);
	  break;
  }

	for(u8 i=0;i<10;i++)
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	8f 5f       	subi	r24, 0xFF	; 255
    11aa:	89 83       	std	Y+1, r24	; 0x01
    11ac:	89 81       	ldd	r24, Y+1	; 0x01
    11ae:	8a 30       	cpi	r24, 0x0A	; 10
    11b0:	58 f3       	brcs	.-42     	; 0x1188 <SevenSeg_voidTwoSevenDisplay+0x62>
					}
		  }
	}
	else if(SEG_TYPE == SEG_COMMON_CATHOD)
	{
  for(u8 j=0;j<=counter; j++)
    11b2:	8a 81       	ldd	r24, Y+2	; 0x02
    11b4:	8f 5f       	subi	r24, 0xFF	; 255
    11b6:	8a 83       	std	Y+2, r24	; 0x02
    11b8:	9a 81       	ldd	r25, Y+2	; 0x02
    11ba:	8d 81       	ldd	r24, Y+5	; 0x05
    11bc:	89 17       	cp	r24, r25
    11be:	40 f6       	brcc	.-112    	; 0x1150 <SevenSeg_voidTwoSevenDisplay+0x2a>

			}
  }

	}
}
    11c0:	28 96       	adiw	r28, 0x08	; 8
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	f8 94       	cli
    11c6:	de bf       	out	0x3e, r29	; 62
    11c8:	0f be       	out	0x3f, r0	; 63
    11ca:	cd bf       	out	0x3d, r28	; 61
    11cc:	cf 91       	pop	r28
    11ce:	df 91       	pop	r29
    11d0:	08 95       	ret

000011d2 <Timer1_FastPwm>:
 * 			u8Duty_Cycle : Range from 0 to 100
 * Outputs : None
 * Notes :
 */
extern void Timer1_FastPwm( u8 u8Freq , u8 u8Duty_Cycle)
{	
    11d2:	df 93       	push	r29
    11d4:	cf 93       	push	r28
    11d6:	00 d0       	rcall	.+0      	; 0x11d8 <Timer1_FastPwm+0x6>
    11d8:	00 d0       	rcall	.+0      	; 0x11da <Timer1_FastPwm+0x8>
    11da:	00 d0       	rcall	.+0      	; 0x11dc <Timer1_FastPwm+0xa>
    11dc:	cd b7       	in	r28, 0x3d	; 61
    11de:	de b7       	in	r29, 0x3e	; 62
    11e0:	8b 83       	std	Y+3, r24	; 0x03
    11e2:	6c 83       	std	Y+4, r22	; 0x04
	u16 u16Calc_Duty_Cycle;
	/*Calculate the duty cycle convert from (0 to 100) to be (from 0 to 255)*/
	u16Calc_Duty_Cycle=(u8Duty_Cycle*255)/100;
    11e4:	8c 81       	ldd	r24, Y+4	; 0x04
    11e6:	48 2f       	mov	r20, r24
    11e8:	50 e0       	ldi	r21, 0x00	; 0
    11ea:	ca 01       	movw	r24, r20
    11ec:	9c 01       	movw	r18, r24
    11ee:	22 0f       	add	r18, r18
    11f0:	33 1f       	adc	r19, r19
    11f2:	c9 01       	movw	r24, r18
    11f4:	96 95       	lsr	r25
    11f6:	98 2f       	mov	r25, r24
    11f8:	88 27       	eor	r24, r24
    11fa:	97 95       	ror	r25
    11fc:	87 95       	ror	r24
    11fe:	82 1b       	sub	r24, r18
    1200:	93 0b       	sbc	r25, r19
    1202:	84 0f       	add	r24, r20
    1204:	95 1f       	adc	r25, r21
    1206:	24 e6       	ldi	r18, 0x64	; 100
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	b9 01       	movw	r22, r18
    120c:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <__divmodhi4>
    1210:	cb 01       	movw	r24, r22
    1212:	9a 83       	std	Y+2, r25	; 0x02
    1214:	89 83       	std	Y+1, r24	; 0x01
	/* Set the Output Compare Register with required value*/
	/*Set the OCR1A & OCR1B register */
	OCR1A=u16Calc_Duty_Cycle;
    1216:	ea e4       	ldi	r30, 0x4A	; 74
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	89 81       	ldd	r24, Y+1	; 0x01
    121c:	9a 81       	ldd	r25, Y+2	; 0x02
    121e:	91 83       	std	Z+1, r25	; 0x01
    1220:	80 83       	st	Z, r24
	OCR1B=u16Calc_Duty_Cycle;
    1222:	e8 e4       	ldi	r30, 0x48	; 72
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	89 81       	ldd	r24, Y+1	; 0x01
    1228:	9a 81       	ldd	r25, Y+2	; 0x02
    122a:	91 83       	std	Z+1, r25	; 0x01
    122c:	80 83       	st	Z, r24

	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(u8Freq)
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	28 2f       	mov	r18, r24
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	3e 83       	std	Y+6, r19	; 0x06
    1236:	2d 83       	std	Y+5, r18	; 0x05
    1238:	8d 81       	ldd	r24, Y+5	; 0x05
    123a:	9e 81       	ldd	r25, Y+6	; 0x06
    123c:	82 30       	cpi	r24, 0x02	; 2
    123e:	91 05       	cpc	r25, r1
    1240:	09 f4       	brne	.+2      	; 0x1244 <Timer1_FastPwm+0x72>
    1242:	48 c0       	rjmp	.+144    	; 0x12d4 <Timer1_FastPwm+0x102>
    1244:	2d 81       	ldd	r18, Y+5	; 0x05
    1246:	3e 81       	ldd	r19, Y+6	; 0x06
    1248:	23 30       	cpi	r18, 0x03	; 3
    124a:	31 05       	cpc	r19, r1
    124c:	54 f4       	brge	.+20     	; 0x1262 <Timer1_FastPwm+0x90>
    124e:	8d 81       	ldd	r24, Y+5	; 0x05
    1250:	9e 81       	ldd	r25, Y+6	; 0x06
    1252:	00 97       	sbiw	r24, 0x00	; 0
    1254:	99 f0       	breq	.+38     	; 0x127c <Timer1_FastPwm+0xaa>
    1256:	2d 81       	ldd	r18, Y+5	; 0x05
    1258:	3e 81       	ldd	r19, Y+6	; 0x06
    125a:	21 30       	cpi	r18, 0x01	; 1
    125c:	31 05       	cpc	r19, r1
    125e:	21 f1       	breq	.+72     	; 0x12a8 <Timer1_FastPwm+0xd6>
    1260:	7b c0       	rjmp	.+246    	; 0x1358 <Timer1_FastPwm+0x186>
    1262:	8d 81       	ldd	r24, Y+5	; 0x05
    1264:	9e 81       	ldd	r25, Y+6	; 0x06
    1266:	83 30       	cpi	r24, 0x03	; 3
    1268:	91 05       	cpc	r25, r1
    126a:	09 f4       	brne	.+2      	; 0x126e <Timer1_FastPwm+0x9c>
    126c:	49 c0       	rjmp	.+146    	; 0x1300 <Timer1_FastPwm+0x12e>
    126e:	2d 81       	ldd	r18, Y+5	; 0x05
    1270:	3e 81       	ldd	r19, Y+6	; 0x06
    1272:	24 30       	cpi	r18, 0x04	; 4
    1274:	31 05       	cpc	r19, r1
    1276:	09 f4       	brne	.+2      	; 0x127a <Timer1_FastPwm+0xa8>
    1278:	59 c0       	rjmp	.+178    	; 0x132c <Timer1_FastPwm+0x15a>
    127a:	6e c0       	rjmp	.+220    	; 0x1358 <Timer1_FastPwm+0x186>

	case Freq_8_MHZ:
		/*Request no Prescale*/
	    /*CS12:CS11:CS10*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR1B, 0);
    127c:	ae e4       	ldi	r26, 0x4E	; 78
    127e:	b0 e0       	ldi	r27, 0x00	; 0
    1280:	ee e4       	ldi	r30, 0x4E	; 78
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
    1286:	81 60       	ori	r24, 0x01	; 1
    1288:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    128a:	ae e4       	ldi	r26, 0x4E	; 78
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	ee e4       	ldi	r30, 0x4E	; 78
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	8d 7f       	andi	r24, 0xFD	; 253
    1296:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    1298:	ae e4       	ldi	r26, 0x4E	; 78
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	ee e4       	ldi	r30, 0x4E	; 78
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	8b 7f       	andi	r24, 0xFB	; 251
    12a4:	8c 93       	st	X, r24
    12a6:	6d c0       	rjmp	.+218    	; 0x1382 <Timer1_FastPwm+0x1b0>
		break;
	case Freq_1_MHZ:
	    /*CS12:CS11:CS10*/
		/*0    1    0  : clk/8*/
		CLR_BIT(TCCR1B, 0);
    12a8:	ae e4       	ldi	r26, 0x4E	; 78
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	ee e4       	ldi	r30, 0x4E	; 78
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	8e 7f       	andi	r24, 0xFE	; 254
    12b4:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 1);
    12b6:	ae e4       	ldi	r26, 0x4E	; 78
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	ee e4       	ldi	r30, 0x4E	; 78
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	82 60       	ori	r24, 0x02	; 2
    12c2:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    12c4:	ae e4       	ldi	r26, 0x4E	; 78
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	ee e4       	ldi	r30, 0x4E	; 78
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	8b 7f       	andi	r24, 0xFB	; 251
    12d0:	8c 93       	st	X, r24
    12d2:	57 c0       	rjmp	.+174    	; 0x1382 <Timer1_FastPwm+0x1b0>
		break;
	case Freq_125_KHZ:
	    /*CS12:CS11:CS10*/
		 /*0    1    1  : clk/64*/
		SET_BIT(TCCR1B, 0);
    12d4:	ae e4       	ldi	r26, 0x4E	; 78
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	ee e4       	ldi	r30, 0x4E	; 78
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	81 60       	ori	r24, 0x01	; 1
    12e0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 1);
    12e2:	ae e4       	ldi	r26, 0x4E	; 78
    12e4:	b0 e0       	ldi	r27, 0x00	; 0
    12e6:	ee e4       	ldi	r30, 0x4E	; 78
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	82 60       	ori	r24, 0x02	; 2
    12ee:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    12f0:	ae e4       	ldi	r26, 0x4E	; 78
    12f2:	b0 e0       	ldi	r27, 0x00	; 0
    12f4:	ee e4       	ldi	r30, 0x4E	; 78
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	8b 7f       	andi	r24, 0xFB	; 251
    12fc:	8c 93       	st	X, r24
    12fe:	41 c0       	rjmp	.+130    	; 0x1382 <Timer1_FastPwm+0x1b0>
		break;
	case Freq_312_KHZ:
	    /*CS12:CS11:CS10*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR1B, 0);
    1300:	ae e4       	ldi	r26, 0x4E	; 78
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	ee e4       	ldi	r30, 0x4E	; 78
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	8e 7f       	andi	r24, 0xFE	; 254
    130c:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    130e:	ae e4       	ldi	r26, 0x4E	; 78
    1310:	b0 e0       	ldi	r27, 0x00	; 0
    1312:	ee e4       	ldi	r30, 0x4E	; 78
    1314:	f0 e0       	ldi	r31, 0x00	; 0
    1316:	80 81       	ld	r24, Z
    1318:	8d 7f       	andi	r24, 0xFD	; 253
    131a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 2);
    131c:	ae e4       	ldi	r26, 0x4E	; 78
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	ee e4       	ldi	r30, 0x4E	; 78
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	84 60       	ori	r24, 0x04	; 4
    1328:	8c 93       	st	X, r24
    132a:	2b c0       	rjmp	.+86     	; 0x1382 <Timer1_FastPwm+0x1b0>
		break;
	case Freq_7812_HZ:
	    /*CS12:CS11:CS10*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR1B, 0);
    132c:	ae e4       	ldi	r26, 0x4E	; 78
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	ee e4       	ldi	r30, 0x4E	; 78
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	81 60       	ori	r24, 0x01	; 1
    1338:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    133a:	ae e4       	ldi	r26, 0x4E	; 78
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	ee e4       	ldi	r30, 0x4E	; 78
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	8d 7f       	andi	r24, 0xFD	; 253
    1346:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 2);
    1348:	ae e4       	ldi	r26, 0x4E	; 78
    134a:	b0 e0       	ldi	r27, 0x00	; 0
    134c:	ee e4       	ldi	r30, 0x4E	; 78
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	84 60       	ori	r24, 0x04	; 4
    1354:	8c 93       	st	X, r24
    1356:	15 c0       	rjmp	.+42     	; 0x1382 <Timer1_FastPwm+0x1b0>
		break;
	default:
	    /*CS12:CS11:CS10*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR1B, 0);
    1358:	ae e4       	ldi	r26, 0x4E	; 78
    135a:	b0 e0       	ldi	r27, 0x00	; 0
    135c:	ee e4       	ldi	r30, 0x4E	; 78
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	81 60       	ori	r24, 0x01	; 1
    1364:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    1366:	ae e4       	ldi	r26, 0x4E	; 78
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	ee e4       	ldi	r30, 0x4E	; 78
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	8d 7f       	andi	r24, 0xFD	; 253
    1372:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    1374:	ae e4       	ldi	r26, 0x4E	; 78
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	ee e4       	ldi	r30, 0x4E	; 78
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	8b 7f       	andi	r24, 0xFB	; 251
    1380:	8c 93       	st	X, r24
	}
//	/*TCCR1A &TCCR1B Register configuration */
	/*Select the timer mode to be FAST PWM by setting bits WGM11 to 0 and WGM10 to 1 in register TCCR1A*/
	/*Select the timer mode to be FAST PWM by setting bits WGM13 to 0 and WGM12 to 1 in register TCCR1B*/
	/*Set Bit WGM10(Bit 0) to 1*/
	SET_BIT(TCCR1A, 0);
    1382:	af e4       	ldi	r26, 0x4F	; 79
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	ef e4       	ldi	r30, 0x4F	; 79
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	81 60       	ori	r24, 0x01	; 1
    138e:	8c 93       	st	X, r24
	/*Set Bit WGM11 (Bit1) to 1*/
	CLR_BIT(TCCR1A, 1);
    1390:	af e4       	ldi	r26, 0x4F	; 79
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	ef e4       	ldi	r30, 0x4F	; 79
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	8d 7f       	andi	r24, 0xFD	; 253
    139c:	8c 93       	st	X, r24
	/*Set Bit WGM12(Bit 3) to 1*/
	SET_BIT(TCCR1B, 3);
    139e:	ae e4       	ldi	r26, 0x4E	; 78
    13a0:	b0 e0       	ldi	r27, 0x00	; 0
    13a2:	ee e4       	ldi	r30, 0x4E	; 78
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	88 60       	ori	r24, 0x08	; 8
    13aa:	8c 93       	st	X, r24
	/*Set Bit WGM13 (Bit1) to 1*/
	CLR_BIT(TCCR1B, 4);
    13ac:	ae e4       	ldi	r26, 0x4E	; 78
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	ee e4       	ldi	r30, 0x4E	; 78
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	8f 7e       	andi	r24, 0xEF	; 239
    13b8:	8c 93       	st	X, r24
	/*Select the Port mode to be Clear OC1A & OC1B on compare match       */
	/* by setting bits COM1A1 to 1 and COM1A0 to 0 and COM1B1 to 1 and COM1B0 to 0 in register TCCR1A*/
	/*SET Bit COM1A1(Bit 7)*/
	SET_BIT(TCCR1A, 7);
    13ba:	af e4       	ldi	r26, 0x4F	; 79
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	ef e4       	ldi	r30, 0x4F	; 79
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	80 68       	ori	r24, 0x80	; 128
    13c6:	8c 93       	st	X, r24
	/*CLR Bit COM1A0(Bit 6) to 1*/
	CLR_BIT(TCCR1A, 6);
    13c8:	af e4       	ldi	r26, 0x4F	; 79
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	ef e4       	ldi	r30, 0x4F	; 79
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	8f 7b       	andi	r24, 0xBF	; 191
    13d4:	8c 93       	st	X, r24
	/*SET Bit COM1B1(Bit 5)*/
	SET_BIT(TCCR1A, 5);
    13d6:	af e4       	ldi	r26, 0x4F	; 79
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	ef e4       	ldi	r30, 0x4F	; 79
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	80 62       	ori	r24, 0x20	; 32
    13e2:	8c 93       	st	X, r24
	/*CLR Bit COM1B0(Bit 4) to 1*/
	CLR_BIT(TCCR1A, 4);
    13e4:	af e4       	ldi	r26, 0x4F	; 79
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	ef e4       	ldi	r30, 0x4F	; 79
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	8f 7e       	andi	r24, 0xEF	; 239
    13f0:	8c 93       	st	X, r24

	/*Force output compare not used Clear bit3 and bit 2 FOC1A & FOC1B*/
	CLR_BIT(TCCR1A, 3);
    13f2:	af e4       	ldi	r26, 0x4F	; 79
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	ef e4       	ldi	r30, 0x4F	; 79
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	87 7f       	andi	r24, 0xF7	; 247
    13fe:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, 2);
    1400:	af e4       	ldi	r26, 0x4F	; 79
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	ef e4       	ldi	r30, 0x4F	; 79
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	80 81       	ld	r24, Z
    140a:	8b 7f       	andi	r24, 0xFB	; 251
    140c:	8c 93       	st	X, r24

	/*Set the OC1B pin as output OC1B -> PD4*/
	/*Set the OC1A pin as output OC1A -> PD5*/
	/*Add your code here*/

	DIO_SetPinDir(PORTD,PIN_4, OUTPUT);
    140e:	83 e0       	ldi	r24, 0x03	; 3
    1410:	64 e0       	ldi	r22, 0x04	; 4
    1412:	41 e0       	ldi	r20, 0x01	; 1
    1414:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>
	DIO_SetPinDir(PORTD,PIN_5, OUTPUT);
    1418:	83 e0       	ldi	r24, 0x03	; 3
    141a:	65 e0       	ldi	r22, 0x05	; 5
    141c:	41 e0       	ldi	r20, 0x01	; 1
    141e:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>


}
    1422:	26 96       	adiw	r28, 0x06	; 6
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	cf 91       	pop	r28
    1430:	df 91       	pop	r29
    1432:	08 95       	ret

00001434 <Timer1_PhaseCorrectPwm>:
 * 			u8Duty_Cycle : Range from 0 to 100
 * Outputs : None
 * Notes :
 */
extern void Timer1_PhaseCorrectPwm( u8 u8Freq , u8 u8Duty_Cycle)
{
    1434:	df 93       	push	r29
    1436:	cf 93       	push	r28
    1438:	00 d0       	rcall	.+0      	; 0x143a <Timer1_PhaseCorrectPwm+0x6>
    143a:	00 d0       	rcall	.+0      	; 0x143c <Timer1_PhaseCorrectPwm+0x8>
    143c:	00 d0       	rcall	.+0      	; 0x143e <Timer1_PhaseCorrectPwm+0xa>
    143e:	cd b7       	in	r28, 0x3d	; 61
    1440:	de b7       	in	r29, 0x3e	; 62
    1442:	8b 83       	std	Y+3, r24	; 0x03
    1444:	6c 83       	std	Y+4, r22	; 0x04
	/* Set the Output Compare Register with required value*/
	u16 u16Calc_Duty_Cycle;
	/*Calculate the duty cycle convert from (0 to 100) to be (from 0 to 255)*/
	u16Calc_Duty_Cycle=(u8Duty_Cycle*255)/100;
    1446:	8c 81       	ldd	r24, Y+4	; 0x04
    1448:	48 2f       	mov	r20, r24
    144a:	50 e0       	ldi	r21, 0x00	; 0
    144c:	ca 01       	movw	r24, r20
    144e:	9c 01       	movw	r18, r24
    1450:	22 0f       	add	r18, r18
    1452:	33 1f       	adc	r19, r19
    1454:	c9 01       	movw	r24, r18
    1456:	96 95       	lsr	r25
    1458:	98 2f       	mov	r25, r24
    145a:	88 27       	eor	r24, r24
    145c:	97 95       	ror	r25
    145e:	87 95       	ror	r24
    1460:	82 1b       	sub	r24, r18
    1462:	93 0b       	sbc	r25, r19
    1464:	84 0f       	add	r24, r20
    1466:	95 1f       	adc	r25, r21
    1468:	24 e6       	ldi	r18, 0x64	; 100
    146a:	30 e0       	ldi	r19, 0x00	; 0
    146c:	b9 01       	movw	r22, r18
    146e:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <__divmodhi4>
    1472:	cb 01       	movw	r24, r22
    1474:	9a 83       	std	Y+2, r25	; 0x02
    1476:	89 83       	std	Y+1, r24	; 0x01
	/* Set the Output Compare Register with required value*/
	/*Set the OCR1A & OCR1B register */
	OCR1A=u16Calc_Duty_Cycle;
    1478:	ea e4       	ldi	r30, 0x4A	; 74
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	89 81       	ldd	r24, Y+1	; 0x01
    147e:	9a 81       	ldd	r25, Y+2	; 0x02
    1480:	91 83       	std	Z+1, r25	; 0x01
    1482:	80 83       	st	Z, r24
	OCR1B=u16Calc_Duty_Cycle;
    1484:	e8 e4       	ldi	r30, 0x48	; 72
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	89 81       	ldd	r24, Y+1	; 0x01
    148a:	9a 81       	ldd	r25, Y+2	; 0x02
    148c:	91 83       	std	Z+1, r25	; 0x01
    148e:	80 83       	st	Z, r24
	/* Turn On the timer with the prescaling that the user entered*/
	/* if the user enters a wrong value it will be automatically set to no prescaling*/
	switch(u8Freq)
    1490:	8b 81       	ldd	r24, Y+3	; 0x03
    1492:	28 2f       	mov	r18, r24
    1494:	30 e0       	ldi	r19, 0x00	; 0
    1496:	3e 83       	std	Y+6, r19	; 0x06
    1498:	2d 83       	std	Y+5, r18	; 0x05
    149a:	8d 81       	ldd	r24, Y+5	; 0x05
    149c:	9e 81       	ldd	r25, Y+6	; 0x06
    149e:	82 30       	cpi	r24, 0x02	; 2
    14a0:	91 05       	cpc	r25, r1
    14a2:	09 f4       	brne	.+2      	; 0x14a6 <Timer1_PhaseCorrectPwm+0x72>
    14a4:	48 c0       	rjmp	.+144    	; 0x1536 <Timer1_PhaseCorrectPwm+0x102>
    14a6:	2d 81       	ldd	r18, Y+5	; 0x05
    14a8:	3e 81       	ldd	r19, Y+6	; 0x06
    14aa:	23 30       	cpi	r18, 0x03	; 3
    14ac:	31 05       	cpc	r19, r1
    14ae:	54 f4       	brge	.+20     	; 0x14c4 <Timer1_PhaseCorrectPwm+0x90>
    14b0:	8d 81       	ldd	r24, Y+5	; 0x05
    14b2:	9e 81       	ldd	r25, Y+6	; 0x06
    14b4:	00 97       	sbiw	r24, 0x00	; 0
    14b6:	99 f0       	breq	.+38     	; 0x14de <Timer1_PhaseCorrectPwm+0xaa>
    14b8:	2d 81       	ldd	r18, Y+5	; 0x05
    14ba:	3e 81       	ldd	r19, Y+6	; 0x06
    14bc:	21 30       	cpi	r18, 0x01	; 1
    14be:	31 05       	cpc	r19, r1
    14c0:	21 f1       	breq	.+72     	; 0x150a <Timer1_PhaseCorrectPwm+0xd6>
    14c2:	7b c0       	rjmp	.+246    	; 0x15ba <Timer1_PhaseCorrectPwm+0x186>
    14c4:	8d 81       	ldd	r24, Y+5	; 0x05
    14c6:	9e 81       	ldd	r25, Y+6	; 0x06
    14c8:	83 30       	cpi	r24, 0x03	; 3
    14ca:	91 05       	cpc	r25, r1
    14cc:	09 f4       	brne	.+2      	; 0x14d0 <Timer1_PhaseCorrectPwm+0x9c>
    14ce:	49 c0       	rjmp	.+146    	; 0x1562 <Timer1_PhaseCorrectPwm+0x12e>
    14d0:	2d 81       	ldd	r18, Y+5	; 0x05
    14d2:	3e 81       	ldd	r19, Y+6	; 0x06
    14d4:	24 30       	cpi	r18, 0x04	; 4
    14d6:	31 05       	cpc	r19, r1
    14d8:	09 f4       	brne	.+2      	; 0x14dc <Timer1_PhaseCorrectPwm+0xa8>
    14da:	59 c0       	rjmp	.+178    	; 0x158e <Timer1_PhaseCorrectPwm+0x15a>
    14dc:	6e c0       	rjmp	.+220    	; 0x15ba <Timer1_PhaseCorrectPwm+0x186>

	case Freq_8_MHZ:
		/*Request no Prescale*/
	    /*CS12:CS11:CS10*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR1B, 0);
    14de:	ae e4       	ldi	r26, 0x4E	; 78
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	ee e4       	ldi	r30, 0x4E	; 78
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	81 60       	ori	r24, 0x01	; 1
    14ea:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    14ec:	ae e4       	ldi	r26, 0x4E	; 78
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	ee e4       	ldi	r30, 0x4E	; 78
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	8d 7f       	andi	r24, 0xFD	; 253
    14f8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    14fa:	ae e4       	ldi	r26, 0x4E	; 78
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	ee e4       	ldi	r30, 0x4E	; 78
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	8b 7f       	andi	r24, 0xFB	; 251
    1506:	8c 93       	st	X, r24
    1508:	6d c0       	rjmp	.+218    	; 0x15e4 <Timer1_PhaseCorrectPwm+0x1b0>
		break;
	case Freq_1_MHZ:
	    /*CS12:CS11:CS10*/
		/*0    1    0  : clk/8*/
		CLR_BIT(TCCR1B, 0);
    150a:	ae e4       	ldi	r26, 0x4E	; 78
    150c:	b0 e0       	ldi	r27, 0x00	; 0
    150e:	ee e4       	ldi	r30, 0x4E	; 78
    1510:	f0 e0       	ldi	r31, 0x00	; 0
    1512:	80 81       	ld	r24, Z
    1514:	8e 7f       	andi	r24, 0xFE	; 254
    1516:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 1);
    1518:	ae e4       	ldi	r26, 0x4E	; 78
    151a:	b0 e0       	ldi	r27, 0x00	; 0
    151c:	ee e4       	ldi	r30, 0x4E	; 78
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	82 60       	ori	r24, 0x02	; 2
    1524:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    1526:	ae e4       	ldi	r26, 0x4E	; 78
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	ee e4       	ldi	r30, 0x4E	; 78
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	80 81       	ld	r24, Z
    1530:	8b 7f       	andi	r24, 0xFB	; 251
    1532:	8c 93       	st	X, r24
    1534:	57 c0       	rjmp	.+174    	; 0x15e4 <Timer1_PhaseCorrectPwm+0x1b0>
		break;
	case Freq_125_KHZ:
	    /*CS12:CS11:CS10*/
		 /*0    1    1  : clk/64*/
		SET_BIT(TCCR1B, 0);
    1536:	ae e4       	ldi	r26, 0x4E	; 78
    1538:	b0 e0       	ldi	r27, 0x00	; 0
    153a:	ee e4       	ldi	r30, 0x4E	; 78
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	80 81       	ld	r24, Z
    1540:	81 60       	ori	r24, 0x01	; 1
    1542:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 1);
    1544:	ae e4       	ldi	r26, 0x4E	; 78
    1546:	b0 e0       	ldi	r27, 0x00	; 0
    1548:	ee e4       	ldi	r30, 0x4E	; 78
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	82 60       	ori	r24, 0x02	; 2
    1550:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    1552:	ae e4       	ldi	r26, 0x4E	; 78
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	ee e4       	ldi	r30, 0x4E	; 78
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	8b 7f       	andi	r24, 0xFB	; 251
    155e:	8c 93       	st	X, r24
    1560:	41 c0       	rjmp	.+130    	; 0x15e4 <Timer1_PhaseCorrectPwm+0x1b0>
		break;
	case Freq_312_KHZ:
	    /*CS12:CS11:CS10*/
		/*1    0    0  : clk/256*/
		CLR_BIT(TCCR1B, 0);
    1562:	ae e4       	ldi	r26, 0x4E	; 78
    1564:	b0 e0       	ldi	r27, 0x00	; 0
    1566:	ee e4       	ldi	r30, 0x4E	; 78
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	8e 7f       	andi	r24, 0xFE	; 254
    156e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    1570:	ae e4       	ldi	r26, 0x4E	; 78
    1572:	b0 e0       	ldi	r27, 0x00	; 0
    1574:	ee e4       	ldi	r30, 0x4E	; 78
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	8d 7f       	andi	r24, 0xFD	; 253
    157c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 2);
    157e:	ae e4       	ldi	r26, 0x4E	; 78
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	ee e4       	ldi	r30, 0x4E	; 78
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	84 60       	ori	r24, 0x04	; 4
    158a:	8c 93       	st	X, r24
    158c:	2b c0       	rjmp	.+86     	; 0x15e4 <Timer1_PhaseCorrectPwm+0x1b0>
		break;
	case Freq_7812_HZ:
	    /*CS12:CS11:CS10*/
		 /*1    0    1  : clk/1024*/
		SET_BIT(TCCR1B, 0);
    158e:	ae e4       	ldi	r26, 0x4E	; 78
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	ee e4       	ldi	r30, 0x4E	; 78
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	81 60       	ori	r24, 0x01	; 1
    159a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    159c:	ae e4       	ldi	r26, 0x4E	; 78
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	ee e4       	ldi	r30, 0x4E	; 78
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	8d 7f       	andi	r24, 0xFD	; 253
    15a8:	8c 93       	st	X, r24
		SET_BIT(TCCR1B, 2);
    15aa:	ae e4       	ldi	r26, 0x4E	; 78
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	ee e4       	ldi	r30, 0x4E	; 78
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	84 60       	ori	r24, 0x04	; 4
    15b6:	8c 93       	st	X, r24
    15b8:	15 c0       	rjmp	.+42     	; 0x15e4 <Timer1_PhaseCorrectPwm+0x1b0>
		break;
	default:
	    /*CS12:CS11:CS10*/
		/*0    0    1  : clk(No prescaling)*/
		SET_BIT(TCCR1B, 0);
    15ba:	ae e4       	ldi	r26, 0x4E	; 78
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	ee e4       	ldi	r30, 0x4E	; 78
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	80 81       	ld	r24, Z
    15c4:	81 60       	ori	r24, 0x01	; 1
    15c6:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 1);
    15c8:	ae e4       	ldi	r26, 0x4E	; 78
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	ee e4       	ldi	r30, 0x4E	; 78
    15ce:	f0 e0       	ldi	r31, 0x00	; 0
    15d0:	80 81       	ld	r24, Z
    15d2:	8d 7f       	andi	r24, 0xFD	; 253
    15d4:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B, 2);
    15d6:	ae e4       	ldi	r26, 0x4E	; 78
    15d8:	b0 e0       	ldi	r27, 0x00	; 0
    15da:	ee e4       	ldi	r30, 0x4E	; 78
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	80 81       	ld	r24, Z
    15e0:	8b 7f       	andi	r24, 0xFB	; 251
    15e2:	8c 93       	st	X, r24
	}
	//	/*TCCR1A &TCCR1B Register configuration */
		/*Select the timer mode to be Phase Correct PWM by setting bits WGM11 to 0 and WGM10 to 1 in register TCCR1A*/
		/*Select the timer mode to be Phase Correct  PWM by setting bits WGM13 to 0 and WGM12 to 1 in register TCCR1B*/
		/*Set Bit WGM10(Bit 0) to 1*/
		SET_BIT(TCCR1A, 0);
    15e4:	af e4       	ldi	r26, 0x4F	; 79
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	ef e4       	ldi	r30, 0x4F	; 79
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	81 60       	ori	r24, 0x01	; 1
    15f0:	8c 93       	st	X, r24
		/*Set Bit WGM11 (Bit1) to 1*/
		CLR_BIT(TCCR1A, 1);
    15f2:	af e4       	ldi	r26, 0x4F	; 79
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	ef e4       	ldi	r30, 0x4F	; 79
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	8d 7f       	andi	r24, 0xFD	; 253
    15fe:	8c 93       	st	X, r24
		/*Set Bit WGM12(Bit 3) to 1*/
		CLR_BIT(TCCR1B, 3);
    1600:	ae e4       	ldi	r26, 0x4E	; 78
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	ee e4       	ldi	r30, 0x4E	; 78
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	87 7f       	andi	r24, 0xF7	; 247
    160c:	8c 93       	st	X, r24
		/*Set Bit WGM13 (Bit1) to 1*/
		CLR_BIT(TCCR1B, 4);
    160e:	ae e4       	ldi	r26, 0x4E	; 78
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	ee e4       	ldi	r30, 0x4E	; 78
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	8f 7e       	andi	r24, 0xEF	; 239
    161a:	8c 93       	st	X, r24
		/*Select the Port mode to be Clear OC1A & OC1B on compare match       */
		/* by setting bits COM1A1 to 1 and COM1A0 to 0 and COM1B1 to 1 and COM1B0 to 0 in register TCCR1A*/
		/*SET Bit COM1A1(Bit 7)*/
		SET_BIT(TCCR1A, 7);
    161c:	af e4       	ldi	r26, 0x4F	; 79
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	ef e4       	ldi	r30, 0x4F	; 79
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	80 81       	ld	r24, Z
    1626:	80 68       	ori	r24, 0x80	; 128
    1628:	8c 93       	st	X, r24
		/*CLR Bit COM1A0(Bit 6) to 1*/
		CLR_BIT(TCCR1A, 6);
    162a:	af e4       	ldi	r26, 0x4F	; 79
    162c:	b0 e0       	ldi	r27, 0x00	; 0
    162e:	ef e4       	ldi	r30, 0x4F	; 79
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	80 81       	ld	r24, Z
    1634:	8f 7b       	andi	r24, 0xBF	; 191
    1636:	8c 93       	st	X, r24
		/*SET Bit COM1B1(Bit 5)*/
		SET_BIT(TCCR1A, 5);
    1638:	af e4       	ldi	r26, 0x4F	; 79
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	ef e4       	ldi	r30, 0x4F	; 79
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	80 62       	ori	r24, 0x20	; 32
    1644:	8c 93       	st	X, r24
		/*CLR Bit COM1B0(Bit 4) to 1*/
		CLR_BIT(TCCR1A, 4);
    1646:	af e4       	ldi	r26, 0x4F	; 79
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	ef e4       	ldi	r30, 0x4F	; 79
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	8f 7e       	andi	r24, 0xEF	; 239
    1652:	8c 93       	st	X, r24

		/*Force output compare not used Clear bit3 and bit 2 FOC1A & FOC1B*/
		CLR_BIT(TCCR1A, 3);
    1654:	af e4       	ldi	r26, 0x4F	; 79
    1656:	b0 e0       	ldi	r27, 0x00	; 0
    1658:	ef e4       	ldi	r30, 0x4F	; 79
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	87 7f       	andi	r24, 0xF7	; 247
    1660:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A, 2);
    1662:	af e4       	ldi	r26, 0x4F	; 79
    1664:	b0 e0       	ldi	r27, 0x00	; 0
    1666:	ef e4       	ldi	r30, 0x4F	; 79
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	80 81       	ld	r24, Z
    166c:	8b 7f       	andi	r24, 0xFB	; 251
    166e:	8c 93       	st	X, r24

		/*Set the OC1B pin as output OC1B -> PD4*/
		/*Set the OC1A pin as output OC1A -> PD5*/
		/*Add your code here*/

		DIO_SetPinDir(PORTD,PIN_4, OUTPUT);
    1670:	83 e0       	ldi	r24, 0x03	; 3
    1672:	64 e0       	ldi	r22, 0x04	; 4
    1674:	41 e0       	ldi	r20, 0x01	; 1
    1676:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>
		DIO_SetPinDir(PORTD,PIN_5, OUTPUT);
    167a:	83 e0       	ldi	r24, 0x03	; 3
    167c:	65 e0       	ldi	r22, 0x05	; 5
    167e:	41 e0       	ldi	r20, 0x01	; 1
    1680:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>

}
    1684:	26 96       	adiw	r28, 0x06	; 6
    1686:	0f b6       	in	r0, 0x3f	; 63
    1688:	f8 94       	cli
    168a:	de bf       	out	0x3e, r29	; 62
    168c:	0f be       	out	0x3f, r0	; 63
    168e:	cd bf       	out	0x3d, r28	; 61
    1690:	cf 91       	pop	r28
    1692:	df 91       	pop	r29
    1694:	08 95       	ret

00001696 <LCD_vidInit>:
/* Description! Apply initialization sequence for LCD module                           */
/* Input      ! Nothing                                                                */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidInit(void)
{
    1696:	0f 93       	push	r16
    1698:	1f 93       	push	r17
    169a:	df 93       	push	r29
    169c:	cf 93       	push	r28
    169e:	cd b7       	in	r28, 0x3d	; 61
    16a0:	de b7       	in	r29, 0x3e	; 62
    16a2:	c4 55       	subi	r28, 0x54	; 84
    16a4:	d0 40       	sbci	r29, 0x00	; 0
    16a6:	0f b6       	in	r0, 0x3f	; 63
    16a8:	f8 94       	cli
    16aa:	de bf       	out	0x3e, r29	; 62
    16ac:	0f be       	out	0x3f, r0	; 63
    16ae:	cd bf       	out	0x3d, r28	; 61
	/*Configure LCD Data pins as output*/
	DIO_SetPortDir(DATA_PORT,0xFF);
    16b0:	83 e0       	ldi	r24, 0x03	; 3
    16b2:	6f ef       	ldi	r22, 0xFF	; 255
    16b4:	0e 94 0f 14 	call	0x281e	; 0x281e <DIO_SetPortDir>
	/*Configure the PIN E as output*/
	DIO_SetPinDir(EN_PORT, EN_PIN, OUTPUT);
    16b8:	80 e0       	ldi	r24, 0x00	; 0
    16ba:	62 e0       	ldi	r22, 0x02	; 2
    16bc:	41 e0       	ldi	r20, 0x01	; 1
    16be:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>
	/*Configure the PIN RW as output*/
	DIO_SetPinDir(RW_PORT, RW_PIN, OUTPUT);
    16c2:	80 e0       	ldi	r24, 0x00	; 0
    16c4:	61 e0       	ldi	r22, 0x01	; 1
    16c6:	41 e0       	ldi	r20, 0x01	; 1
    16c8:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>
	/*Configure the PIN RS as output*/
	DIO_SetPinDir(RS_PORT, RS_PIN, OUTPUT);
    16cc:	80 e0       	ldi	r24, 0x00	; 0
    16ce:	60 e0       	ldi	r22, 0x00	; 0
    16d0:	41 e0       	ldi	r20, 0x01	; 1
    16d2:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <DIO_SetPinDir>
    16d6:	fe 01       	movw	r30, r28
    16d8:	ef 5a       	subi	r30, 0xAF	; 175
    16da:	ff 4f       	sbci	r31, 0xFF	; 255
    16dc:	80 e0       	ldi	r24, 0x00	; 0
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	a0 ef       	ldi	r26, 0xF0	; 240
    16e2:	b1 e4       	ldi	r27, 0x41	; 65
    16e4:	80 83       	st	Z, r24
    16e6:	91 83       	std	Z+1, r25	; 0x01
    16e8:	a2 83       	std	Z+2, r26	; 0x02
    16ea:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ec:	8e 01       	movw	r16, r28
    16ee:	03 5b       	subi	r16, 0xB3	; 179
    16f0:	1f 4f       	sbci	r17, 0xFF	; 255
    16f2:	fe 01       	movw	r30, r28
    16f4:	ef 5a       	subi	r30, 0xAF	; 175
    16f6:	ff 4f       	sbci	r31, 0xFF	; 255
    16f8:	60 81       	ld	r22, Z
    16fa:	71 81       	ldd	r23, Z+1	; 0x01
    16fc:	82 81       	ldd	r24, Z+2	; 0x02
    16fe:	93 81       	ldd	r25, Z+3	; 0x03
    1700:	20 e0       	ldi	r18, 0x00	; 0
    1702:	30 e8       	ldi	r19, 0x80	; 128
    1704:	4b e3       	ldi	r20, 0x3B	; 59
    1706:	55 e4       	ldi	r21, 0x45	; 69
    1708:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    170c:	dc 01       	movw	r26, r24
    170e:	cb 01       	movw	r24, r22
    1710:	f8 01       	movw	r30, r16
    1712:	80 83       	st	Z, r24
    1714:	91 83       	std	Z+1, r25	; 0x01
    1716:	a2 83       	std	Z+2, r26	; 0x02
    1718:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    171a:	fe 01       	movw	r30, r28
    171c:	e3 5b       	subi	r30, 0xB3	; 179
    171e:	ff 4f       	sbci	r31, 0xFF	; 255
    1720:	60 81       	ld	r22, Z
    1722:	71 81       	ldd	r23, Z+1	; 0x01
    1724:	82 81       	ldd	r24, Z+2	; 0x02
    1726:	93 81       	ldd	r25, Z+3	; 0x03
    1728:	20 e0       	ldi	r18, 0x00	; 0
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	40 e8       	ldi	r20, 0x80	; 128
    172e:	5f e3       	ldi	r21, 0x3F	; 63
    1730:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1734:	88 23       	and	r24, r24
    1736:	44 f4       	brge	.+16     	; 0x1748 <LCD_vidInit+0xb2>
		__ticks = 1;
    1738:	fe 01       	movw	r30, r28
    173a:	e5 5b       	subi	r30, 0xB5	; 181
    173c:	ff 4f       	sbci	r31, 0xFF	; 255
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	91 83       	std	Z+1, r25	; 0x01
    1744:	80 83       	st	Z, r24
    1746:	64 c0       	rjmp	.+200    	; 0x1810 <LCD_vidInit+0x17a>
	else if (__tmp > 65535)
    1748:	fe 01       	movw	r30, r28
    174a:	e3 5b       	subi	r30, 0xB3	; 179
    174c:	ff 4f       	sbci	r31, 0xFF	; 255
    174e:	60 81       	ld	r22, Z
    1750:	71 81       	ldd	r23, Z+1	; 0x01
    1752:	82 81       	ldd	r24, Z+2	; 0x02
    1754:	93 81       	ldd	r25, Z+3	; 0x03
    1756:	20 e0       	ldi	r18, 0x00	; 0
    1758:	3f ef       	ldi	r19, 0xFF	; 255
    175a:	4f e7       	ldi	r20, 0x7F	; 127
    175c:	57 e4       	ldi	r21, 0x47	; 71
    175e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1762:	18 16       	cp	r1, r24
    1764:	0c f0       	brlt	.+2      	; 0x1768 <LCD_vidInit+0xd2>
    1766:	43 c0       	rjmp	.+134    	; 0x17ee <LCD_vidInit+0x158>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1768:	fe 01       	movw	r30, r28
    176a:	ef 5a       	subi	r30, 0xAF	; 175
    176c:	ff 4f       	sbci	r31, 0xFF	; 255
    176e:	60 81       	ld	r22, Z
    1770:	71 81       	ldd	r23, Z+1	; 0x01
    1772:	82 81       	ldd	r24, Z+2	; 0x02
    1774:	93 81       	ldd	r25, Z+3	; 0x03
    1776:	20 e0       	ldi	r18, 0x00	; 0
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	40 e2       	ldi	r20, 0x20	; 32
    177c:	51 e4       	ldi	r21, 0x41	; 65
    177e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1782:	dc 01       	movw	r26, r24
    1784:	cb 01       	movw	r24, r22
    1786:	8e 01       	movw	r16, r28
    1788:	05 5b       	subi	r16, 0xB5	; 181
    178a:	1f 4f       	sbci	r17, 0xFF	; 255
    178c:	bc 01       	movw	r22, r24
    178e:	cd 01       	movw	r24, r26
    1790:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1794:	dc 01       	movw	r26, r24
    1796:	cb 01       	movw	r24, r22
    1798:	f8 01       	movw	r30, r16
    179a:	91 83       	std	Z+1, r25	; 0x01
    179c:	80 83       	st	Z, r24
    179e:	1f c0       	rjmp	.+62     	; 0x17de <LCD_vidInit+0x148>
    17a0:	fe 01       	movw	r30, r28
    17a2:	e7 5b       	subi	r30, 0xB7	; 183
    17a4:	ff 4f       	sbci	r31, 0xFF	; 255
    17a6:	8c e2       	ldi	r24, 0x2C	; 44
    17a8:	91 e0       	ldi	r25, 0x01	; 1
    17aa:	91 83       	std	Z+1, r25	; 0x01
    17ac:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17ae:	fe 01       	movw	r30, r28
    17b0:	e7 5b       	subi	r30, 0xB7	; 183
    17b2:	ff 4f       	sbci	r31, 0xFF	; 255
    17b4:	80 81       	ld	r24, Z
    17b6:	91 81       	ldd	r25, Z+1	; 0x01
    17b8:	01 97       	sbiw	r24, 0x01	; 1
    17ba:	f1 f7       	brne	.-4      	; 0x17b8 <LCD_vidInit+0x122>
    17bc:	fe 01       	movw	r30, r28
    17be:	e7 5b       	subi	r30, 0xB7	; 183
    17c0:	ff 4f       	sbci	r31, 0xFF	; 255
    17c2:	91 83       	std	Z+1, r25	; 0x01
    17c4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17c6:	de 01       	movw	r26, r28
    17c8:	a5 5b       	subi	r26, 0xB5	; 181
    17ca:	bf 4f       	sbci	r27, 0xFF	; 255
    17cc:	fe 01       	movw	r30, r28
    17ce:	e5 5b       	subi	r30, 0xB5	; 181
    17d0:	ff 4f       	sbci	r31, 0xFF	; 255
    17d2:	80 81       	ld	r24, Z
    17d4:	91 81       	ldd	r25, Z+1	; 0x01
    17d6:	01 97       	sbiw	r24, 0x01	; 1
    17d8:	11 96       	adiw	r26, 0x01	; 1
    17da:	9c 93       	st	X, r25
    17dc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17de:	fe 01       	movw	r30, r28
    17e0:	e5 5b       	subi	r30, 0xB5	; 181
    17e2:	ff 4f       	sbci	r31, 0xFF	; 255
    17e4:	80 81       	ld	r24, Z
    17e6:	91 81       	ldd	r25, Z+1	; 0x01
    17e8:	00 97       	sbiw	r24, 0x00	; 0
    17ea:	d1 f6       	brne	.-76     	; 0x17a0 <LCD_vidInit+0x10a>
    17ec:	27 c0       	rjmp	.+78     	; 0x183c <LCD_vidInit+0x1a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17ee:	8e 01       	movw	r16, r28
    17f0:	05 5b       	subi	r16, 0xB5	; 181
    17f2:	1f 4f       	sbci	r17, 0xFF	; 255
    17f4:	fe 01       	movw	r30, r28
    17f6:	e3 5b       	subi	r30, 0xB3	; 179
    17f8:	ff 4f       	sbci	r31, 0xFF	; 255
    17fa:	60 81       	ld	r22, Z
    17fc:	71 81       	ldd	r23, Z+1	; 0x01
    17fe:	82 81       	ldd	r24, Z+2	; 0x02
    1800:	93 81       	ldd	r25, Z+3	; 0x03
    1802:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1806:	dc 01       	movw	r26, r24
    1808:	cb 01       	movw	r24, r22
    180a:	f8 01       	movw	r30, r16
    180c:	91 83       	std	Z+1, r25	; 0x01
    180e:	80 83       	st	Z, r24
    1810:	de 01       	movw	r26, r28
    1812:	a9 5b       	subi	r26, 0xB9	; 185
    1814:	bf 4f       	sbci	r27, 0xFF	; 255
    1816:	fe 01       	movw	r30, r28
    1818:	e5 5b       	subi	r30, 0xB5	; 181
    181a:	ff 4f       	sbci	r31, 0xFF	; 255
    181c:	80 81       	ld	r24, Z
    181e:	91 81       	ldd	r25, Z+1	; 0x01
    1820:	8d 93       	st	X+, r24
    1822:	9c 93       	st	X, r25
    1824:	fe 01       	movw	r30, r28
    1826:	e9 5b       	subi	r30, 0xB9	; 185
    1828:	ff 4f       	sbci	r31, 0xFF	; 255
    182a:	80 81       	ld	r24, Z
    182c:	91 81       	ldd	r25, Z+1	; 0x01
    182e:	01 97       	sbiw	r24, 0x01	; 1
    1830:	f1 f7       	brne	.-4      	; 0x182e <LCD_vidInit+0x198>
    1832:	fe 01       	movw	r30, r28
    1834:	e9 5b       	subi	r30, 0xB9	; 185
    1836:	ff 4f       	sbci	r31, 0xFF	; 255
    1838:	91 83       	std	Z+1, r25	; 0x01
    183a:	80 83       	st	Z, r24

	/* Delay 30ms to ensure the initialization of the LCD driver */
	_delay_ms(30);

	/* Return Home  */
	LCD_vidSendCommand(lcd_Home);
    183c:	82 e0       	ldi	r24, 0x02	; 2
    183e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    1842:	fe 01       	movw	r30, r28
    1844:	ed 5b       	subi	r30, 0xBD	; 189
    1846:	ff 4f       	sbci	r31, 0xFF	; 255
    1848:	80 e0       	ldi	r24, 0x00	; 0
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	a0 e7       	ldi	r26, 0x70	; 112
    184e:	b1 e4       	ldi	r27, 0x41	; 65
    1850:	80 83       	st	Z, r24
    1852:	91 83       	std	Z+1, r25	; 0x01
    1854:	a2 83       	std	Z+2, r26	; 0x02
    1856:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1858:	8e 01       	movw	r16, r28
    185a:	01 5c       	subi	r16, 0xC1	; 193
    185c:	1f 4f       	sbci	r17, 0xFF	; 255
    185e:	fe 01       	movw	r30, r28
    1860:	ed 5b       	subi	r30, 0xBD	; 189
    1862:	ff 4f       	sbci	r31, 0xFF	; 255
    1864:	60 81       	ld	r22, Z
    1866:	71 81       	ldd	r23, Z+1	; 0x01
    1868:	82 81       	ldd	r24, Z+2	; 0x02
    186a:	93 81       	ldd	r25, Z+3	; 0x03
    186c:	20 e0       	ldi	r18, 0x00	; 0
    186e:	30 e8       	ldi	r19, 0x80	; 128
    1870:	4b e3       	ldi	r20, 0x3B	; 59
    1872:	55 e4       	ldi	r21, 0x45	; 69
    1874:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1878:	dc 01       	movw	r26, r24
    187a:	cb 01       	movw	r24, r22
    187c:	f8 01       	movw	r30, r16
    187e:	80 83       	st	Z, r24
    1880:	91 83       	std	Z+1, r25	; 0x01
    1882:	a2 83       	std	Z+2, r26	; 0x02
    1884:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1886:	fe 01       	movw	r30, r28
    1888:	ff 96       	adiw	r30, 0x3f	; 63
    188a:	60 81       	ld	r22, Z
    188c:	71 81       	ldd	r23, Z+1	; 0x01
    188e:	82 81       	ldd	r24, Z+2	; 0x02
    1890:	93 81       	ldd	r25, Z+3	; 0x03
    1892:	20 e0       	ldi	r18, 0x00	; 0
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	40 e8       	ldi	r20, 0x80	; 128
    1898:	5f e3       	ldi	r21, 0x3F	; 63
    189a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    189e:	88 23       	and	r24, r24
    18a0:	2c f4       	brge	.+10     	; 0x18ac <LCD_vidInit+0x216>
		__ticks = 1;
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	9e af       	std	Y+62, r25	; 0x3e
    18a8:	8d af       	std	Y+61, r24	; 0x3d
    18aa:	46 c0       	rjmp	.+140    	; 0x1938 <LCD_vidInit+0x2a2>
	else if (__tmp > 65535)
    18ac:	fe 01       	movw	r30, r28
    18ae:	ff 96       	adiw	r30, 0x3f	; 63
    18b0:	60 81       	ld	r22, Z
    18b2:	71 81       	ldd	r23, Z+1	; 0x01
    18b4:	82 81       	ldd	r24, Z+2	; 0x02
    18b6:	93 81       	ldd	r25, Z+3	; 0x03
    18b8:	20 e0       	ldi	r18, 0x00	; 0
    18ba:	3f ef       	ldi	r19, 0xFF	; 255
    18bc:	4f e7       	ldi	r20, 0x7F	; 127
    18be:	57 e4       	ldi	r21, 0x47	; 71
    18c0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18c4:	18 16       	cp	r1, r24
    18c6:	64 f5       	brge	.+88     	; 0x1920 <LCD_vidInit+0x28a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18c8:	fe 01       	movw	r30, r28
    18ca:	ed 5b       	subi	r30, 0xBD	; 189
    18cc:	ff 4f       	sbci	r31, 0xFF	; 255
    18ce:	60 81       	ld	r22, Z
    18d0:	71 81       	ldd	r23, Z+1	; 0x01
    18d2:	82 81       	ldd	r24, Z+2	; 0x02
    18d4:	93 81       	ldd	r25, Z+3	; 0x03
    18d6:	20 e0       	ldi	r18, 0x00	; 0
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	40 e2       	ldi	r20, 0x20	; 32
    18dc:	51 e4       	ldi	r21, 0x41	; 65
    18de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    18e6:	bc 01       	movw	r22, r24
    18e8:	cd 01       	movw	r24, r26
    18ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ee:	dc 01       	movw	r26, r24
    18f0:	cb 01       	movw	r24, r22
    18f2:	9e af       	std	Y+62, r25	; 0x3e
    18f4:	8d af       	std	Y+61, r24	; 0x3d
    18f6:	0f c0       	rjmp	.+30     	; 0x1916 <LCD_vidInit+0x280>
    18f8:	8c e2       	ldi	r24, 0x2C	; 44
    18fa:	91 e0       	ldi	r25, 0x01	; 1
    18fc:	9c af       	std	Y+60, r25	; 0x3c
    18fe:	8b af       	std	Y+59, r24	; 0x3b
    1900:	8b ad       	ldd	r24, Y+59	; 0x3b
    1902:	9c ad       	ldd	r25, Y+60	; 0x3c
    1904:	01 97       	sbiw	r24, 0x01	; 1
    1906:	f1 f7       	brne	.-4      	; 0x1904 <LCD_vidInit+0x26e>
    1908:	9c af       	std	Y+60, r25	; 0x3c
    190a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    190c:	8d ad       	ldd	r24, Y+61	; 0x3d
    190e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1910:	01 97       	sbiw	r24, 0x01	; 1
    1912:	9e af       	std	Y+62, r25	; 0x3e
    1914:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1916:	8d ad       	ldd	r24, Y+61	; 0x3d
    1918:	9e ad       	ldd	r25, Y+62	; 0x3e
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	69 f7       	brne	.-38     	; 0x18f8 <LCD_vidInit+0x262>
    191e:	16 c0       	rjmp	.+44     	; 0x194c <LCD_vidInit+0x2b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1920:	fe 01       	movw	r30, r28
    1922:	ff 96       	adiw	r30, 0x3f	; 63
    1924:	60 81       	ld	r22, Z
    1926:	71 81       	ldd	r23, Z+1	; 0x01
    1928:	82 81       	ldd	r24, Z+2	; 0x02
    192a:	93 81       	ldd	r25, Z+3	; 0x03
    192c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1930:	dc 01       	movw	r26, r24
    1932:	cb 01       	movw	r24, r22
    1934:	9e af       	std	Y+62, r25	; 0x3e
    1936:	8d af       	std	Y+61, r24	; 0x3d
    1938:	8d ad       	ldd	r24, Y+61	; 0x3d
    193a:	9e ad       	ldd	r25, Y+62	; 0x3e
    193c:	9a af       	std	Y+58, r25	; 0x3a
    193e:	89 af       	std	Y+57, r24	; 0x39
    1940:	89 ad       	ldd	r24, Y+57	; 0x39
    1942:	9a ad       	ldd	r25, Y+58	; 0x3a
    1944:	01 97       	sbiw	r24, 0x01	; 1
    1946:	f1 f7       	brne	.-4      	; 0x1944 <LCD_vidInit+0x2ae>
    1948:	9a af       	std	Y+58, r25	; 0x3a
    194a:	89 af       	std	Y+57, r24	; 0x39
	/* Delay 15ms to ensure the Home Command is done */
	_delay_ms(15);

	/* Function Set  */
	LCD_vidSendCommand(lcd_FunctionSet8bit);
    194c:	88 e3       	ldi	r24, 0x38	; 56
    194e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    1952:	80 e0       	ldi	r24, 0x00	; 0
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	a0 e8       	ldi	r26, 0x80	; 128
    1958:	bf e3       	ldi	r27, 0x3F	; 63
    195a:	8d ab       	std	Y+53, r24	; 0x35
    195c:	9e ab       	std	Y+54, r25	; 0x36
    195e:	af ab       	std	Y+55, r26	; 0x37
    1960:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1962:	6d a9       	ldd	r22, Y+53	; 0x35
    1964:	7e a9       	ldd	r23, Y+54	; 0x36
    1966:	8f a9       	ldd	r24, Y+55	; 0x37
    1968:	98 ad       	ldd	r25, Y+56	; 0x38
    196a:	20 e0       	ldi	r18, 0x00	; 0
    196c:	30 e8       	ldi	r19, 0x80	; 128
    196e:	4b e3       	ldi	r20, 0x3B	; 59
    1970:	55 e4       	ldi	r21, 0x45	; 69
    1972:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1976:	dc 01       	movw	r26, r24
    1978:	cb 01       	movw	r24, r22
    197a:	89 ab       	std	Y+49, r24	; 0x31
    197c:	9a ab       	std	Y+50, r25	; 0x32
    197e:	ab ab       	std	Y+51, r26	; 0x33
    1980:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1982:	69 a9       	ldd	r22, Y+49	; 0x31
    1984:	7a a9       	ldd	r23, Y+50	; 0x32
    1986:	8b a9       	ldd	r24, Y+51	; 0x33
    1988:	9c a9       	ldd	r25, Y+52	; 0x34
    198a:	20 e0       	ldi	r18, 0x00	; 0
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	40 e8       	ldi	r20, 0x80	; 128
    1990:	5f e3       	ldi	r21, 0x3F	; 63
    1992:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1996:	88 23       	and	r24, r24
    1998:	2c f4       	brge	.+10     	; 0x19a4 <LCD_vidInit+0x30e>
		__ticks = 1;
    199a:	81 e0       	ldi	r24, 0x01	; 1
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	98 ab       	std	Y+48, r25	; 0x30
    19a0:	8f a7       	std	Y+47, r24	; 0x2f
    19a2:	3f c0       	rjmp	.+126    	; 0x1a22 <LCD_vidInit+0x38c>
	else if (__tmp > 65535)
    19a4:	69 a9       	ldd	r22, Y+49	; 0x31
    19a6:	7a a9       	ldd	r23, Y+50	; 0x32
    19a8:	8b a9       	ldd	r24, Y+51	; 0x33
    19aa:	9c a9       	ldd	r25, Y+52	; 0x34
    19ac:	20 e0       	ldi	r18, 0x00	; 0
    19ae:	3f ef       	ldi	r19, 0xFF	; 255
    19b0:	4f e7       	ldi	r20, 0x7F	; 127
    19b2:	57 e4       	ldi	r21, 0x47	; 71
    19b4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    19b8:	18 16       	cp	r1, r24
    19ba:	4c f5       	brge	.+82     	; 0x1a0e <LCD_vidInit+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19bc:	6d a9       	ldd	r22, Y+53	; 0x35
    19be:	7e a9       	ldd	r23, Y+54	; 0x36
    19c0:	8f a9       	ldd	r24, Y+55	; 0x37
    19c2:	98 ad       	ldd	r25, Y+56	; 0x38
    19c4:	20 e0       	ldi	r18, 0x00	; 0
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	40 e2       	ldi	r20, 0x20	; 32
    19ca:	51 e4       	ldi	r21, 0x41	; 65
    19cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19d0:	dc 01       	movw	r26, r24
    19d2:	cb 01       	movw	r24, r22
    19d4:	bc 01       	movw	r22, r24
    19d6:	cd 01       	movw	r24, r26
    19d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19dc:	dc 01       	movw	r26, r24
    19de:	cb 01       	movw	r24, r22
    19e0:	98 ab       	std	Y+48, r25	; 0x30
    19e2:	8f a7       	std	Y+47, r24	; 0x2f
    19e4:	0f c0       	rjmp	.+30     	; 0x1a04 <LCD_vidInit+0x36e>
    19e6:	8c e2       	ldi	r24, 0x2C	; 44
    19e8:	91 e0       	ldi	r25, 0x01	; 1
    19ea:	9e a7       	std	Y+46, r25	; 0x2e
    19ec:	8d a7       	std	Y+45, r24	; 0x2d
    19ee:	8d a5       	ldd	r24, Y+45	; 0x2d
    19f0:	9e a5       	ldd	r25, Y+46	; 0x2e
    19f2:	01 97       	sbiw	r24, 0x01	; 1
    19f4:	f1 f7       	brne	.-4      	; 0x19f2 <LCD_vidInit+0x35c>
    19f6:	9e a7       	std	Y+46, r25	; 0x2e
    19f8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19fa:	8f a5       	ldd	r24, Y+47	; 0x2f
    19fc:	98 a9       	ldd	r25, Y+48	; 0x30
    19fe:	01 97       	sbiw	r24, 0x01	; 1
    1a00:	98 ab       	std	Y+48, r25	; 0x30
    1a02:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a04:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a06:	98 a9       	ldd	r25, Y+48	; 0x30
    1a08:	00 97       	sbiw	r24, 0x00	; 0
    1a0a:	69 f7       	brne	.-38     	; 0x19e6 <LCD_vidInit+0x350>
    1a0c:	14 c0       	rjmp	.+40     	; 0x1a36 <LCD_vidInit+0x3a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a0e:	69 a9       	ldd	r22, Y+49	; 0x31
    1a10:	7a a9       	ldd	r23, Y+50	; 0x32
    1a12:	8b a9       	ldd	r24, Y+51	; 0x33
    1a14:	9c a9       	ldd	r25, Y+52	; 0x34
    1a16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a1a:	dc 01       	movw	r26, r24
    1a1c:	cb 01       	movw	r24, r22
    1a1e:	98 ab       	std	Y+48, r25	; 0x30
    1a20:	8f a7       	std	Y+47, r24	; 0x2f
    1a22:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a24:	98 a9       	ldd	r25, Y+48	; 0x30
    1a26:	9c a7       	std	Y+44, r25	; 0x2c
    1a28:	8b a7       	std	Y+43, r24	; 0x2b
    1a2a:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a2c:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a2e:	01 97       	sbiw	r24, 0x01	; 1
    1a30:	f1 f7       	brne	.-4      	; 0x1a2e <LCD_vidInit+0x398>
    1a32:	9c a7       	std	Y+44, r25	; 0x2c
    1a34:	8b a7       	std	Y+43, r24	; 0x2b
	/* Delay 1ms to ensure the Command is done */
	_delay_ms(1);

	/* Display ON OFF Control */
	LCD_vidSendCommand(lcd_DisplayOn);
    1a36:	8c e0       	ldi	r24, 0x0C	; 12
    1a38:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    1a3c:	80 e0       	ldi	r24, 0x00	; 0
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	a0 e8       	ldi	r26, 0x80	; 128
    1a42:	bf e3       	ldi	r27, 0x3F	; 63
    1a44:	8f a3       	std	Y+39, r24	; 0x27
    1a46:	98 a7       	std	Y+40, r25	; 0x28
    1a48:	a9 a7       	std	Y+41, r26	; 0x29
    1a4a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a4c:	6f a1       	ldd	r22, Y+39	; 0x27
    1a4e:	78 a5       	ldd	r23, Y+40	; 0x28
    1a50:	89 a5       	ldd	r24, Y+41	; 0x29
    1a52:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a54:	20 e0       	ldi	r18, 0x00	; 0
    1a56:	30 e8       	ldi	r19, 0x80	; 128
    1a58:	4b e3       	ldi	r20, 0x3B	; 59
    1a5a:	55 e4       	ldi	r21, 0x45	; 69
    1a5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a60:	dc 01       	movw	r26, r24
    1a62:	cb 01       	movw	r24, r22
    1a64:	8b a3       	std	Y+35, r24	; 0x23
    1a66:	9c a3       	std	Y+36, r25	; 0x24
    1a68:	ad a3       	std	Y+37, r26	; 0x25
    1a6a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1a6c:	6b a1       	ldd	r22, Y+35	; 0x23
    1a6e:	7c a1       	ldd	r23, Y+36	; 0x24
    1a70:	8d a1       	ldd	r24, Y+37	; 0x25
    1a72:	9e a1       	ldd	r25, Y+38	; 0x26
    1a74:	20 e0       	ldi	r18, 0x00	; 0
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	40 e8       	ldi	r20, 0x80	; 128
    1a7a:	5f e3       	ldi	r21, 0x3F	; 63
    1a7c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a80:	88 23       	and	r24, r24
    1a82:	2c f4       	brge	.+10     	; 0x1a8e <LCD_vidInit+0x3f8>
		__ticks = 1;
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	9a a3       	std	Y+34, r25	; 0x22
    1a8a:	89 a3       	std	Y+33, r24	; 0x21
    1a8c:	3f c0       	rjmp	.+126    	; 0x1b0c <LCD_vidInit+0x476>
	else if (__tmp > 65535)
    1a8e:	6b a1       	ldd	r22, Y+35	; 0x23
    1a90:	7c a1       	ldd	r23, Y+36	; 0x24
    1a92:	8d a1       	ldd	r24, Y+37	; 0x25
    1a94:	9e a1       	ldd	r25, Y+38	; 0x26
    1a96:	20 e0       	ldi	r18, 0x00	; 0
    1a98:	3f ef       	ldi	r19, 0xFF	; 255
    1a9a:	4f e7       	ldi	r20, 0x7F	; 127
    1a9c:	57 e4       	ldi	r21, 0x47	; 71
    1a9e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aa2:	18 16       	cp	r1, r24
    1aa4:	4c f5       	brge	.+82     	; 0x1af8 <LCD_vidInit+0x462>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aa6:	6f a1       	ldd	r22, Y+39	; 0x27
    1aa8:	78 a5       	ldd	r23, Y+40	; 0x28
    1aaa:	89 a5       	ldd	r24, Y+41	; 0x29
    1aac:	9a a5       	ldd	r25, Y+42	; 0x2a
    1aae:	20 e0       	ldi	r18, 0x00	; 0
    1ab0:	30 e0       	ldi	r19, 0x00	; 0
    1ab2:	40 e2       	ldi	r20, 0x20	; 32
    1ab4:	51 e4       	ldi	r21, 0x41	; 65
    1ab6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aba:	dc 01       	movw	r26, r24
    1abc:	cb 01       	movw	r24, r22
    1abe:	bc 01       	movw	r22, r24
    1ac0:	cd 01       	movw	r24, r26
    1ac2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ac6:	dc 01       	movw	r26, r24
    1ac8:	cb 01       	movw	r24, r22
    1aca:	9a a3       	std	Y+34, r25	; 0x22
    1acc:	89 a3       	std	Y+33, r24	; 0x21
    1ace:	0f c0       	rjmp	.+30     	; 0x1aee <LCD_vidInit+0x458>
    1ad0:	8c e2       	ldi	r24, 0x2C	; 44
    1ad2:	91 e0       	ldi	r25, 0x01	; 1
    1ad4:	98 a3       	std	Y+32, r25	; 0x20
    1ad6:	8f 8f       	std	Y+31, r24	; 0x1f
    1ad8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1ada:	98 a1       	ldd	r25, Y+32	; 0x20
    1adc:	01 97       	sbiw	r24, 0x01	; 1
    1ade:	f1 f7       	brne	.-4      	; 0x1adc <LCD_vidInit+0x446>
    1ae0:	98 a3       	std	Y+32, r25	; 0x20
    1ae2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ae4:	89 a1       	ldd	r24, Y+33	; 0x21
    1ae6:	9a a1       	ldd	r25, Y+34	; 0x22
    1ae8:	01 97       	sbiw	r24, 0x01	; 1
    1aea:	9a a3       	std	Y+34, r25	; 0x22
    1aec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1aee:	89 a1       	ldd	r24, Y+33	; 0x21
    1af0:	9a a1       	ldd	r25, Y+34	; 0x22
    1af2:	00 97       	sbiw	r24, 0x00	; 0
    1af4:	69 f7       	brne	.-38     	; 0x1ad0 <LCD_vidInit+0x43a>
    1af6:	14 c0       	rjmp	.+40     	; 0x1b20 <LCD_vidInit+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1af8:	6b a1       	ldd	r22, Y+35	; 0x23
    1afa:	7c a1       	ldd	r23, Y+36	; 0x24
    1afc:	8d a1       	ldd	r24, Y+37	; 0x25
    1afe:	9e a1       	ldd	r25, Y+38	; 0x26
    1b00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b04:	dc 01       	movw	r26, r24
    1b06:	cb 01       	movw	r24, r22
    1b08:	9a a3       	std	Y+34, r25	; 0x22
    1b0a:	89 a3       	std	Y+33, r24	; 0x21
    1b0c:	89 a1       	ldd	r24, Y+33	; 0x21
    1b0e:	9a a1       	ldd	r25, Y+34	; 0x22
    1b10:	9e 8f       	std	Y+30, r25	; 0x1e
    1b12:	8d 8f       	std	Y+29, r24	; 0x1d
    1b14:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b16:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b18:	01 97       	sbiw	r24, 0x01	; 1
    1b1a:	f1 f7       	brne	.-4      	; 0x1b18 <LCD_vidInit+0x482>
    1b1c:	9e 8f       	std	Y+30, r25	; 0x1e
    1b1e:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Delay 1ms to ensure the Command is done */
	_delay_ms(1);

	/* Clear Display */
	LCD_vidSendCommand(lcd_Clear);
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    1b26:	80 e0       	ldi	r24, 0x00	; 0
    1b28:	90 e0       	ldi	r25, 0x00	; 0
    1b2a:	a0 e7       	ldi	r26, 0x70	; 112
    1b2c:	b1 e4       	ldi	r27, 0x41	; 65
    1b2e:	89 8f       	std	Y+25, r24	; 0x19
    1b30:	9a 8f       	std	Y+26, r25	; 0x1a
    1b32:	ab 8f       	std	Y+27, r26	; 0x1b
    1b34:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b36:	69 8d       	ldd	r22, Y+25	; 0x19
    1b38:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b3a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b3c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b3e:	20 e0       	ldi	r18, 0x00	; 0
    1b40:	30 e8       	ldi	r19, 0x80	; 128
    1b42:	4b e3       	ldi	r20, 0x3B	; 59
    1b44:	55 e4       	ldi	r21, 0x45	; 69
    1b46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b4a:	dc 01       	movw	r26, r24
    1b4c:	cb 01       	movw	r24, r22
    1b4e:	8d 8b       	std	Y+21, r24	; 0x15
    1b50:	9e 8b       	std	Y+22, r25	; 0x16
    1b52:	af 8b       	std	Y+23, r26	; 0x17
    1b54:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b56:	6d 89       	ldd	r22, Y+21	; 0x15
    1b58:	7e 89       	ldd	r23, Y+22	; 0x16
    1b5a:	8f 89       	ldd	r24, Y+23	; 0x17
    1b5c:	98 8d       	ldd	r25, Y+24	; 0x18
    1b5e:	20 e0       	ldi	r18, 0x00	; 0
    1b60:	30 e0       	ldi	r19, 0x00	; 0
    1b62:	40 e8       	ldi	r20, 0x80	; 128
    1b64:	5f e3       	ldi	r21, 0x3F	; 63
    1b66:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b6a:	88 23       	and	r24, r24
    1b6c:	2c f4       	brge	.+10     	; 0x1b78 <LCD_vidInit+0x4e2>
		__ticks = 1;
    1b6e:	81 e0       	ldi	r24, 0x01	; 1
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	9c 8b       	std	Y+20, r25	; 0x14
    1b74:	8b 8b       	std	Y+19, r24	; 0x13
    1b76:	3f c0       	rjmp	.+126    	; 0x1bf6 <LCD_vidInit+0x560>
	else if (__tmp > 65535)
    1b78:	6d 89       	ldd	r22, Y+21	; 0x15
    1b7a:	7e 89       	ldd	r23, Y+22	; 0x16
    1b7c:	8f 89       	ldd	r24, Y+23	; 0x17
    1b7e:	98 8d       	ldd	r25, Y+24	; 0x18
    1b80:	20 e0       	ldi	r18, 0x00	; 0
    1b82:	3f ef       	ldi	r19, 0xFF	; 255
    1b84:	4f e7       	ldi	r20, 0x7F	; 127
    1b86:	57 e4       	ldi	r21, 0x47	; 71
    1b88:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b8c:	18 16       	cp	r1, r24
    1b8e:	4c f5       	brge	.+82     	; 0x1be2 <LCD_vidInit+0x54c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b90:	69 8d       	ldd	r22, Y+25	; 0x19
    1b92:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b94:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b96:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b98:	20 e0       	ldi	r18, 0x00	; 0
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	40 e2       	ldi	r20, 0x20	; 32
    1b9e:	51 e4       	ldi	r21, 0x41	; 65
    1ba0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ba4:	dc 01       	movw	r26, r24
    1ba6:	cb 01       	movw	r24, r22
    1ba8:	bc 01       	movw	r22, r24
    1baa:	cd 01       	movw	r24, r26
    1bac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bb0:	dc 01       	movw	r26, r24
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	9c 8b       	std	Y+20, r25	; 0x14
    1bb6:	8b 8b       	std	Y+19, r24	; 0x13
    1bb8:	0f c0       	rjmp	.+30     	; 0x1bd8 <LCD_vidInit+0x542>
    1bba:	8c e2       	ldi	r24, 0x2C	; 44
    1bbc:	91 e0       	ldi	r25, 0x01	; 1
    1bbe:	9a 8b       	std	Y+18, r25	; 0x12
    1bc0:	89 8b       	std	Y+17, r24	; 0x11
    1bc2:	89 89       	ldd	r24, Y+17	; 0x11
    1bc4:	9a 89       	ldd	r25, Y+18	; 0x12
    1bc6:	01 97       	sbiw	r24, 0x01	; 1
    1bc8:	f1 f7       	brne	.-4      	; 0x1bc6 <LCD_vidInit+0x530>
    1bca:	9a 8b       	std	Y+18, r25	; 0x12
    1bcc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bce:	8b 89       	ldd	r24, Y+19	; 0x13
    1bd0:	9c 89       	ldd	r25, Y+20	; 0x14
    1bd2:	01 97       	sbiw	r24, 0x01	; 1
    1bd4:	9c 8b       	std	Y+20, r25	; 0x14
    1bd6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bd8:	8b 89       	ldd	r24, Y+19	; 0x13
    1bda:	9c 89       	ldd	r25, Y+20	; 0x14
    1bdc:	00 97       	sbiw	r24, 0x00	; 0
    1bde:	69 f7       	brne	.-38     	; 0x1bba <LCD_vidInit+0x524>
    1be0:	14 c0       	rjmp	.+40     	; 0x1c0a <LCD_vidInit+0x574>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1be2:	6d 89       	ldd	r22, Y+21	; 0x15
    1be4:	7e 89       	ldd	r23, Y+22	; 0x16
    1be6:	8f 89       	ldd	r24, Y+23	; 0x17
    1be8:	98 8d       	ldd	r25, Y+24	; 0x18
    1bea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bee:	dc 01       	movw	r26, r24
    1bf0:	cb 01       	movw	r24, r22
    1bf2:	9c 8b       	std	Y+20, r25	; 0x14
    1bf4:	8b 8b       	std	Y+19, r24	; 0x13
    1bf6:	8b 89       	ldd	r24, Y+19	; 0x13
    1bf8:	9c 89       	ldd	r25, Y+20	; 0x14
    1bfa:	98 8b       	std	Y+16, r25	; 0x10
    1bfc:	8f 87       	std	Y+15, r24	; 0x0f
    1bfe:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c00:	98 89       	ldd	r25, Y+16	; 0x10
    1c02:	01 97       	sbiw	r24, 0x01	; 1
    1c04:	f1 f7       	brne	.-4      	; 0x1c02 <LCD_vidInit+0x56c>
    1c06:	98 8b       	std	Y+16, r25	; 0x10
    1c08:	8f 87       	std	Y+15, r24	; 0x0f
	/* Delay 15ms to ensure the Command is done */
	_delay_ms(15);

	/* Entry Mode Set  */
	LCD_vidSendCommand(lcd_EntryMode);
    1c0a:	86 e0       	ldi	r24, 0x06	; 6
    1c0c:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    1c10:	80 e0       	ldi	r24, 0x00	; 0
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	a0 e0       	ldi	r26, 0x00	; 0
    1c16:	b0 e4       	ldi	r27, 0x40	; 64
    1c18:	8b 87       	std	Y+11, r24	; 0x0b
    1c1a:	9c 87       	std	Y+12, r25	; 0x0c
    1c1c:	ad 87       	std	Y+13, r26	; 0x0d
    1c1e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c20:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c22:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c24:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c26:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c28:	20 e0       	ldi	r18, 0x00	; 0
    1c2a:	30 e8       	ldi	r19, 0x80	; 128
    1c2c:	4b e3       	ldi	r20, 0x3B	; 59
    1c2e:	55 e4       	ldi	r21, 0x45	; 69
    1c30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c34:	dc 01       	movw	r26, r24
    1c36:	cb 01       	movw	r24, r22
    1c38:	8f 83       	std	Y+7, r24	; 0x07
    1c3a:	98 87       	std	Y+8, r25	; 0x08
    1c3c:	a9 87       	std	Y+9, r26	; 0x09
    1c3e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c40:	6f 81       	ldd	r22, Y+7	; 0x07
    1c42:	78 85       	ldd	r23, Y+8	; 0x08
    1c44:	89 85       	ldd	r24, Y+9	; 0x09
    1c46:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c48:	20 e0       	ldi	r18, 0x00	; 0
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	40 e8       	ldi	r20, 0x80	; 128
    1c4e:	5f e3       	ldi	r21, 0x3F	; 63
    1c50:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c54:	88 23       	and	r24, r24
    1c56:	2c f4       	brge	.+10     	; 0x1c62 <LCD_vidInit+0x5cc>
		__ticks = 1;
    1c58:	81 e0       	ldi	r24, 0x01	; 1
    1c5a:	90 e0       	ldi	r25, 0x00	; 0
    1c5c:	9e 83       	std	Y+6, r25	; 0x06
    1c5e:	8d 83       	std	Y+5, r24	; 0x05
    1c60:	3f c0       	rjmp	.+126    	; 0x1ce0 <LCD_vidInit+0x64a>
	else if (__tmp > 65535)
    1c62:	6f 81       	ldd	r22, Y+7	; 0x07
    1c64:	78 85       	ldd	r23, Y+8	; 0x08
    1c66:	89 85       	ldd	r24, Y+9	; 0x09
    1c68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c6a:	20 e0       	ldi	r18, 0x00	; 0
    1c6c:	3f ef       	ldi	r19, 0xFF	; 255
    1c6e:	4f e7       	ldi	r20, 0x7F	; 127
    1c70:	57 e4       	ldi	r21, 0x47	; 71
    1c72:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c76:	18 16       	cp	r1, r24
    1c78:	4c f5       	brge	.+82     	; 0x1ccc <LCD_vidInit+0x636>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c7a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c7c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c7e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c80:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	30 e0       	ldi	r19, 0x00	; 0
    1c86:	40 e2       	ldi	r20, 0x20	; 32
    1c88:	51 e4       	ldi	r21, 0x41	; 65
    1c8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c8e:	dc 01       	movw	r26, r24
    1c90:	cb 01       	movw	r24, r22
    1c92:	bc 01       	movw	r22, r24
    1c94:	cd 01       	movw	r24, r26
    1c96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c9a:	dc 01       	movw	r26, r24
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	9e 83       	std	Y+6, r25	; 0x06
    1ca0:	8d 83       	std	Y+5, r24	; 0x05
    1ca2:	0f c0       	rjmp	.+30     	; 0x1cc2 <LCD_vidInit+0x62c>
    1ca4:	8c e2       	ldi	r24, 0x2C	; 44
    1ca6:	91 e0       	ldi	r25, 0x01	; 1
    1ca8:	9c 83       	std	Y+4, r25	; 0x04
    1caa:	8b 83       	std	Y+3, r24	; 0x03
    1cac:	8b 81       	ldd	r24, Y+3	; 0x03
    1cae:	9c 81       	ldd	r25, Y+4	; 0x04
    1cb0:	01 97       	sbiw	r24, 0x01	; 1
    1cb2:	f1 f7       	brne	.-4      	; 0x1cb0 <LCD_vidInit+0x61a>
    1cb4:	9c 83       	std	Y+4, r25	; 0x04
    1cb6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cb8:	8d 81       	ldd	r24, Y+5	; 0x05
    1cba:	9e 81       	ldd	r25, Y+6	; 0x06
    1cbc:	01 97       	sbiw	r24, 0x01	; 1
    1cbe:	9e 83       	std	Y+6, r25	; 0x06
    1cc0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cc2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cc4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cc6:	00 97       	sbiw	r24, 0x00	; 0
    1cc8:	69 f7       	brne	.-38     	; 0x1ca4 <LCD_vidInit+0x60e>
    1cca:	14 c0       	rjmp	.+40     	; 0x1cf4 <LCD_vidInit+0x65e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ccc:	6f 81       	ldd	r22, Y+7	; 0x07
    1cce:	78 85       	ldd	r23, Y+8	; 0x08
    1cd0:	89 85       	ldd	r24, Y+9	; 0x09
    1cd2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cd8:	dc 01       	movw	r26, r24
    1cda:	cb 01       	movw	r24, r22
    1cdc:	9e 83       	std	Y+6, r25	; 0x06
    1cde:	8d 83       	std	Y+5, r24	; 0x05
    1ce0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ce2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ce4:	9a 83       	std	Y+2, r25	; 0x02
    1ce6:	89 83       	std	Y+1, r24	; 0x01
    1ce8:	89 81       	ldd	r24, Y+1	; 0x01
    1cea:	9a 81       	ldd	r25, Y+2	; 0x02
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	f1 f7       	brne	.-4      	; 0x1cec <LCD_vidInit+0x656>
    1cf0:	9a 83       	std	Y+2, r25	; 0x02
    1cf2:	89 83       	std	Y+1, r24	; 0x01
	/* Delay 2ms to ensure the Entry Command is done */
	_delay_ms(2);

}
    1cf4:	cc 5a       	subi	r28, 0xAC	; 172
    1cf6:	df 4f       	sbci	r29, 0xFF	; 255
    1cf8:	0f b6       	in	r0, 0x3f	; 63
    1cfa:	f8 94       	cli
    1cfc:	de bf       	out	0x3e, r29	; 62
    1cfe:	0f be       	out	0x3f, r0	; 63
    1d00:	cd bf       	out	0x3d, r28	; 61
    1d02:	cf 91       	pop	r28
    1d04:	df 91       	pop	r29
    1d06:	1f 91       	pop	r17
    1d08:	0f 91       	pop	r16
    1d0a:	08 95       	ret

00001d0c <LCD_vidSendCommand>:
/* Description! Interface to send the configuration commands to the LCD Driver         */
/* Input      ! Command number                                                         */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidSendCommand(u8 u8CmdCpy)
{
    1d0c:	df 93       	push	r29
    1d0e:	cf 93       	push	r28
    1d10:	cd b7       	in	r28, 0x3d	; 61
    1d12:	de b7       	in	r29, 0x3e	; 62
    1d14:	6d 97       	sbiw	r28, 0x1d	; 29
    1d16:	0f b6       	in	r0, 0x3f	; 63
    1d18:	f8 94       	cli
    1d1a:	de bf       	out	0x3e, r29	; 62
    1d1c:	0f be       	out	0x3f, r0	; 63
    1d1e:	cd bf       	out	0x3d, r28	; 61
    1d20:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RS to LOW */
	DIO_SetPinVal(RS_PORT, RS_PIN, LOW);
    1d22:	80 e0       	ldi	r24, 0x00	; 0
    1d24:	60 e0       	ldi	r22, 0x00	; 0
    1d26:	40 e0       	ldi	r20, 0x00	; 0
    1d28:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Set R/W to LOW */
	DIO_SetPinVal(RW_PORT, RW_PIN, LOW);
    1d2c:	80 e0       	ldi	r24, 0x00	; 0
    1d2e:	61 e0       	ldi	r22, 0x01	; 1
    1d30:	40 e0       	ldi	r20, 0x00	; 0
    1d32:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Set E to HIGH  */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1d36:	80 e0       	ldi	r24, 0x00	; 0
    1d38:	62 e0       	ldi	r22, 0x02	; 2
    1d3a:	41 e0       	ldi	r20, 0x01	; 1
    1d3c:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Load Command on Data bus */
	DIO_SetPortVal(DATA_PORT, u8CmdCpy);
    1d40:	83 e0       	ldi	r24, 0x03	; 3
    1d42:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1d44:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>

	/* Set E to LOW */
	DIO_SetPinVal(EN_PORT, EN_PIN, LOW);
    1d48:	80 e0       	ldi	r24, 0x00	; 0
    1d4a:	62 e0       	ldi	r22, 0x02	; 2
    1d4c:	40 e0       	ldi	r20, 0x00	; 0
    1d4e:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
    1d52:	80 e0       	ldi	r24, 0x00	; 0
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	a0 ea       	ldi	r26, 0xA0	; 160
    1d58:	b0 e4       	ldi	r27, 0x40	; 64
    1d5a:	89 8f       	std	Y+25, r24	; 0x19
    1d5c:	9a 8f       	std	Y+26, r25	; 0x1a
    1d5e:	ab 8f       	std	Y+27, r26	; 0x1b
    1d60:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d62:	69 8d       	ldd	r22, Y+25	; 0x19
    1d64:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d66:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d68:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d6a:	20 e0       	ldi	r18, 0x00	; 0
    1d6c:	30 e8       	ldi	r19, 0x80	; 128
    1d6e:	4b e3       	ldi	r20, 0x3B	; 59
    1d70:	55 e4       	ldi	r21, 0x45	; 69
    1d72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d76:	dc 01       	movw	r26, r24
    1d78:	cb 01       	movw	r24, r22
    1d7a:	8d 8b       	std	Y+21, r24	; 0x15
    1d7c:	9e 8b       	std	Y+22, r25	; 0x16
    1d7e:	af 8b       	std	Y+23, r26	; 0x17
    1d80:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d82:	6d 89       	ldd	r22, Y+21	; 0x15
    1d84:	7e 89       	ldd	r23, Y+22	; 0x16
    1d86:	8f 89       	ldd	r24, Y+23	; 0x17
    1d88:	98 8d       	ldd	r25, Y+24	; 0x18
    1d8a:	20 e0       	ldi	r18, 0x00	; 0
    1d8c:	30 e0       	ldi	r19, 0x00	; 0
    1d8e:	40 e8       	ldi	r20, 0x80	; 128
    1d90:	5f e3       	ldi	r21, 0x3F	; 63
    1d92:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d96:	88 23       	and	r24, r24
    1d98:	2c f4       	brge	.+10     	; 0x1da4 <LCD_vidSendCommand+0x98>
		__ticks = 1;
    1d9a:	81 e0       	ldi	r24, 0x01	; 1
    1d9c:	90 e0       	ldi	r25, 0x00	; 0
    1d9e:	9c 8b       	std	Y+20, r25	; 0x14
    1da0:	8b 8b       	std	Y+19, r24	; 0x13
    1da2:	3f c0       	rjmp	.+126    	; 0x1e22 <LCD_vidSendCommand+0x116>
	else if (__tmp > 65535)
    1da4:	6d 89       	ldd	r22, Y+21	; 0x15
    1da6:	7e 89       	ldd	r23, Y+22	; 0x16
    1da8:	8f 89       	ldd	r24, Y+23	; 0x17
    1daa:	98 8d       	ldd	r25, Y+24	; 0x18
    1dac:	20 e0       	ldi	r18, 0x00	; 0
    1dae:	3f ef       	ldi	r19, 0xFF	; 255
    1db0:	4f e7       	ldi	r20, 0x7F	; 127
    1db2:	57 e4       	ldi	r21, 0x47	; 71
    1db4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1db8:	18 16       	cp	r1, r24
    1dba:	4c f5       	brge	.+82     	; 0x1e0e <LCD_vidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dbc:	69 8d       	ldd	r22, Y+25	; 0x19
    1dbe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1dc0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1dc2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dc4:	20 e0       	ldi	r18, 0x00	; 0
    1dc6:	30 e0       	ldi	r19, 0x00	; 0
    1dc8:	40 e2       	ldi	r20, 0x20	; 32
    1dca:	51 e4       	ldi	r21, 0x41	; 65
    1dcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	bc 01       	movw	r22, r24
    1dd6:	cd 01       	movw	r24, r26
    1dd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ddc:	dc 01       	movw	r26, r24
    1dde:	cb 01       	movw	r24, r22
    1de0:	9c 8b       	std	Y+20, r25	; 0x14
    1de2:	8b 8b       	std	Y+19, r24	; 0x13
    1de4:	0f c0       	rjmp	.+30     	; 0x1e04 <LCD_vidSendCommand+0xf8>
    1de6:	8c e2       	ldi	r24, 0x2C	; 44
    1de8:	91 e0       	ldi	r25, 0x01	; 1
    1dea:	9a 8b       	std	Y+18, r25	; 0x12
    1dec:	89 8b       	std	Y+17, r24	; 0x11
    1dee:	89 89       	ldd	r24, Y+17	; 0x11
    1df0:	9a 89       	ldd	r25, Y+18	; 0x12
    1df2:	01 97       	sbiw	r24, 0x01	; 1
    1df4:	f1 f7       	brne	.-4      	; 0x1df2 <LCD_vidSendCommand+0xe6>
    1df6:	9a 8b       	std	Y+18, r25	; 0x12
    1df8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dfa:	8b 89       	ldd	r24, Y+19	; 0x13
    1dfc:	9c 89       	ldd	r25, Y+20	; 0x14
    1dfe:	01 97       	sbiw	r24, 0x01	; 1
    1e00:	9c 8b       	std	Y+20, r25	; 0x14
    1e02:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e04:	8b 89       	ldd	r24, Y+19	; 0x13
    1e06:	9c 89       	ldd	r25, Y+20	; 0x14
    1e08:	00 97       	sbiw	r24, 0x00	; 0
    1e0a:	69 f7       	brne	.-38     	; 0x1de6 <LCD_vidSendCommand+0xda>
    1e0c:	14 c0       	rjmp	.+40     	; 0x1e36 <LCD_vidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e0e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e10:	7e 89       	ldd	r23, Y+22	; 0x16
    1e12:	8f 89       	ldd	r24, Y+23	; 0x17
    1e14:	98 8d       	ldd	r25, Y+24	; 0x18
    1e16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e1a:	dc 01       	movw	r26, r24
    1e1c:	cb 01       	movw	r24, r22
    1e1e:	9c 8b       	std	Y+20, r25	; 0x14
    1e20:	8b 8b       	std	Y+19, r24	; 0x13
    1e22:	8b 89       	ldd	r24, Y+19	; 0x13
    1e24:	9c 89       	ldd	r25, Y+20	; 0x14
    1e26:	98 8b       	std	Y+16, r25	; 0x10
    1e28:	8f 87       	std	Y+15, r24	; 0x0f
    1e2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e2c:	98 89       	ldd	r25, Y+16	; 0x10
    1e2e:	01 97       	sbiw	r24, 0x01	; 1
    1e30:	f1 f7       	brne	.-4      	; 0x1e2e <LCD_vidSendCommand+0x122>
    1e32:	98 8b       	std	Y+16, r25	; 0x10
    1e34:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait 5ms for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1e36:	80 e0       	ldi	r24, 0x00	; 0
    1e38:	62 e0       	ldi	r22, 0x02	; 2
    1e3a:	41 e0       	ldi	r20, 0x01	; 1
    1e3c:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
    1e40:	80 e0       	ldi	r24, 0x00	; 0
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	a0 e2       	ldi	r26, 0x20	; 32
    1e46:	b1 e4       	ldi	r27, 0x41	; 65
    1e48:	8b 87       	std	Y+11, r24	; 0x0b
    1e4a:	9c 87       	std	Y+12, r25	; 0x0c
    1e4c:	ad 87       	std	Y+13, r26	; 0x0d
    1e4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e50:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e52:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e54:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e56:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e58:	20 e0       	ldi	r18, 0x00	; 0
    1e5a:	30 e8       	ldi	r19, 0x80	; 128
    1e5c:	4b e3       	ldi	r20, 0x3B	; 59
    1e5e:	55 e4       	ldi	r21, 0x45	; 69
    1e60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e64:	dc 01       	movw	r26, r24
    1e66:	cb 01       	movw	r24, r22
    1e68:	8f 83       	std	Y+7, r24	; 0x07
    1e6a:	98 87       	std	Y+8, r25	; 0x08
    1e6c:	a9 87       	std	Y+9, r26	; 0x09
    1e6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e70:	6f 81       	ldd	r22, Y+7	; 0x07
    1e72:	78 85       	ldd	r23, Y+8	; 0x08
    1e74:	89 85       	ldd	r24, Y+9	; 0x09
    1e76:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e78:	20 e0       	ldi	r18, 0x00	; 0
    1e7a:	30 e0       	ldi	r19, 0x00	; 0
    1e7c:	40 e8       	ldi	r20, 0x80	; 128
    1e7e:	5f e3       	ldi	r21, 0x3F	; 63
    1e80:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e84:	88 23       	and	r24, r24
    1e86:	2c f4       	brge	.+10     	; 0x1e92 <LCD_vidSendCommand+0x186>
		__ticks = 1;
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	9e 83       	std	Y+6, r25	; 0x06
    1e8e:	8d 83       	std	Y+5, r24	; 0x05
    1e90:	3f c0       	rjmp	.+126    	; 0x1f10 <LCD_vidSendCommand+0x204>
	else if (__tmp > 65535)
    1e92:	6f 81       	ldd	r22, Y+7	; 0x07
    1e94:	78 85       	ldd	r23, Y+8	; 0x08
    1e96:	89 85       	ldd	r24, Y+9	; 0x09
    1e98:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e9a:	20 e0       	ldi	r18, 0x00	; 0
    1e9c:	3f ef       	ldi	r19, 0xFF	; 255
    1e9e:	4f e7       	ldi	r20, 0x7F	; 127
    1ea0:	57 e4       	ldi	r21, 0x47	; 71
    1ea2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ea6:	18 16       	cp	r1, r24
    1ea8:	4c f5       	brge	.+82     	; 0x1efc <LCD_vidSendCommand+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1eac:	7c 85       	ldd	r23, Y+12	; 0x0c
    1eae:	8d 85       	ldd	r24, Y+13	; 0x0d
    1eb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1eb2:	20 e0       	ldi	r18, 0x00	; 0
    1eb4:	30 e0       	ldi	r19, 0x00	; 0
    1eb6:	40 e2       	ldi	r20, 0x20	; 32
    1eb8:	51 e4       	ldi	r21, 0x41	; 65
    1eba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ebe:	dc 01       	movw	r26, r24
    1ec0:	cb 01       	movw	r24, r22
    1ec2:	bc 01       	movw	r22, r24
    1ec4:	cd 01       	movw	r24, r26
    1ec6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eca:	dc 01       	movw	r26, r24
    1ecc:	cb 01       	movw	r24, r22
    1ece:	9e 83       	std	Y+6, r25	; 0x06
    1ed0:	8d 83       	std	Y+5, r24	; 0x05
    1ed2:	0f c0       	rjmp	.+30     	; 0x1ef2 <LCD_vidSendCommand+0x1e6>
    1ed4:	8c e2       	ldi	r24, 0x2C	; 44
    1ed6:	91 e0       	ldi	r25, 0x01	; 1
    1ed8:	9c 83       	std	Y+4, r25	; 0x04
    1eda:	8b 83       	std	Y+3, r24	; 0x03
    1edc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ede:	9c 81       	ldd	r25, Y+4	; 0x04
    1ee0:	01 97       	sbiw	r24, 0x01	; 1
    1ee2:	f1 f7       	brne	.-4      	; 0x1ee0 <LCD_vidSendCommand+0x1d4>
    1ee4:	9c 83       	std	Y+4, r25	; 0x04
    1ee6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ee8:	8d 81       	ldd	r24, Y+5	; 0x05
    1eea:	9e 81       	ldd	r25, Y+6	; 0x06
    1eec:	01 97       	sbiw	r24, 0x01	; 1
    1eee:	9e 83       	std	Y+6, r25	; 0x06
    1ef0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ef6:	00 97       	sbiw	r24, 0x00	; 0
    1ef8:	69 f7       	brne	.-38     	; 0x1ed4 <LCD_vidSendCommand+0x1c8>
    1efa:	14 c0       	rjmp	.+40     	; 0x1f24 <LCD_vidSendCommand+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1efc:	6f 81       	ldd	r22, Y+7	; 0x07
    1efe:	78 85       	ldd	r23, Y+8	; 0x08
    1f00:	89 85       	ldd	r24, Y+9	; 0x09
    1f02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f08:	dc 01       	movw	r26, r24
    1f0a:	cb 01       	movw	r24, r22
    1f0c:	9e 83       	std	Y+6, r25	; 0x06
    1f0e:	8d 83       	std	Y+5, r24	; 0x05
    1f10:	8d 81       	ldd	r24, Y+5	; 0x05
    1f12:	9e 81       	ldd	r25, Y+6	; 0x06
    1f14:	9a 83       	std	Y+2, r25	; 0x02
    1f16:	89 83       	std	Y+1, r24	; 0x01
    1f18:	89 81       	ldd	r24, Y+1	; 0x01
    1f1a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f1c:	01 97       	sbiw	r24, 0x01	; 1
    1f1e:	f1 f7       	brne	.-4      	; 0x1f1c <LCD_vidSendCommand+0x210>
    1f20:	9a 83       	std	Y+2, r25	; 0x02
    1f22:	89 83       	std	Y+1, r24	; 0x01

	/* Delay for 10ms to let the LCD execute command */
	_delay_ms(10);

}
    1f24:	6d 96       	adiw	r28, 0x1d	; 29
    1f26:	0f b6       	in	r0, 0x3f	; 63
    1f28:	f8 94       	cli
    1f2a:	de bf       	out	0x3e, r29	; 62
    1f2c:	0f be       	out	0x3f, r0	; 63
    1f2e:	cd bf       	out	0x3d, r28	; 61
    1f30:	cf 91       	pop	r28
    1f32:	df 91       	pop	r29
    1f34:	08 95       	ret

00001f36 <LCD_vidWriteCharctr>:
/* Description! Interface to write character on LCD screen                             */
/* Input      ! Data to send                                                           */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteCharctr(u8 u8DataCpy)
{
    1f36:	df 93       	push	r29
    1f38:	cf 93       	push	r28
    1f3a:	cd b7       	in	r28, 0x3d	; 61
    1f3c:	de b7       	in	r29, 0x3e	; 62
    1f3e:	6d 97       	sbiw	r28, 0x1d	; 29
    1f40:	0f b6       	in	r0, 0x3f	; 63
    1f42:	f8 94       	cli
    1f44:	de bf       	out	0x3e, r29	; 62
    1f46:	0f be       	out	0x3f, r0	; 63
    1f48:	cd bf       	out	0x3d, r28	; 61
    1f4a:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RS to HIGH */
	DIO_SetPinVal(RS_PORT, RS_PIN, HIGH);
    1f4c:	80 e0       	ldi	r24, 0x00	; 0
    1f4e:	60 e0       	ldi	r22, 0x00	; 0
    1f50:	41 e0       	ldi	r20, 0x01	; 1
    1f52:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Set R/W to LOW */
	DIO_SetPinVal(RW_PORT, RW_PIN, LOW);
    1f56:	80 e0       	ldi	r24, 0x00	; 0
    1f58:	61 e0       	ldi	r22, 0x01	; 1
    1f5a:	40 e0       	ldi	r20, 0x00	; 0
    1f5c:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    1f60:	80 e0       	ldi	r24, 0x00	; 0
    1f62:	62 e0       	ldi	r22, 0x02	; 2
    1f64:	41 e0       	ldi	r20, 0x01	; 1
    1f66:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

	/* Load Command on Data bus */
	DIO_SetPortVal(DATA_PORT, u8DataCpy);
    1f6a:	83 e0       	ldi	r24, 0x03	; 3
    1f6c:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1f6e:	0e 94 53 14 	call	0x28a6	; 0x28a6 <DIO_SetPortVal>

	/* Set E to LOW */
	DIO_SetPinVal(EN_PORT, EN_PIN, LOW);
    1f72:	80 e0       	ldi	r24, 0x00	; 0
    1f74:	62 e0       	ldi	r22, 0x02	; 2
    1f76:	40 e0       	ldi	r20, 0x00	; 0
    1f78:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
    1f7c:	80 e0       	ldi	r24, 0x00	; 0
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	a0 ea       	ldi	r26, 0xA0	; 160
    1f82:	b0 e4       	ldi	r27, 0x40	; 64
    1f84:	89 8f       	std	Y+25, r24	; 0x19
    1f86:	9a 8f       	std	Y+26, r25	; 0x1a
    1f88:	ab 8f       	std	Y+27, r26	; 0x1b
    1f8a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f8c:	69 8d       	ldd	r22, Y+25	; 0x19
    1f8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f94:	20 e0       	ldi	r18, 0x00	; 0
    1f96:	30 e8       	ldi	r19, 0x80	; 128
    1f98:	4b e3       	ldi	r20, 0x3B	; 59
    1f9a:	55 e4       	ldi	r21, 0x45	; 69
    1f9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fa0:	dc 01       	movw	r26, r24
    1fa2:	cb 01       	movw	r24, r22
    1fa4:	8d 8b       	std	Y+21, r24	; 0x15
    1fa6:	9e 8b       	std	Y+22, r25	; 0x16
    1fa8:	af 8b       	std	Y+23, r26	; 0x17
    1faa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1fac:	6d 89       	ldd	r22, Y+21	; 0x15
    1fae:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fb4:	20 e0       	ldi	r18, 0x00	; 0
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	40 e8       	ldi	r20, 0x80	; 128
    1fba:	5f e3       	ldi	r21, 0x3F	; 63
    1fbc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fc0:	88 23       	and	r24, r24
    1fc2:	2c f4       	brge	.+10     	; 0x1fce <LCD_vidWriteCharctr+0x98>
		__ticks = 1;
    1fc4:	81 e0       	ldi	r24, 0x01	; 1
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	9c 8b       	std	Y+20, r25	; 0x14
    1fca:	8b 8b       	std	Y+19, r24	; 0x13
    1fcc:	3f c0       	rjmp	.+126    	; 0x204c <LCD_vidWriteCharctr+0x116>
	else if (__tmp > 65535)
    1fce:	6d 89       	ldd	r22, Y+21	; 0x15
    1fd0:	7e 89       	ldd	r23, Y+22	; 0x16
    1fd2:	8f 89       	ldd	r24, Y+23	; 0x17
    1fd4:	98 8d       	ldd	r25, Y+24	; 0x18
    1fd6:	20 e0       	ldi	r18, 0x00	; 0
    1fd8:	3f ef       	ldi	r19, 0xFF	; 255
    1fda:	4f e7       	ldi	r20, 0x7F	; 127
    1fdc:	57 e4       	ldi	r21, 0x47	; 71
    1fde:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fe2:	18 16       	cp	r1, r24
    1fe4:	4c f5       	brge	.+82     	; 0x2038 <LCD_vidWriteCharctr+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fe6:	69 8d       	ldd	r22, Y+25	; 0x19
    1fe8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1fea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1fec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1fee:	20 e0       	ldi	r18, 0x00	; 0
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	40 e2       	ldi	r20, 0x20	; 32
    1ff4:	51 e4       	ldi	r21, 0x41	; 65
    1ff6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	bc 01       	movw	r22, r24
    2000:	cd 01       	movw	r24, r26
    2002:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2006:	dc 01       	movw	r26, r24
    2008:	cb 01       	movw	r24, r22
    200a:	9c 8b       	std	Y+20, r25	; 0x14
    200c:	8b 8b       	std	Y+19, r24	; 0x13
    200e:	0f c0       	rjmp	.+30     	; 0x202e <LCD_vidWriteCharctr+0xf8>
    2010:	8c e2       	ldi	r24, 0x2C	; 44
    2012:	91 e0       	ldi	r25, 0x01	; 1
    2014:	9a 8b       	std	Y+18, r25	; 0x12
    2016:	89 8b       	std	Y+17, r24	; 0x11
    2018:	89 89       	ldd	r24, Y+17	; 0x11
    201a:	9a 89       	ldd	r25, Y+18	; 0x12
    201c:	01 97       	sbiw	r24, 0x01	; 1
    201e:	f1 f7       	brne	.-4      	; 0x201c <LCD_vidWriteCharctr+0xe6>
    2020:	9a 8b       	std	Y+18, r25	; 0x12
    2022:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2024:	8b 89       	ldd	r24, Y+19	; 0x13
    2026:	9c 89       	ldd	r25, Y+20	; 0x14
    2028:	01 97       	sbiw	r24, 0x01	; 1
    202a:	9c 8b       	std	Y+20, r25	; 0x14
    202c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    202e:	8b 89       	ldd	r24, Y+19	; 0x13
    2030:	9c 89       	ldd	r25, Y+20	; 0x14
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	69 f7       	brne	.-38     	; 0x2010 <LCD_vidWriteCharctr+0xda>
    2036:	14 c0       	rjmp	.+40     	; 0x2060 <LCD_vidWriteCharctr+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2038:	6d 89       	ldd	r22, Y+21	; 0x15
    203a:	7e 89       	ldd	r23, Y+22	; 0x16
    203c:	8f 89       	ldd	r24, Y+23	; 0x17
    203e:	98 8d       	ldd	r25, Y+24	; 0x18
    2040:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2044:	dc 01       	movw	r26, r24
    2046:	cb 01       	movw	r24, r22
    2048:	9c 8b       	std	Y+20, r25	; 0x14
    204a:	8b 8b       	std	Y+19, r24	; 0x13
    204c:	8b 89       	ldd	r24, Y+19	; 0x13
    204e:	9c 89       	ldd	r25, Y+20	; 0x14
    2050:	98 8b       	std	Y+16, r25	; 0x10
    2052:	8f 87       	std	Y+15, r24	; 0x0f
    2054:	8f 85       	ldd	r24, Y+15	; 0x0f
    2056:	98 89       	ldd	r25, Y+16	; 0x10
    2058:	01 97       	sbiw	r24, 0x01	; 1
    205a:	f1 f7       	brne	.-4      	; 0x2058 <LCD_vidWriteCharctr+0x122>
    205c:	98 8b       	std	Y+16, r25	; 0x10
    205e:	8f 87       	std	Y+15, r24	; 0x0f

	/* Wait 5ms for E to settle */
	_delay_ms(5);

	/* Set E to HIGH */
	DIO_SetPinVal(EN_PORT, EN_PIN, HIGH);
    2060:	80 e0       	ldi	r24, 0x00	; 0
    2062:	62 e0       	ldi	r22, 0x02	; 2
    2064:	41 e0       	ldi	r20, 0x01	; 1
    2066:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
    206a:	80 e0       	ldi	r24, 0x00	; 0
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	a0 e2       	ldi	r26, 0x20	; 32
    2070:	b1 e4       	ldi	r27, 0x41	; 65
    2072:	8b 87       	std	Y+11, r24	; 0x0b
    2074:	9c 87       	std	Y+12, r25	; 0x0c
    2076:	ad 87       	std	Y+13, r26	; 0x0d
    2078:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    207a:	6b 85       	ldd	r22, Y+11	; 0x0b
    207c:	7c 85       	ldd	r23, Y+12	; 0x0c
    207e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2080:	9e 85       	ldd	r25, Y+14	; 0x0e
    2082:	20 e0       	ldi	r18, 0x00	; 0
    2084:	30 e8       	ldi	r19, 0x80	; 128
    2086:	4b e3       	ldi	r20, 0x3B	; 59
    2088:	55 e4       	ldi	r21, 0x45	; 69
    208a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    208e:	dc 01       	movw	r26, r24
    2090:	cb 01       	movw	r24, r22
    2092:	8f 83       	std	Y+7, r24	; 0x07
    2094:	98 87       	std	Y+8, r25	; 0x08
    2096:	a9 87       	std	Y+9, r26	; 0x09
    2098:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    209a:	6f 81       	ldd	r22, Y+7	; 0x07
    209c:	78 85       	ldd	r23, Y+8	; 0x08
    209e:	89 85       	ldd	r24, Y+9	; 0x09
    20a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    20a2:	20 e0       	ldi	r18, 0x00	; 0
    20a4:	30 e0       	ldi	r19, 0x00	; 0
    20a6:	40 e8       	ldi	r20, 0x80	; 128
    20a8:	5f e3       	ldi	r21, 0x3F	; 63
    20aa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20ae:	88 23       	and	r24, r24
    20b0:	2c f4       	brge	.+10     	; 0x20bc <LCD_vidWriteCharctr+0x186>
		__ticks = 1;
    20b2:	81 e0       	ldi	r24, 0x01	; 1
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	9e 83       	std	Y+6, r25	; 0x06
    20b8:	8d 83       	std	Y+5, r24	; 0x05
    20ba:	3f c0       	rjmp	.+126    	; 0x213a <LCD_vidWriteCharctr+0x204>
	else if (__tmp > 65535)
    20bc:	6f 81       	ldd	r22, Y+7	; 0x07
    20be:	78 85       	ldd	r23, Y+8	; 0x08
    20c0:	89 85       	ldd	r24, Y+9	; 0x09
    20c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c4:	20 e0       	ldi	r18, 0x00	; 0
    20c6:	3f ef       	ldi	r19, 0xFF	; 255
    20c8:	4f e7       	ldi	r20, 0x7F	; 127
    20ca:	57 e4       	ldi	r21, 0x47	; 71
    20cc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20d0:	18 16       	cp	r1, r24
    20d2:	4c f5       	brge	.+82     	; 0x2126 <LCD_vidWriteCharctr+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    20d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    20d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    20da:	9e 85       	ldd	r25, Y+14	; 0x0e
    20dc:	20 e0       	ldi	r18, 0x00	; 0
    20de:	30 e0       	ldi	r19, 0x00	; 0
    20e0:	40 e2       	ldi	r20, 0x20	; 32
    20e2:	51 e4       	ldi	r21, 0x41	; 65
    20e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20e8:	dc 01       	movw	r26, r24
    20ea:	cb 01       	movw	r24, r22
    20ec:	bc 01       	movw	r22, r24
    20ee:	cd 01       	movw	r24, r26
    20f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20f4:	dc 01       	movw	r26, r24
    20f6:	cb 01       	movw	r24, r22
    20f8:	9e 83       	std	Y+6, r25	; 0x06
    20fa:	8d 83       	std	Y+5, r24	; 0x05
    20fc:	0f c0       	rjmp	.+30     	; 0x211c <LCD_vidWriteCharctr+0x1e6>
    20fe:	8c e2       	ldi	r24, 0x2C	; 44
    2100:	91 e0       	ldi	r25, 0x01	; 1
    2102:	9c 83       	std	Y+4, r25	; 0x04
    2104:	8b 83       	std	Y+3, r24	; 0x03
    2106:	8b 81       	ldd	r24, Y+3	; 0x03
    2108:	9c 81       	ldd	r25, Y+4	; 0x04
    210a:	01 97       	sbiw	r24, 0x01	; 1
    210c:	f1 f7       	brne	.-4      	; 0x210a <LCD_vidWriteCharctr+0x1d4>
    210e:	9c 83       	std	Y+4, r25	; 0x04
    2110:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2112:	8d 81       	ldd	r24, Y+5	; 0x05
    2114:	9e 81       	ldd	r25, Y+6	; 0x06
    2116:	01 97       	sbiw	r24, 0x01	; 1
    2118:	9e 83       	std	Y+6, r25	; 0x06
    211a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    211c:	8d 81       	ldd	r24, Y+5	; 0x05
    211e:	9e 81       	ldd	r25, Y+6	; 0x06
    2120:	00 97       	sbiw	r24, 0x00	; 0
    2122:	69 f7       	brne	.-38     	; 0x20fe <LCD_vidWriteCharctr+0x1c8>
    2124:	14 c0       	rjmp	.+40     	; 0x214e <LCD_vidWriteCharctr+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2126:	6f 81       	ldd	r22, Y+7	; 0x07
    2128:	78 85       	ldd	r23, Y+8	; 0x08
    212a:	89 85       	ldd	r24, Y+9	; 0x09
    212c:	9a 85       	ldd	r25, Y+10	; 0x0a
    212e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2132:	dc 01       	movw	r26, r24
    2134:	cb 01       	movw	r24, r22
    2136:	9e 83       	std	Y+6, r25	; 0x06
    2138:	8d 83       	std	Y+5, r24	; 0x05
    213a:	8d 81       	ldd	r24, Y+5	; 0x05
    213c:	9e 81       	ldd	r25, Y+6	; 0x06
    213e:	9a 83       	std	Y+2, r25	; 0x02
    2140:	89 83       	std	Y+1, r24	; 0x01
    2142:	89 81       	ldd	r24, Y+1	; 0x01
    2144:	9a 81       	ldd	r25, Y+2	; 0x02
    2146:	01 97       	sbiw	r24, 0x01	; 1
    2148:	f1 f7       	brne	.-4      	; 0x2146 <LCD_vidWriteCharctr+0x210>
    214a:	9a 83       	std	Y+2, r25	; 0x02
    214c:	89 83       	std	Y+1, r24	; 0x01

	/* Delay 10 to let the LCD Display the character */
	_delay_ms(10);

}
    214e:	6d 96       	adiw	r28, 0x1d	; 29
    2150:	0f b6       	in	r0, 0x3f	; 63
    2152:	f8 94       	cli
    2154:	de bf       	out	0x3e, r29	; 62
    2156:	0f be       	out	0x3f, r0	; 63
    2158:	cd bf       	out	0x3d, r28	; 61
    215a:	cf 91       	pop	r28
    215c:	df 91       	pop	r29
    215e:	08 95       	ret

00002160 <LCD_vidWriteString>:
/* Description! Interface to write string on LCD screen                                */
/* Input      ! Pointer to the string                                                  */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index)
{
    2160:	df 93       	push	r29
    2162:	cf 93       	push	r28
    2164:	cd b7       	in	r28, 0x3d	; 61
    2166:	de b7       	in	r29, 0x3e	; 62
    2168:	62 97       	sbiw	r28, 0x12	; 18
    216a:	0f b6       	in	r0, 0x3f	; 63
    216c:	f8 94       	cli
    216e:	de bf       	out	0x3e, r29	; 62
    2170:	0f be       	out	0x3f, r0	; 63
    2172:	cd bf       	out	0x3d, r28	; 61
    2174:	99 8b       	std	Y+17, r25	; 0x11
    2176:	88 8b       	std	Y+16, r24	; 0x10
    2178:	6a 8b       	std	Y+18, r22	; 0x12
	/* Local loop index */
	u8 iteration=0;
    217a:	1f 86       	std	Y+15, r1	; 0x0f
	/*For loop to write all the array*/
	for (iteration=0; iteration<u8Index ; iteration++)
    217c:	1f 86       	std	Y+15, r1	; 0x0f
    217e:	80 c0       	rjmp	.+256    	; 0x2280 <LCD_vidWriteString+0x120>
	{

		/* Write Character on LCD */
		LCD_vidWriteCharctr(pu8StringCpy[iteration]);
    2180:	8f 85       	ldd	r24, Y+15	; 0x0f
    2182:	28 2f       	mov	r18, r24
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	88 89       	ldd	r24, Y+16	; 0x10
    2188:	99 89       	ldd	r25, Y+17	; 0x11
    218a:	fc 01       	movw	r30, r24
    218c:	e2 0f       	add	r30, r18
    218e:	f3 1f       	adc	r31, r19
    2190:	80 81       	ld	r24, Z
    2192:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <LCD_vidWriteCharctr>
    2196:	80 e0       	ldi	r24, 0x00	; 0
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	a0 e0       	ldi	r26, 0x00	; 0
    219c:	b0 e4       	ldi	r27, 0x40	; 64
    219e:	8b 87       	std	Y+11, r24	; 0x0b
    21a0:	9c 87       	std	Y+12, r25	; 0x0c
    21a2:	ad 87       	std	Y+13, r26	; 0x0d
    21a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    21a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    21aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    21ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    21ae:	20 e0       	ldi	r18, 0x00	; 0
    21b0:	30 e8       	ldi	r19, 0x80	; 128
    21b2:	4b e3       	ldi	r20, 0x3B	; 59
    21b4:	55 e4       	ldi	r21, 0x45	; 69
    21b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ba:	dc 01       	movw	r26, r24
    21bc:	cb 01       	movw	r24, r22
    21be:	8f 83       	std	Y+7, r24	; 0x07
    21c0:	98 87       	std	Y+8, r25	; 0x08
    21c2:	a9 87       	std	Y+9, r26	; 0x09
    21c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21c6:	6f 81       	ldd	r22, Y+7	; 0x07
    21c8:	78 85       	ldd	r23, Y+8	; 0x08
    21ca:	89 85       	ldd	r24, Y+9	; 0x09
    21cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    21ce:	20 e0       	ldi	r18, 0x00	; 0
    21d0:	30 e0       	ldi	r19, 0x00	; 0
    21d2:	40 e8       	ldi	r20, 0x80	; 128
    21d4:	5f e3       	ldi	r21, 0x3F	; 63
    21d6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21da:	88 23       	and	r24, r24
    21dc:	2c f4       	brge	.+10     	; 0x21e8 <LCD_vidWriteString+0x88>
		__ticks = 1;
    21de:	81 e0       	ldi	r24, 0x01	; 1
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	9e 83       	std	Y+6, r25	; 0x06
    21e4:	8d 83       	std	Y+5, r24	; 0x05
    21e6:	3f c0       	rjmp	.+126    	; 0x2266 <LCD_vidWriteString+0x106>
	else if (__tmp > 65535)
    21e8:	6f 81       	ldd	r22, Y+7	; 0x07
    21ea:	78 85       	ldd	r23, Y+8	; 0x08
    21ec:	89 85       	ldd	r24, Y+9	; 0x09
    21ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    21f0:	20 e0       	ldi	r18, 0x00	; 0
    21f2:	3f ef       	ldi	r19, 0xFF	; 255
    21f4:	4f e7       	ldi	r20, 0x7F	; 127
    21f6:	57 e4       	ldi	r21, 0x47	; 71
    21f8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21fc:	18 16       	cp	r1, r24
    21fe:	4c f5       	brge	.+82     	; 0x2252 <LCD_vidWriteString+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2200:	6b 85       	ldd	r22, Y+11	; 0x0b
    2202:	7c 85       	ldd	r23, Y+12	; 0x0c
    2204:	8d 85       	ldd	r24, Y+13	; 0x0d
    2206:	9e 85       	ldd	r25, Y+14	; 0x0e
    2208:	20 e0       	ldi	r18, 0x00	; 0
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	40 e2       	ldi	r20, 0x20	; 32
    220e:	51 e4       	ldi	r21, 0x41	; 65
    2210:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2214:	dc 01       	movw	r26, r24
    2216:	cb 01       	movw	r24, r22
    2218:	bc 01       	movw	r22, r24
    221a:	cd 01       	movw	r24, r26
    221c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2220:	dc 01       	movw	r26, r24
    2222:	cb 01       	movw	r24, r22
    2224:	9e 83       	std	Y+6, r25	; 0x06
    2226:	8d 83       	std	Y+5, r24	; 0x05
    2228:	0f c0       	rjmp	.+30     	; 0x2248 <LCD_vidWriteString+0xe8>
    222a:	8c e2       	ldi	r24, 0x2C	; 44
    222c:	91 e0       	ldi	r25, 0x01	; 1
    222e:	9c 83       	std	Y+4, r25	; 0x04
    2230:	8b 83       	std	Y+3, r24	; 0x03
    2232:	8b 81       	ldd	r24, Y+3	; 0x03
    2234:	9c 81       	ldd	r25, Y+4	; 0x04
    2236:	01 97       	sbiw	r24, 0x01	; 1
    2238:	f1 f7       	brne	.-4      	; 0x2236 <LCD_vidWriteString+0xd6>
    223a:	9c 83       	std	Y+4, r25	; 0x04
    223c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    223e:	8d 81       	ldd	r24, Y+5	; 0x05
    2240:	9e 81       	ldd	r25, Y+6	; 0x06
    2242:	01 97       	sbiw	r24, 0x01	; 1
    2244:	9e 83       	std	Y+6, r25	; 0x06
    2246:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2248:	8d 81       	ldd	r24, Y+5	; 0x05
    224a:	9e 81       	ldd	r25, Y+6	; 0x06
    224c:	00 97       	sbiw	r24, 0x00	; 0
    224e:	69 f7       	brne	.-38     	; 0x222a <LCD_vidWriteString+0xca>
    2250:	14 c0       	rjmp	.+40     	; 0x227a <LCD_vidWriteString+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2252:	6f 81       	ldd	r22, Y+7	; 0x07
    2254:	78 85       	ldd	r23, Y+8	; 0x08
    2256:	89 85       	ldd	r24, Y+9	; 0x09
    2258:	9a 85       	ldd	r25, Y+10	; 0x0a
    225a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    225e:	dc 01       	movw	r26, r24
    2260:	cb 01       	movw	r24, r22
    2262:	9e 83       	std	Y+6, r25	; 0x06
    2264:	8d 83       	std	Y+5, r24	; 0x05
    2266:	8d 81       	ldd	r24, Y+5	; 0x05
    2268:	9e 81       	ldd	r25, Y+6	; 0x06
    226a:	9a 83       	std	Y+2, r25	; 0x02
    226c:	89 83       	std	Y+1, r24	; 0x01
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	9a 81       	ldd	r25, Y+2	; 0x02
    2272:	01 97       	sbiw	r24, 0x01	; 1
    2274:	f1 f7       	brne	.-4      	; 0x2272 <LCD_vidWriteString+0x112>
    2276:	9a 83       	std	Y+2, r25	; 0x02
    2278:	89 83       	std	Y+1, r24	; 0x01
void LCD_vidWriteString (u8* pu8StringCpy, u8 u8Index)
{
	/* Local loop index */
	u8 iteration=0;
	/*For loop to write all the array*/
	for (iteration=0; iteration<u8Index ; iteration++)
    227a:	8f 85       	ldd	r24, Y+15	; 0x0f
    227c:	8f 5f       	subi	r24, 0xFF	; 255
    227e:	8f 87       	std	Y+15, r24	; 0x0f
    2280:	9f 85       	ldd	r25, Y+15	; 0x0f
    2282:	8a 89       	ldd	r24, Y+18	; 0x12
    2284:	98 17       	cp	r25, r24
    2286:	08 f4       	brcc	.+2      	; 0x228a <LCD_vidWriteString+0x12a>
    2288:	7b cf       	rjmp	.-266    	; 0x2180 <LCD_vidWriteString+0x20>

		/* Delay to let the LCD show the character */
		_delay_ms(2);
	}

}
    228a:	62 96       	adiw	r28, 0x12	; 18
    228c:	0f b6       	in	r0, 0x3f	; 63
    228e:	f8 94       	cli
    2290:	de bf       	out	0x3e, r29	; 62
    2292:	0f be       	out	0x3f, r0	; 63
    2294:	cd bf       	out	0x3d, r28	; 61
    2296:	cf 91       	pop	r28
    2298:	df 91       	pop	r29
    229a:	08 95       	ret

0000229c <Gotoxy>:
/* Description! Interface to start the writing process at certain digit in the LCD     */
/* Input      ! Y = Row position , X = Column position                                 */
/* Output     ! Nothing                                                                */
/***************************************************************************************/
void Gotoxy (u8 Y,u8 X)
{
    229c:	df 93       	push	r29
    229e:	cf 93       	push	r28
    22a0:	00 d0       	rcall	.+0      	; 0x22a2 <Gotoxy+0x6>
    22a2:	00 d0       	rcall	.+0      	; 0x22a4 <Gotoxy+0x8>
    22a4:	cd b7       	in	r28, 0x3d	; 61
    22a6:	de b7       	in	r29, 0x3e	; 62
    22a8:	89 83       	std	Y+1, r24	; 0x01
    22aa:	6a 83       	std	Y+2, r22	; 0x02
	if (X>0 && X<=16)
    22ac:	8a 81       	ldd	r24, Y+2	; 0x02
    22ae:	88 23       	and	r24, r24
    22b0:	e1 f0       	breq	.+56     	; 0x22ea <Gotoxy+0x4e>
    22b2:	8a 81       	ldd	r24, Y+2	; 0x02
    22b4:	81 31       	cpi	r24, 0x11	; 17
    22b6:	c8 f4       	brcc	.+50     	; 0x22ea <Gotoxy+0x4e>
	{
	    switch(Y)
    22b8:	89 81       	ldd	r24, Y+1	; 0x01
    22ba:	28 2f       	mov	r18, r24
    22bc:	30 e0       	ldi	r19, 0x00	; 0
    22be:	3c 83       	std	Y+4, r19	; 0x04
    22c0:	2b 83       	std	Y+3, r18	; 0x03
    22c2:	8b 81       	ldd	r24, Y+3	; 0x03
    22c4:	9c 81       	ldd	r25, Y+4	; 0x04
    22c6:	81 30       	cpi	r24, 0x01	; 1
    22c8:	91 05       	cpc	r25, r1
    22ca:	31 f0       	breq	.+12     	; 0x22d8 <Gotoxy+0x3c>
    22cc:	2b 81       	ldd	r18, Y+3	; 0x03
    22ce:	3c 81       	ldd	r19, Y+4	; 0x04
    22d0:	22 30       	cpi	r18, 0x02	; 2
    22d2:	31 05       	cpc	r19, r1
    22d4:	31 f0       	breq	.+12     	; 0x22e2 <Gotoxy+0x46>
    22d6:	09 c0       	rjmp	.+18     	; 0x22ea <Gotoxy+0x4e>
	    {
		    case 1:
		    	/*Set DD RAM Address command for first row*/
		    	LCD_vidSendCommand(X+127);
    22d8:	8a 81       	ldd	r24, Y+2	; 0x02
    22da:	81 58       	subi	r24, 0x81	; 129
    22dc:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
    22e0:	04 c0       	rjmp	.+8      	; 0x22ea <Gotoxy+0x4e>
		    break;
		    case 2:
		    	/*Set DD RAM Address command for second row*/
		    	LCD_vidSendCommand(X+191);
    22e2:	8a 81       	ldd	r24, Y+2	; 0x02
    22e4:	81 54       	subi	r24, 0x41	; 65
    22e6:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <LCD_vidSendCommand>
		    break;
		    default:
		    break;
	    }
	}
}
    22ea:	0f 90       	pop	r0
    22ec:	0f 90       	pop	r0
    22ee:	0f 90       	pop	r0
    22f0:	0f 90       	pop	r0
    22f2:	cf 91       	pop	r28
    22f4:	df 91       	pop	r29
    22f6:	08 95       	ret

000022f8 <DIO_SetPinDir>:

/*****************Interfaces*******************/
/****************DIO_SetPinDir*****************/
/*Set Pin Direction*/
void DIO_SetPinDir(u8 Port_ID, u8 Pin_no, u8 Pin_Dir)
{
    22f8:	df 93       	push	r29
    22fa:	cf 93       	push	r28
    22fc:	cd b7       	in	r28, 0x3d	; 61
    22fe:	de b7       	in	r29, 0x3e	; 62
    2300:	27 97       	sbiw	r28, 0x07	; 7
    2302:	0f b6       	in	r0, 0x3f	; 63
    2304:	f8 94       	cli
    2306:	de bf       	out	0x3e, r29	; 62
    2308:	0f be       	out	0x3f, r0	; 63
    230a:	cd bf       	out	0x3d, r28	; 61
    230c:	89 83       	std	Y+1, r24	; 0x01
    230e:	6a 83       	std	Y+2, r22	; 0x02
    2310:	4b 83       	std	Y+3, r20	; 0x03
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    2312:	89 81       	ldd	r24, Y+1	; 0x01
    2314:	84 30       	cpi	r24, 0x04	; 4
    2316:	08 f0       	brcs	.+2      	; 0x231a <DIO_SetPinDir+0x22>
    2318:	ee c0       	rjmp	.+476    	; 0x24f6 <DIO_SetPinDir+0x1fe>
    231a:	8a 81       	ldd	r24, Y+2	; 0x02
    231c:	88 30       	cpi	r24, 0x08	; 8
    231e:	08 f0       	brcs	.+2      	; 0x2322 <DIO_SetPinDir+0x2a>
    2320:	ea c0       	rjmp	.+468    	; 0x24f6 <DIO_SetPinDir+0x1fe>
	{
		/*The ID is valid check the Pin Direction*/
		if(Pin_Dir == INPUT)
    2322:	8b 81       	ldd	r24, Y+3	; 0x03
    2324:	88 23       	and	r24, r24
    2326:	09 f0       	breq	.+2      	; 0x232a <DIO_SetPinDir+0x32>
    2328:	74 c0       	rjmp	.+232    	; 0x2412 <DIO_SetPinDir+0x11a>
		{
			/*Configure Pin as Input*/
			switch(Port_ID)
    232a:	89 81       	ldd	r24, Y+1	; 0x01
    232c:	28 2f       	mov	r18, r24
    232e:	30 e0       	ldi	r19, 0x00	; 0
    2330:	3f 83       	std	Y+7, r19	; 0x07
    2332:	2e 83       	std	Y+6, r18	; 0x06
    2334:	8e 81       	ldd	r24, Y+6	; 0x06
    2336:	9f 81       	ldd	r25, Y+7	; 0x07
    2338:	81 30       	cpi	r24, 0x01	; 1
    233a:	91 05       	cpc	r25, r1
    233c:	59 f1       	breq	.+86     	; 0x2394 <DIO_SetPinDir+0x9c>
    233e:	2e 81       	ldd	r18, Y+6	; 0x06
    2340:	3f 81       	ldd	r19, Y+7	; 0x07
    2342:	22 30       	cpi	r18, 0x02	; 2
    2344:	31 05       	cpc	r19, r1
    2346:	2c f4       	brge	.+10     	; 0x2352 <DIO_SetPinDir+0x5a>
    2348:	8e 81       	ldd	r24, Y+6	; 0x06
    234a:	9f 81       	ldd	r25, Y+7	; 0x07
    234c:	00 97       	sbiw	r24, 0x00	; 0
    234e:	69 f0       	breq	.+26     	; 0x236a <DIO_SetPinDir+0x72>
    2350:	d2 c0       	rjmp	.+420    	; 0x24f6 <DIO_SetPinDir+0x1fe>
    2352:	2e 81       	ldd	r18, Y+6	; 0x06
    2354:	3f 81       	ldd	r19, Y+7	; 0x07
    2356:	22 30       	cpi	r18, 0x02	; 2
    2358:	31 05       	cpc	r19, r1
    235a:	89 f1       	breq	.+98     	; 0x23be <DIO_SetPinDir+0xc6>
    235c:	8e 81       	ldd	r24, Y+6	; 0x06
    235e:	9f 81       	ldd	r25, Y+7	; 0x07
    2360:	83 30       	cpi	r24, 0x03	; 3
    2362:	91 05       	cpc	r25, r1
    2364:	09 f4       	brne	.+2      	; 0x2368 <DIO_SetPinDir+0x70>
    2366:	40 c0       	rjmp	.+128    	; 0x23e8 <DIO_SetPinDir+0xf0>
    2368:	c6 c0       	rjmp	.+396    	; 0x24f6 <DIO_SetPinDir+0x1fe>
			{
			case PORTA:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTA*/
				CLR_BIT(DDRA_REG,Pin_no);
    236a:	aa e3       	ldi	r26, 0x3A	; 58
    236c:	b0 e0       	ldi	r27, 0x00	; 0
    236e:	ea e3       	ldi	r30, 0x3A	; 58
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	80 81       	ld	r24, Z
    2374:	48 2f       	mov	r20, r24
    2376:	8a 81       	ldd	r24, Y+2	; 0x02
    2378:	28 2f       	mov	r18, r24
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	81 e0       	ldi	r24, 0x01	; 1
    237e:	90 e0       	ldi	r25, 0x00	; 0
    2380:	02 2e       	mov	r0, r18
    2382:	02 c0       	rjmp	.+4      	; 0x2388 <DIO_SetPinDir+0x90>
    2384:	88 0f       	add	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	0a 94       	dec	r0
    238a:	e2 f7       	brpl	.-8      	; 0x2384 <DIO_SetPinDir+0x8c>
    238c:	80 95       	com	r24
    238e:	84 23       	and	r24, r20
    2390:	8c 93       	st	X, r24
    2392:	b1 c0       	rjmp	.+354    	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTB:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTB*/
				CLR_BIT(DDRB_REG,Pin_no);
    2394:	a7 e3       	ldi	r26, 0x37	; 55
    2396:	b0 e0       	ldi	r27, 0x00	; 0
    2398:	e7 e3       	ldi	r30, 0x37	; 55
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	80 81       	ld	r24, Z
    239e:	48 2f       	mov	r20, r24
    23a0:	8a 81       	ldd	r24, Y+2	; 0x02
    23a2:	28 2f       	mov	r18, r24
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	81 e0       	ldi	r24, 0x01	; 1
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	02 2e       	mov	r0, r18
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <DIO_SetPinDir+0xba>
    23ae:	88 0f       	add	r24, r24
    23b0:	99 1f       	adc	r25, r25
    23b2:	0a 94       	dec	r0
    23b4:	e2 f7       	brpl	.-8      	; 0x23ae <DIO_SetPinDir+0xb6>
    23b6:	80 95       	com	r24
    23b8:	84 23       	and	r24, r20
    23ba:	8c 93       	st	X, r24
    23bc:	9c c0       	rjmp	.+312    	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTC:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTC*/
				CLR_BIT(DDRC_REG,Pin_no);
    23be:	a4 e3       	ldi	r26, 0x34	; 52
    23c0:	b0 e0       	ldi	r27, 0x00	; 0
    23c2:	e4 e3       	ldi	r30, 0x34	; 52
    23c4:	f0 e0       	ldi	r31, 0x00	; 0
    23c6:	80 81       	ld	r24, Z
    23c8:	48 2f       	mov	r20, r24
    23ca:	8a 81       	ldd	r24, Y+2	; 0x02
    23cc:	28 2f       	mov	r18, r24
    23ce:	30 e0       	ldi	r19, 0x00	; 0
    23d0:	81 e0       	ldi	r24, 0x01	; 1
    23d2:	90 e0       	ldi	r25, 0x00	; 0
    23d4:	02 2e       	mov	r0, r18
    23d6:	02 c0       	rjmp	.+4      	; 0x23dc <DIO_SetPinDir+0xe4>
    23d8:	88 0f       	add	r24, r24
    23da:	99 1f       	adc	r25, r25
    23dc:	0a 94       	dec	r0
    23de:	e2 f7       	brpl	.-8      	; 0x23d8 <DIO_SetPinDir+0xe0>
    23e0:	80 95       	com	r24
    23e2:	84 23       	and	r24, r20
    23e4:	8c 93       	st	X, r24
    23e6:	87 c0       	rjmp	.+270    	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTD:
				/*Configure the required Pin in PORTA*/
				/* as input in PORTD*/
				CLR_BIT(DDRD_REG,Pin_no);
    23e8:	a1 e3       	ldi	r26, 0x31	; 49
    23ea:	b0 e0       	ldi	r27, 0x00	; 0
    23ec:	e1 e3       	ldi	r30, 0x31	; 49
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	80 81       	ld	r24, Z
    23f2:	48 2f       	mov	r20, r24
    23f4:	8a 81       	ldd	r24, Y+2	; 0x02
    23f6:	28 2f       	mov	r18, r24
    23f8:	30 e0       	ldi	r19, 0x00	; 0
    23fa:	81 e0       	ldi	r24, 0x01	; 1
    23fc:	90 e0       	ldi	r25, 0x00	; 0
    23fe:	02 2e       	mov	r0, r18
    2400:	02 c0       	rjmp	.+4      	; 0x2406 <DIO_SetPinDir+0x10e>
    2402:	88 0f       	add	r24, r24
    2404:	99 1f       	adc	r25, r25
    2406:	0a 94       	dec	r0
    2408:	e2 f7       	brpl	.-8      	; 0x2402 <DIO_SetPinDir+0x10a>
    240a:	80 95       	com	r24
    240c:	84 23       	and	r24, r20
    240e:	8c 93       	st	X, r24
    2410:	72 c0       	rjmp	.+228    	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			}

		}
		else if(Pin_Dir == OUTPUT)
    2412:	8b 81       	ldd	r24, Y+3	; 0x03
    2414:	81 30       	cpi	r24, 0x01	; 1
    2416:	09 f0       	breq	.+2      	; 0x241a <DIO_SetPinDir+0x122>
    2418:	6e c0       	rjmp	.+220    	; 0x24f6 <DIO_SetPinDir+0x1fe>
		{
			/*Configure Pin as Output*/
			/*Configure Pin as Input*/
			switch(Port_ID)
    241a:	89 81       	ldd	r24, Y+1	; 0x01
    241c:	28 2f       	mov	r18, r24
    241e:	30 e0       	ldi	r19, 0x00	; 0
    2420:	3d 83       	std	Y+5, r19	; 0x05
    2422:	2c 83       	std	Y+4, r18	; 0x04
    2424:	8c 81       	ldd	r24, Y+4	; 0x04
    2426:	9d 81       	ldd	r25, Y+5	; 0x05
    2428:	81 30       	cpi	r24, 0x01	; 1
    242a:	91 05       	cpc	r25, r1
    242c:	49 f1       	breq	.+82     	; 0x2480 <DIO_SetPinDir+0x188>
    242e:	2c 81       	ldd	r18, Y+4	; 0x04
    2430:	3d 81       	ldd	r19, Y+5	; 0x05
    2432:	22 30       	cpi	r18, 0x02	; 2
    2434:	31 05       	cpc	r19, r1
    2436:	2c f4       	brge	.+10     	; 0x2442 <DIO_SetPinDir+0x14a>
    2438:	8c 81       	ldd	r24, Y+4	; 0x04
    243a:	9d 81       	ldd	r25, Y+5	; 0x05
    243c:	00 97       	sbiw	r24, 0x00	; 0
    243e:	61 f0       	breq	.+24     	; 0x2458 <DIO_SetPinDir+0x160>
    2440:	5a c0       	rjmp	.+180    	; 0x24f6 <DIO_SetPinDir+0x1fe>
    2442:	2c 81       	ldd	r18, Y+4	; 0x04
    2444:	3d 81       	ldd	r19, Y+5	; 0x05
    2446:	22 30       	cpi	r18, 0x02	; 2
    2448:	31 05       	cpc	r19, r1
    244a:	71 f1       	breq	.+92     	; 0x24a8 <DIO_SetPinDir+0x1b0>
    244c:	8c 81       	ldd	r24, Y+4	; 0x04
    244e:	9d 81       	ldd	r25, Y+5	; 0x05
    2450:	83 30       	cpi	r24, 0x03	; 3
    2452:	91 05       	cpc	r25, r1
    2454:	e9 f1       	breq	.+122    	; 0x24d0 <DIO_SetPinDir+0x1d8>
    2456:	4f c0       	rjmp	.+158    	; 0x24f6 <DIO_SetPinDir+0x1fe>
			{
			case PORTA:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTA*/
				SET_BIT(DDRA_REG,Pin_no);
    2458:	aa e3       	ldi	r26, 0x3A	; 58
    245a:	b0 e0       	ldi	r27, 0x00	; 0
    245c:	ea e3       	ldi	r30, 0x3A	; 58
    245e:	f0 e0       	ldi	r31, 0x00	; 0
    2460:	80 81       	ld	r24, Z
    2462:	48 2f       	mov	r20, r24
    2464:	8a 81       	ldd	r24, Y+2	; 0x02
    2466:	28 2f       	mov	r18, r24
    2468:	30 e0       	ldi	r19, 0x00	; 0
    246a:	81 e0       	ldi	r24, 0x01	; 1
    246c:	90 e0       	ldi	r25, 0x00	; 0
    246e:	02 2e       	mov	r0, r18
    2470:	02 c0       	rjmp	.+4      	; 0x2476 <DIO_SetPinDir+0x17e>
    2472:	88 0f       	add	r24, r24
    2474:	99 1f       	adc	r25, r25
    2476:	0a 94       	dec	r0
    2478:	e2 f7       	brpl	.-8      	; 0x2472 <DIO_SetPinDir+0x17a>
    247a:	84 2b       	or	r24, r20
    247c:	8c 93       	st	X, r24
    247e:	3b c0       	rjmp	.+118    	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTB:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTB*/
				SET_BIT(DDRB_REG,Pin_no);
    2480:	a7 e3       	ldi	r26, 0x37	; 55
    2482:	b0 e0       	ldi	r27, 0x00	; 0
    2484:	e7 e3       	ldi	r30, 0x37	; 55
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	80 81       	ld	r24, Z
    248a:	48 2f       	mov	r20, r24
    248c:	8a 81       	ldd	r24, Y+2	; 0x02
    248e:	28 2f       	mov	r18, r24
    2490:	30 e0       	ldi	r19, 0x00	; 0
    2492:	81 e0       	ldi	r24, 0x01	; 1
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	02 2e       	mov	r0, r18
    2498:	02 c0       	rjmp	.+4      	; 0x249e <DIO_SetPinDir+0x1a6>
    249a:	88 0f       	add	r24, r24
    249c:	99 1f       	adc	r25, r25
    249e:	0a 94       	dec	r0
    24a0:	e2 f7       	brpl	.-8      	; 0x249a <DIO_SetPinDir+0x1a2>
    24a2:	84 2b       	or	r24, r20
    24a4:	8c 93       	st	X, r24
    24a6:	27 c0       	rjmp	.+78     	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTC:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTC*/
				SET_BIT(DDRC_REG,Pin_no);
    24a8:	a4 e3       	ldi	r26, 0x34	; 52
    24aa:	b0 e0       	ldi	r27, 0x00	; 0
    24ac:	e4 e3       	ldi	r30, 0x34	; 52
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	80 81       	ld	r24, Z
    24b2:	48 2f       	mov	r20, r24
    24b4:	8a 81       	ldd	r24, Y+2	; 0x02
    24b6:	28 2f       	mov	r18, r24
    24b8:	30 e0       	ldi	r19, 0x00	; 0
    24ba:	81 e0       	ldi	r24, 0x01	; 1
    24bc:	90 e0       	ldi	r25, 0x00	; 0
    24be:	02 2e       	mov	r0, r18
    24c0:	02 c0       	rjmp	.+4      	; 0x24c6 <DIO_SetPinDir+0x1ce>
    24c2:	88 0f       	add	r24, r24
    24c4:	99 1f       	adc	r25, r25
    24c6:	0a 94       	dec	r0
    24c8:	e2 f7       	brpl	.-8      	; 0x24c2 <DIO_SetPinDir+0x1ca>
    24ca:	84 2b       	or	r24, r20
    24cc:	8c 93       	st	X, r24
    24ce:	13 c0       	rjmp	.+38     	; 0x24f6 <DIO_SetPinDir+0x1fe>
				break;
			case PORTD:
				/*Configure the required Pin in PORTA*/
				/* as output in PORTD*/
				SET_BIT(DDRD_REG,Pin_no);
    24d0:	a1 e3       	ldi	r26, 0x31	; 49
    24d2:	b0 e0       	ldi	r27, 0x00	; 0
    24d4:	e1 e3       	ldi	r30, 0x31	; 49
    24d6:	f0 e0       	ldi	r31, 0x00	; 0
    24d8:	80 81       	ld	r24, Z
    24da:	48 2f       	mov	r20, r24
    24dc:	8a 81       	ldd	r24, Y+2	; 0x02
    24de:	28 2f       	mov	r18, r24
    24e0:	30 e0       	ldi	r19, 0x00	; 0
    24e2:	81 e0       	ldi	r24, 0x01	; 1
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	02 2e       	mov	r0, r18
    24e8:	02 c0       	rjmp	.+4      	; 0x24ee <DIO_SetPinDir+0x1f6>
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	0a 94       	dec	r0
    24f0:	e2 f7       	brpl	.-8      	; 0x24ea <DIO_SetPinDir+0x1f2>
    24f2:	84 2b       	or	r24, r20
    24f4:	8c 93       	st	X, r24
	}
	else
	{
		/*Do nothing Wrong Port ID or Pin no*/
	}
}
    24f6:	27 96       	adiw	r28, 0x07	; 7
    24f8:	0f b6       	in	r0, 0x3f	; 63
    24fa:	f8 94       	cli
    24fc:	de bf       	out	0x3e, r29	; 62
    24fe:	0f be       	out	0x3f, r0	; 63
    2500:	cd bf       	out	0x3d, r28	; 61
    2502:	cf 91       	pop	r28
    2504:	df 91       	pop	r29
    2506:	08 95       	ret

00002508 <DIO_SetPinVal>:
/*************End of DIO_SetPinDir**************/

/****************DIO_SetPinVal******************/
/*Set Pin Value*/
void DIO_SetPinVal(u8 Port_ID, u8 Pin_no, u8 Pin_Val)
{
    2508:	df 93       	push	r29
    250a:	cf 93       	push	r28
    250c:	cd b7       	in	r28, 0x3d	; 61
    250e:	de b7       	in	r29, 0x3e	; 62
    2510:	27 97       	sbiw	r28, 0x07	; 7
    2512:	0f b6       	in	r0, 0x3f	; 63
    2514:	f8 94       	cli
    2516:	de bf       	out	0x3e, r29	; 62
    2518:	0f be       	out	0x3f, r0	; 63
    251a:	cd bf       	out	0x3d, r28	; 61
    251c:	89 83       	std	Y+1, r24	; 0x01
    251e:	6a 83       	std	Y+2, r22	; 0x02
    2520:	4b 83       	std	Y+3, r20	; 0x03
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    2522:	89 81       	ldd	r24, Y+1	; 0x01
    2524:	84 30       	cpi	r24, 0x04	; 4
    2526:	08 f0       	brcs	.+2      	; 0x252a <DIO_SetPinVal+0x22>
    2528:	ee c0       	rjmp	.+476    	; 0x2706 <DIO_SetPinVal+0x1fe>
    252a:	8a 81       	ldd	r24, Y+2	; 0x02
    252c:	88 30       	cpi	r24, 0x08	; 8
    252e:	08 f0       	brcs	.+2      	; 0x2532 <DIO_SetPinVal+0x2a>
    2530:	ea c0       	rjmp	.+468    	; 0x2706 <DIO_SetPinVal+0x1fe>
	{
		/*Set the Pin value*/
		if(Pin_Val == LOW)
    2532:	8b 81       	ldd	r24, Y+3	; 0x03
    2534:	88 23       	and	r24, r24
    2536:	09 f0       	breq	.+2      	; 0x253a <DIO_SetPinVal+0x32>
    2538:	74 c0       	rjmp	.+232    	; 0x2622 <DIO_SetPinVal+0x11a>
		{
			/*Set The corresponding Pin value to Low*/
			switch(Port_ID)
    253a:	89 81       	ldd	r24, Y+1	; 0x01
    253c:	28 2f       	mov	r18, r24
    253e:	30 e0       	ldi	r19, 0x00	; 0
    2540:	3f 83       	std	Y+7, r19	; 0x07
    2542:	2e 83       	std	Y+6, r18	; 0x06
    2544:	8e 81       	ldd	r24, Y+6	; 0x06
    2546:	9f 81       	ldd	r25, Y+7	; 0x07
    2548:	81 30       	cpi	r24, 0x01	; 1
    254a:	91 05       	cpc	r25, r1
    254c:	59 f1       	breq	.+86     	; 0x25a4 <DIO_SetPinVal+0x9c>
    254e:	2e 81       	ldd	r18, Y+6	; 0x06
    2550:	3f 81       	ldd	r19, Y+7	; 0x07
    2552:	22 30       	cpi	r18, 0x02	; 2
    2554:	31 05       	cpc	r19, r1
    2556:	2c f4       	brge	.+10     	; 0x2562 <DIO_SetPinVal+0x5a>
    2558:	8e 81       	ldd	r24, Y+6	; 0x06
    255a:	9f 81       	ldd	r25, Y+7	; 0x07
    255c:	00 97       	sbiw	r24, 0x00	; 0
    255e:	69 f0       	breq	.+26     	; 0x257a <DIO_SetPinVal+0x72>
    2560:	d2 c0       	rjmp	.+420    	; 0x2706 <DIO_SetPinVal+0x1fe>
    2562:	2e 81       	ldd	r18, Y+6	; 0x06
    2564:	3f 81       	ldd	r19, Y+7	; 0x07
    2566:	22 30       	cpi	r18, 0x02	; 2
    2568:	31 05       	cpc	r19, r1
    256a:	89 f1       	breq	.+98     	; 0x25ce <DIO_SetPinVal+0xc6>
    256c:	8e 81       	ldd	r24, Y+6	; 0x06
    256e:	9f 81       	ldd	r25, Y+7	; 0x07
    2570:	83 30       	cpi	r24, 0x03	; 3
    2572:	91 05       	cpc	r25, r1
    2574:	09 f4       	brne	.+2      	; 0x2578 <DIO_SetPinVal+0x70>
    2576:	40 c0       	rjmp	.+128    	; 0x25f8 <DIO_SetPinVal+0xf0>
    2578:	c6 c0       	rjmp	.+396    	; 0x2706 <DIO_SetPinVal+0x1fe>
			{
			case PORTA:
				/*Set the required pin in PortA to low*/
				CLR_BIT(PORTA_REG, Pin_no);
    257a:	ab e3       	ldi	r26, 0x3B	; 59
    257c:	b0 e0       	ldi	r27, 0x00	; 0
    257e:	eb e3       	ldi	r30, 0x3B	; 59
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	80 81       	ld	r24, Z
    2584:	48 2f       	mov	r20, r24
    2586:	8a 81       	ldd	r24, Y+2	; 0x02
    2588:	28 2f       	mov	r18, r24
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	81 e0       	ldi	r24, 0x01	; 1
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	02 2e       	mov	r0, r18
    2592:	02 c0       	rjmp	.+4      	; 0x2598 <DIO_SetPinVal+0x90>
    2594:	88 0f       	add	r24, r24
    2596:	99 1f       	adc	r25, r25
    2598:	0a 94       	dec	r0
    259a:	e2 f7       	brpl	.-8      	; 0x2594 <DIO_SetPinVal+0x8c>
    259c:	80 95       	com	r24
    259e:	84 23       	and	r24, r20
    25a0:	8c 93       	st	X, r24
    25a2:	b1 c0       	rjmp	.+354    	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTB:
				/*Set the required pin in PortB to low*/
				CLR_BIT(PORTB_REG, Pin_no);
    25a4:	a8 e3       	ldi	r26, 0x38	; 56
    25a6:	b0 e0       	ldi	r27, 0x00	; 0
    25a8:	e8 e3       	ldi	r30, 0x38	; 56
    25aa:	f0 e0       	ldi	r31, 0x00	; 0
    25ac:	80 81       	ld	r24, Z
    25ae:	48 2f       	mov	r20, r24
    25b0:	8a 81       	ldd	r24, Y+2	; 0x02
    25b2:	28 2f       	mov	r18, r24
    25b4:	30 e0       	ldi	r19, 0x00	; 0
    25b6:	81 e0       	ldi	r24, 0x01	; 1
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	02 2e       	mov	r0, r18
    25bc:	02 c0       	rjmp	.+4      	; 0x25c2 <DIO_SetPinVal+0xba>
    25be:	88 0f       	add	r24, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	0a 94       	dec	r0
    25c4:	e2 f7       	brpl	.-8      	; 0x25be <DIO_SetPinVal+0xb6>
    25c6:	80 95       	com	r24
    25c8:	84 23       	and	r24, r20
    25ca:	8c 93       	st	X, r24
    25cc:	9c c0       	rjmp	.+312    	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTC:
				/*Set the required pin in PortC to low*/
				CLR_BIT(PORTC_REG, Pin_no);
    25ce:	a5 e3       	ldi	r26, 0x35	; 53
    25d0:	b0 e0       	ldi	r27, 0x00	; 0
    25d2:	e5 e3       	ldi	r30, 0x35	; 53
    25d4:	f0 e0       	ldi	r31, 0x00	; 0
    25d6:	80 81       	ld	r24, Z
    25d8:	48 2f       	mov	r20, r24
    25da:	8a 81       	ldd	r24, Y+2	; 0x02
    25dc:	28 2f       	mov	r18, r24
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	81 e0       	ldi	r24, 0x01	; 1
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	02 2e       	mov	r0, r18
    25e6:	02 c0       	rjmp	.+4      	; 0x25ec <DIO_SetPinVal+0xe4>
    25e8:	88 0f       	add	r24, r24
    25ea:	99 1f       	adc	r25, r25
    25ec:	0a 94       	dec	r0
    25ee:	e2 f7       	brpl	.-8      	; 0x25e8 <DIO_SetPinVal+0xe0>
    25f0:	80 95       	com	r24
    25f2:	84 23       	and	r24, r20
    25f4:	8c 93       	st	X, r24
    25f6:	87 c0       	rjmp	.+270    	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTD:
				/*Set the required pin in PortD to low*/
				CLR_BIT(PORTD_REG, Pin_no);
    25f8:	a2 e3       	ldi	r26, 0x32	; 50
    25fa:	b0 e0       	ldi	r27, 0x00	; 0
    25fc:	e2 e3       	ldi	r30, 0x32	; 50
    25fe:	f0 e0       	ldi	r31, 0x00	; 0
    2600:	80 81       	ld	r24, Z
    2602:	48 2f       	mov	r20, r24
    2604:	8a 81       	ldd	r24, Y+2	; 0x02
    2606:	28 2f       	mov	r18, r24
    2608:	30 e0       	ldi	r19, 0x00	; 0
    260a:	81 e0       	ldi	r24, 0x01	; 1
    260c:	90 e0       	ldi	r25, 0x00	; 0
    260e:	02 2e       	mov	r0, r18
    2610:	02 c0       	rjmp	.+4      	; 0x2616 <DIO_SetPinVal+0x10e>
    2612:	88 0f       	add	r24, r24
    2614:	99 1f       	adc	r25, r25
    2616:	0a 94       	dec	r0
    2618:	e2 f7       	brpl	.-8      	; 0x2612 <DIO_SetPinVal+0x10a>
    261a:	80 95       	com	r24
    261c:	84 23       	and	r24, r20
    261e:	8c 93       	st	X, r24
    2620:	72 c0       	rjmp	.+228    	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			}
		}
		else if(Pin_Val == HIGH)
    2622:	8b 81       	ldd	r24, Y+3	; 0x03
    2624:	81 30       	cpi	r24, 0x01	; 1
    2626:	09 f0       	breq	.+2      	; 0x262a <DIO_SetPinVal+0x122>
    2628:	6e c0       	rjmp	.+220    	; 0x2706 <DIO_SetPinVal+0x1fe>
		{
			/*Set The corresponding Pin value to High*/
			switch(Port_ID)
    262a:	89 81       	ldd	r24, Y+1	; 0x01
    262c:	28 2f       	mov	r18, r24
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	3d 83       	std	Y+5, r19	; 0x05
    2632:	2c 83       	std	Y+4, r18	; 0x04
    2634:	8c 81       	ldd	r24, Y+4	; 0x04
    2636:	9d 81       	ldd	r25, Y+5	; 0x05
    2638:	81 30       	cpi	r24, 0x01	; 1
    263a:	91 05       	cpc	r25, r1
    263c:	49 f1       	breq	.+82     	; 0x2690 <DIO_SetPinVal+0x188>
    263e:	2c 81       	ldd	r18, Y+4	; 0x04
    2640:	3d 81       	ldd	r19, Y+5	; 0x05
    2642:	22 30       	cpi	r18, 0x02	; 2
    2644:	31 05       	cpc	r19, r1
    2646:	2c f4       	brge	.+10     	; 0x2652 <DIO_SetPinVal+0x14a>
    2648:	8c 81       	ldd	r24, Y+4	; 0x04
    264a:	9d 81       	ldd	r25, Y+5	; 0x05
    264c:	00 97       	sbiw	r24, 0x00	; 0
    264e:	61 f0       	breq	.+24     	; 0x2668 <DIO_SetPinVal+0x160>
    2650:	5a c0       	rjmp	.+180    	; 0x2706 <DIO_SetPinVal+0x1fe>
    2652:	2c 81       	ldd	r18, Y+4	; 0x04
    2654:	3d 81       	ldd	r19, Y+5	; 0x05
    2656:	22 30       	cpi	r18, 0x02	; 2
    2658:	31 05       	cpc	r19, r1
    265a:	71 f1       	breq	.+92     	; 0x26b8 <DIO_SetPinVal+0x1b0>
    265c:	8c 81       	ldd	r24, Y+4	; 0x04
    265e:	9d 81       	ldd	r25, Y+5	; 0x05
    2660:	83 30       	cpi	r24, 0x03	; 3
    2662:	91 05       	cpc	r25, r1
    2664:	e9 f1       	breq	.+122    	; 0x26e0 <DIO_SetPinVal+0x1d8>
    2666:	4f c0       	rjmp	.+158    	; 0x2706 <DIO_SetPinVal+0x1fe>
			{
			case PORTA:
				/*Set the required pin in PortA to high*/
				SET_BIT(PORTA_REG, Pin_no);
    2668:	ab e3       	ldi	r26, 0x3B	; 59
    266a:	b0 e0       	ldi	r27, 0x00	; 0
    266c:	eb e3       	ldi	r30, 0x3B	; 59
    266e:	f0 e0       	ldi	r31, 0x00	; 0
    2670:	80 81       	ld	r24, Z
    2672:	48 2f       	mov	r20, r24
    2674:	8a 81       	ldd	r24, Y+2	; 0x02
    2676:	28 2f       	mov	r18, r24
    2678:	30 e0       	ldi	r19, 0x00	; 0
    267a:	81 e0       	ldi	r24, 0x01	; 1
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	02 2e       	mov	r0, r18
    2680:	02 c0       	rjmp	.+4      	; 0x2686 <DIO_SetPinVal+0x17e>
    2682:	88 0f       	add	r24, r24
    2684:	99 1f       	adc	r25, r25
    2686:	0a 94       	dec	r0
    2688:	e2 f7       	brpl	.-8      	; 0x2682 <DIO_SetPinVal+0x17a>
    268a:	84 2b       	or	r24, r20
    268c:	8c 93       	st	X, r24
    268e:	3b c0       	rjmp	.+118    	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTB:
				/*Set the required pin in PortB to high*/
				SET_BIT(PORTB_REG, Pin_no);
    2690:	a8 e3       	ldi	r26, 0x38	; 56
    2692:	b0 e0       	ldi	r27, 0x00	; 0
    2694:	e8 e3       	ldi	r30, 0x38	; 56
    2696:	f0 e0       	ldi	r31, 0x00	; 0
    2698:	80 81       	ld	r24, Z
    269a:	48 2f       	mov	r20, r24
    269c:	8a 81       	ldd	r24, Y+2	; 0x02
    269e:	28 2f       	mov	r18, r24
    26a0:	30 e0       	ldi	r19, 0x00	; 0
    26a2:	81 e0       	ldi	r24, 0x01	; 1
    26a4:	90 e0       	ldi	r25, 0x00	; 0
    26a6:	02 2e       	mov	r0, r18
    26a8:	02 c0       	rjmp	.+4      	; 0x26ae <DIO_SetPinVal+0x1a6>
    26aa:	88 0f       	add	r24, r24
    26ac:	99 1f       	adc	r25, r25
    26ae:	0a 94       	dec	r0
    26b0:	e2 f7       	brpl	.-8      	; 0x26aa <DIO_SetPinVal+0x1a2>
    26b2:	84 2b       	or	r24, r20
    26b4:	8c 93       	st	X, r24
    26b6:	27 c0       	rjmp	.+78     	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTC:
				/*Set the required pin in PortC to high*/
				SET_BIT(PORTC_REG, Pin_no);
    26b8:	a5 e3       	ldi	r26, 0x35	; 53
    26ba:	b0 e0       	ldi	r27, 0x00	; 0
    26bc:	e5 e3       	ldi	r30, 0x35	; 53
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	80 81       	ld	r24, Z
    26c2:	48 2f       	mov	r20, r24
    26c4:	8a 81       	ldd	r24, Y+2	; 0x02
    26c6:	28 2f       	mov	r18, r24
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	81 e0       	ldi	r24, 0x01	; 1
    26cc:	90 e0       	ldi	r25, 0x00	; 0
    26ce:	02 2e       	mov	r0, r18
    26d0:	02 c0       	rjmp	.+4      	; 0x26d6 <DIO_SetPinVal+0x1ce>
    26d2:	88 0f       	add	r24, r24
    26d4:	99 1f       	adc	r25, r25
    26d6:	0a 94       	dec	r0
    26d8:	e2 f7       	brpl	.-8      	; 0x26d2 <DIO_SetPinVal+0x1ca>
    26da:	84 2b       	or	r24, r20
    26dc:	8c 93       	st	X, r24
    26de:	13 c0       	rjmp	.+38     	; 0x2706 <DIO_SetPinVal+0x1fe>
				break;
			case PORTD:
				/*Set the required pin in PortD to high*/
				SET_BIT(PORTD_REG, Pin_no);
    26e0:	a2 e3       	ldi	r26, 0x32	; 50
    26e2:	b0 e0       	ldi	r27, 0x00	; 0
    26e4:	e2 e3       	ldi	r30, 0x32	; 50
    26e6:	f0 e0       	ldi	r31, 0x00	; 0
    26e8:	80 81       	ld	r24, Z
    26ea:	48 2f       	mov	r20, r24
    26ec:	8a 81       	ldd	r24, Y+2	; 0x02
    26ee:	28 2f       	mov	r18, r24
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	81 e0       	ldi	r24, 0x01	; 1
    26f4:	90 e0       	ldi	r25, 0x00	; 0
    26f6:	02 2e       	mov	r0, r18
    26f8:	02 c0       	rjmp	.+4      	; 0x26fe <DIO_SetPinVal+0x1f6>
    26fa:	88 0f       	add	r24, r24
    26fc:	99 1f       	adc	r25, r25
    26fe:	0a 94       	dec	r0
    2700:	e2 f7       	brpl	.-8      	; 0x26fa <DIO_SetPinVal+0x1f2>
    2702:	84 2b       	or	r24, r20
    2704:	8c 93       	st	X, r24
	}
	else
	{
		/*Do nothing wrong Port ID or Pin no*/
	}
}
    2706:	27 96       	adiw	r28, 0x07	; 7
    2708:	0f b6       	in	r0, 0x3f	; 63
    270a:	f8 94       	cli
    270c:	de bf       	out	0x3e, r29	; 62
    270e:	0f be       	out	0x3f, r0	; 63
    2710:	cd bf       	out	0x3d, r28	; 61
    2712:	cf 91       	pop	r28
    2714:	df 91       	pop	r29
    2716:	08 95       	ret

00002718 <DIO_GetPinVal>:
/**************End of DIO_SetPinVal***************/

/*****************DIO_GetPinVal*******************/
u8 DIO_GetPinVal(u8 Port_ID, u8 Pin_no)
{
    2718:	df 93       	push	r29
    271a:	cf 93       	push	r28
    271c:	00 d0       	rcall	.+0      	; 0x271e <DIO_GetPinVal+0x6>
    271e:	00 d0       	rcall	.+0      	; 0x2720 <DIO_GetPinVal+0x8>
    2720:	0f 92       	push	r0
    2722:	cd b7       	in	r28, 0x3d	; 61
    2724:	de b7       	in	r29, 0x3e	; 62
    2726:	8a 83       	std	Y+2, r24	; 0x02
    2728:	6b 83       	std	Y+3, r22	; 0x03
	/*Local variable to return the pin value*/
	/*Set the return value to 0xFF in case */
	/*of wrong PORT or PIN*/
	u8 Pin_value=(u8)0xFF;
    272a:	8f ef       	ldi	r24, 0xFF	; 255
    272c:	89 83       	std	Y+1, r24	; 0x01
	/*Check the Port ID and Pin value are valid*/
	if((Port_ID <= PORTD)&&(Pin_no <= PIN_7))
    272e:	8a 81       	ldd	r24, Y+2	; 0x02
    2730:	84 30       	cpi	r24, 0x04	; 4
    2732:	08 f0       	brcs	.+2      	; 0x2736 <DIO_GetPinVal+0x1e>
    2734:	6b c0       	rjmp	.+214    	; 0x280c <DIO_GetPinVal+0xf4>
    2736:	8b 81       	ldd	r24, Y+3	; 0x03
    2738:	88 30       	cpi	r24, 0x08	; 8
    273a:	08 f0       	brcs	.+2      	; 0x273e <DIO_GetPinVal+0x26>
    273c:	67 c0       	rjmp	.+206    	; 0x280c <DIO_GetPinVal+0xf4>
	{
		switch(Port_ID)
    273e:	8a 81       	ldd	r24, Y+2	; 0x02
    2740:	28 2f       	mov	r18, r24
    2742:	30 e0       	ldi	r19, 0x00	; 0
    2744:	3d 83       	std	Y+5, r19	; 0x05
    2746:	2c 83       	std	Y+4, r18	; 0x04
    2748:	4c 81       	ldd	r20, Y+4	; 0x04
    274a:	5d 81       	ldd	r21, Y+5	; 0x05
    274c:	41 30       	cpi	r20, 0x01	; 1
    274e:	51 05       	cpc	r21, r1
    2750:	41 f1       	breq	.+80     	; 0x27a2 <DIO_GetPinVal+0x8a>
    2752:	8c 81       	ldd	r24, Y+4	; 0x04
    2754:	9d 81       	ldd	r25, Y+5	; 0x05
    2756:	82 30       	cpi	r24, 0x02	; 2
    2758:	91 05       	cpc	r25, r1
    275a:	34 f4       	brge	.+12     	; 0x2768 <DIO_GetPinVal+0x50>
    275c:	2c 81       	ldd	r18, Y+4	; 0x04
    275e:	3d 81       	ldd	r19, Y+5	; 0x05
    2760:	21 15       	cp	r18, r1
    2762:	31 05       	cpc	r19, r1
    2764:	61 f0       	breq	.+24     	; 0x277e <DIO_GetPinVal+0x66>
    2766:	52 c0       	rjmp	.+164    	; 0x280c <DIO_GetPinVal+0xf4>
    2768:	4c 81       	ldd	r20, Y+4	; 0x04
    276a:	5d 81       	ldd	r21, Y+5	; 0x05
    276c:	42 30       	cpi	r20, 0x02	; 2
    276e:	51 05       	cpc	r21, r1
    2770:	51 f1       	breq	.+84     	; 0x27c6 <DIO_GetPinVal+0xae>
    2772:	8c 81       	ldd	r24, Y+4	; 0x04
    2774:	9d 81       	ldd	r25, Y+5	; 0x05
    2776:	83 30       	cpi	r24, 0x03	; 3
    2778:	91 05       	cpc	r25, r1
    277a:	b9 f1       	breq	.+110    	; 0x27ea <DIO_GetPinVal+0xd2>
    277c:	47 c0       	rjmp	.+142    	; 0x280c <DIO_GetPinVal+0xf4>
		{
		case PORTA:
			/*Get the Pin value from Port A*/
			Pin_value= GET_BIT(PINA_REG, Pin_no);
    277e:	e9 e3       	ldi	r30, 0x39	; 57
    2780:	f0 e0       	ldi	r31, 0x00	; 0
    2782:	80 81       	ld	r24, Z
    2784:	28 2f       	mov	r18, r24
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	8b 81       	ldd	r24, Y+3	; 0x03
    278a:	88 2f       	mov	r24, r24
    278c:	90 e0       	ldi	r25, 0x00	; 0
    278e:	a9 01       	movw	r20, r18
    2790:	02 c0       	rjmp	.+4      	; 0x2796 <DIO_GetPinVal+0x7e>
    2792:	55 95       	asr	r21
    2794:	47 95       	ror	r20
    2796:	8a 95       	dec	r24
    2798:	e2 f7       	brpl	.-8      	; 0x2792 <DIO_GetPinVal+0x7a>
    279a:	ca 01       	movw	r24, r20
    279c:	81 70       	andi	r24, 0x01	; 1
    279e:	89 83       	std	Y+1, r24	; 0x01
    27a0:	35 c0       	rjmp	.+106    	; 0x280c <DIO_GetPinVal+0xf4>
			break;
		case PORTB:
			/*Get the Pin value from Port B*/
			Pin_value= GET_BIT(PINB_REG, Pin_no);
    27a2:	e6 e3       	ldi	r30, 0x36	; 54
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	80 81       	ld	r24, Z
    27a8:	28 2f       	mov	r18, r24
    27aa:	30 e0       	ldi	r19, 0x00	; 0
    27ac:	8b 81       	ldd	r24, Y+3	; 0x03
    27ae:	88 2f       	mov	r24, r24
    27b0:	90 e0       	ldi	r25, 0x00	; 0
    27b2:	a9 01       	movw	r20, r18
    27b4:	02 c0       	rjmp	.+4      	; 0x27ba <DIO_GetPinVal+0xa2>
    27b6:	55 95       	asr	r21
    27b8:	47 95       	ror	r20
    27ba:	8a 95       	dec	r24
    27bc:	e2 f7       	brpl	.-8      	; 0x27b6 <DIO_GetPinVal+0x9e>
    27be:	ca 01       	movw	r24, r20
    27c0:	81 70       	andi	r24, 0x01	; 1
    27c2:	89 83       	std	Y+1, r24	; 0x01
    27c4:	23 c0       	rjmp	.+70     	; 0x280c <DIO_GetPinVal+0xf4>
			break;
		case PORTC:
			/*Get the Pin value from Port C*/
			Pin_value= GET_BIT(PINC_REG, Pin_no);
    27c6:	e3 e3       	ldi	r30, 0x33	; 51
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	28 2f       	mov	r18, r24
    27ce:	30 e0       	ldi	r19, 0x00	; 0
    27d0:	8b 81       	ldd	r24, Y+3	; 0x03
    27d2:	88 2f       	mov	r24, r24
    27d4:	90 e0       	ldi	r25, 0x00	; 0
    27d6:	a9 01       	movw	r20, r18
    27d8:	02 c0       	rjmp	.+4      	; 0x27de <DIO_GetPinVal+0xc6>
    27da:	55 95       	asr	r21
    27dc:	47 95       	ror	r20
    27de:	8a 95       	dec	r24
    27e0:	e2 f7       	brpl	.-8      	; 0x27da <DIO_GetPinVal+0xc2>
    27e2:	ca 01       	movw	r24, r20
    27e4:	81 70       	andi	r24, 0x01	; 1
    27e6:	89 83       	std	Y+1, r24	; 0x01
    27e8:	11 c0       	rjmp	.+34     	; 0x280c <DIO_GetPinVal+0xf4>
			break;
		case PORTD:
			/*Get the Pin value from Port D*/
			Pin_value= GET_BIT(PIND_REG, Pin_no);
    27ea:	e0 e3       	ldi	r30, 0x30	; 48
    27ec:	f0 e0       	ldi	r31, 0x00	; 0
    27ee:	80 81       	ld	r24, Z
    27f0:	28 2f       	mov	r18, r24
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	8b 81       	ldd	r24, Y+3	; 0x03
    27f6:	88 2f       	mov	r24, r24
    27f8:	90 e0       	ldi	r25, 0x00	; 0
    27fa:	a9 01       	movw	r20, r18
    27fc:	02 c0       	rjmp	.+4      	; 0x2802 <DIO_GetPinVal+0xea>
    27fe:	55 95       	asr	r21
    2800:	47 95       	ror	r20
    2802:	8a 95       	dec	r24
    2804:	e2 f7       	brpl	.-8      	; 0x27fe <DIO_GetPinVal+0xe6>
    2806:	ca 01       	movw	r24, r20
    2808:	81 70       	andi	r24, 0x01	; 1
    280a:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing wrong Port ID or Pin no*/
	}

return Pin_value;
    280c:	89 81       	ldd	r24, Y+1	; 0x01
}
    280e:	0f 90       	pop	r0
    2810:	0f 90       	pop	r0
    2812:	0f 90       	pop	r0
    2814:	0f 90       	pop	r0
    2816:	0f 90       	pop	r0
    2818:	cf 91       	pop	r28
    281a:	df 91       	pop	r29
    281c:	08 95       	ret

0000281e <DIO_SetPortDir>:
/**************End of DIO_GetPinVal***************/

/*****************DIO_SetPortDir******************/
void DIO_SetPortDir(u8 Port_ID, u8 Port_Dir)
{
    281e:	df 93       	push	r29
    2820:	cf 93       	push	r28
    2822:	00 d0       	rcall	.+0      	; 0x2824 <DIO_SetPortDir+0x6>
    2824:	00 d0       	rcall	.+0      	; 0x2826 <DIO_SetPortDir+0x8>
    2826:	cd b7       	in	r28, 0x3d	; 61
    2828:	de b7       	in	r29, 0x3e	; 62
    282a:	89 83       	std	Y+1, r24	; 0x01
    282c:	6a 83       	std	Y+2, r22	; 0x02
	/*Check the Port ID and Pin value are valid*/
	if(Port_ID <= PORTD)
    282e:	89 81       	ldd	r24, Y+1	; 0x01
    2830:	84 30       	cpi	r24, 0x04	; 4
    2832:	90 f5       	brcc	.+100    	; 0x2898 <DIO_SetPortDir+0x7a>
	{
		switch(Port_ID)
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	28 2f       	mov	r18, r24
    2838:	30 e0       	ldi	r19, 0x00	; 0
    283a:	3c 83       	std	Y+4, r19	; 0x04
    283c:	2b 83       	std	Y+3, r18	; 0x03
    283e:	8b 81       	ldd	r24, Y+3	; 0x03
    2840:	9c 81       	ldd	r25, Y+4	; 0x04
    2842:	81 30       	cpi	r24, 0x01	; 1
    2844:	91 05       	cpc	r25, r1
    2846:	d1 f0       	breq	.+52     	; 0x287c <DIO_SetPortDir+0x5e>
    2848:	2b 81       	ldd	r18, Y+3	; 0x03
    284a:	3c 81       	ldd	r19, Y+4	; 0x04
    284c:	22 30       	cpi	r18, 0x02	; 2
    284e:	31 05       	cpc	r19, r1
    2850:	2c f4       	brge	.+10     	; 0x285c <DIO_SetPortDir+0x3e>
    2852:	8b 81       	ldd	r24, Y+3	; 0x03
    2854:	9c 81       	ldd	r25, Y+4	; 0x04
    2856:	00 97       	sbiw	r24, 0x00	; 0
    2858:	61 f0       	breq	.+24     	; 0x2872 <DIO_SetPortDir+0x54>
    285a:	1e c0       	rjmp	.+60     	; 0x2898 <DIO_SetPortDir+0x7a>
    285c:	2b 81       	ldd	r18, Y+3	; 0x03
    285e:	3c 81       	ldd	r19, Y+4	; 0x04
    2860:	22 30       	cpi	r18, 0x02	; 2
    2862:	31 05       	cpc	r19, r1
    2864:	81 f0       	breq	.+32     	; 0x2886 <DIO_SetPortDir+0x68>
    2866:	8b 81       	ldd	r24, Y+3	; 0x03
    2868:	9c 81       	ldd	r25, Y+4	; 0x04
    286a:	83 30       	cpi	r24, 0x03	; 3
    286c:	91 05       	cpc	r25, r1
    286e:	81 f0       	breq	.+32     	; 0x2890 <DIO_SetPortDir+0x72>
    2870:	13 c0       	rjmp	.+38     	; 0x2898 <DIO_SetPortDir+0x7a>
		{
		case PORTA:
			/*Set whole PortA direction*/
			DDRA_REG= Port_Dir;
    2872:	ea e3       	ldi	r30, 0x3A	; 58
    2874:	f0 e0       	ldi	r31, 0x00	; 0
    2876:	8a 81       	ldd	r24, Y+2	; 0x02
    2878:	80 83       	st	Z, r24
    287a:	0e c0       	rjmp	.+28     	; 0x2898 <DIO_SetPortDir+0x7a>
			break;
		case PORTB:
			/*Set whole PortB direction*/
			DDRB_REG= Port_Dir;
    287c:	e7 e3       	ldi	r30, 0x37	; 55
    287e:	f0 e0       	ldi	r31, 0x00	; 0
    2880:	8a 81       	ldd	r24, Y+2	; 0x02
    2882:	80 83       	st	Z, r24
    2884:	09 c0       	rjmp	.+18     	; 0x2898 <DIO_SetPortDir+0x7a>
			break;
		case PORTC:
			/*Set whole PortC direction*/
			DDRC_REG= Port_Dir;
    2886:	e4 e3       	ldi	r30, 0x34	; 52
    2888:	f0 e0       	ldi	r31, 0x00	; 0
    288a:	8a 81       	ldd	r24, Y+2	; 0x02
    288c:	80 83       	st	Z, r24
    288e:	04 c0       	rjmp	.+8      	; 0x2898 <DIO_SetPortDir+0x7a>
			break;
		case PORTD:
			/*Set whole PortD direction*/
			DDRD_REG= Port_Dir;
    2890:	e1 e3       	ldi	r30, 0x31	; 49
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	8a 81       	ldd	r24, Y+2	; 0x02
    2896:	80 83       	st	Z, r24
	}
	else
	{
		/*Do nothing wrong Port ID*/
	}
}
    2898:	0f 90       	pop	r0
    289a:	0f 90       	pop	r0
    289c:	0f 90       	pop	r0
    289e:	0f 90       	pop	r0
    28a0:	cf 91       	pop	r28
    28a2:	df 91       	pop	r29
    28a4:	08 95       	ret

000028a6 <DIO_SetPortVal>:
/**************End of DIO_SetPortDir************/

/*****************DIO_SetPortVal******************/
void DIO_SetPortVal(u8 Port_ID, u8 Port_val)
{
    28a6:	df 93       	push	r29
    28a8:	cf 93       	push	r28
    28aa:	00 d0       	rcall	.+0      	; 0x28ac <DIO_SetPortVal+0x6>
    28ac:	00 d0       	rcall	.+0      	; 0x28ae <DIO_SetPortVal+0x8>
    28ae:	cd b7       	in	r28, 0x3d	; 61
    28b0:	de b7       	in	r29, 0x3e	; 62
    28b2:	89 83       	std	Y+1, r24	; 0x01
    28b4:	6a 83       	std	Y+2, r22	; 0x02
	/*Check the Port ID and Pin value are valid*/
	if(Port_ID <= PORTD)
    28b6:	89 81       	ldd	r24, Y+1	; 0x01
    28b8:	84 30       	cpi	r24, 0x04	; 4
    28ba:	90 f5       	brcc	.+100    	; 0x2920 <DIO_SetPortVal+0x7a>
	{
		switch(Port_ID)
    28bc:	89 81       	ldd	r24, Y+1	; 0x01
    28be:	28 2f       	mov	r18, r24
    28c0:	30 e0       	ldi	r19, 0x00	; 0
    28c2:	3c 83       	std	Y+4, r19	; 0x04
    28c4:	2b 83       	std	Y+3, r18	; 0x03
    28c6:	8b 81       	ldd	r24, Y+3	; 0x03
    28c8:	9c 81       	ldd	r25, Y+4	; 0x04
    28ca:	81 30       	cpi	r24, 0x01	; 1
    28cc:	91 05       	cpc	r25, r1
    28ce:	d1 f0       	breq	.+52     	; 0x2904 <DIO_SetPortVal+0x5e>
    28d0:	2b 81       	ldd	r18, Y+3	; 0x03
    28d2:	3c 81       	ldd	r19, Y+4	; 0x04
    28d4:	22 30       	cpi	r18, 0x02	; 2
    28d6:	31 05       	cpc	r19, r1
    28d8:	2c f4       	brge	.+10     	; 0x28e4 <DIO_SetPortVal+0x3e>
    28da:	8b 81       	ldd	r24, Y+3	; 0x03
    28dc:	9c 81       	ldd	r25, Y+4	; 0x04
    28de:	00 97       	sbiw	r24, 0x00	; 0
    28e0:	61 f0       	breq	.+24     	; 0x28fa <DIO_SetPortVal+0x54>
    28e2:	1e c0       	rjmp	.+60     	; 0x2920 <DIO_SetPortVal+0x7a>
    28e4:	2b 81       	ldd	r18, Y+3	; 0x03
    28e6:	3c 81       	ldd	r19, Y+4	; 0x04
    28e8:	22 30       	cpi	r18, 0x02	; 2
    28ea:	31 05       	cpc	r19, r1
    28ec:	81 f0       	breq	.+32     	; 0x290e <DIO_SetPortVal+0x68>
    28ee:	8b 81       	ldd	r24, Y+3	; 0x03
    28f0:	9c 81       	ldd	r25, Y+4	; 0x04
    28f2:	83 30       	cpi	r24, 0x03	; 3
    28f4:	91 05       	cpc	r25, r1
    28f6:	81 f0       	breq	.+32     	; 0x2918 <DIO_SetPortVal+0x72>
    28f8:	13 c0       	rjmp	.+38     	; 0x2920 <DIO_SetPortVal+0x7a>
		{
		case PORTA:
			/*Set whole PortA value*/
			PORTA_REG= Port_val;
    28fa:	eb e3       	ldi	r30, 0x3B	; 59
    28fc:	f0 e0       	ldi	r31, 0x00	; 0
    28fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2900:	80 83       	st	Z, r24
    2902:	0e c0       	rjmp	.+28     	; 0x2920 <DIO_SetPortVal+0x7a>
			break;
		case PORTB:
			/*Set whole PortB value*/
			PORTB_REG= Port_val;
    2904:	e8 e3       	ldi	r30, 0x38	; 56
    2906:	f0 e0       	ldi	r31, 0x00	; 0
    2908:	8a 81       	ldd	r24, Y+2	; 0x02
    290a:	80 83       	st	Z, r24
    290c:	09 c0       	rjmp	.+18     	; 0x2920 <DIO_SetPortVal+0x7a>
			break;
		case PORTC:
			/*Set whole PortC value*/
			PORTC_REG= Port_val;
    290e:	e5 e3       	ldi	r30, 0x35	; 53
    2910:	f0 e0       	ldi	r31, 0x00	; 0
    2912:	8a 81       	ldd	r24, Y+2	; 0x02
    2914:	80 83       	st	Z, r24
    2916:	04 c0       	rjmp	.+8      	; 0x2920 <DIO_SetPortVal+0x7a>
			break;
		case PORTD:
			/*Set whole PortD value*/
			PORTD_REG= Port_val;
    2918:	e2 e3       	ldi	r30, 0x32	; 50
    291a:	f0 e0       	ldi	r31, 0x00	; 0
    291c:	8a 81       	ldd	r24, Y+2	; 0x02
    291e:	80 83       	st	Z, r24
	}
	else
	{
		/*Do nothing wrong Port ID*/
	}
}
    2920:	0f 90       	pop	r0
    2922:	0f 90       	pop	r0
    2924:	0f 90       	pop	r0
    2926:	0f 90       	pop	r0
    2928:	cf 91       	pop	r28
    292a:	df 91       	pop	r29
    292c:	08 95       	ret

0000292e <main>:
#include "../ADC_DRV/ADC_Int.h"
#include "../PWM_DRV/PWM_Int.h"


void main(void)
{
    292e:	df 93       	push	r29
    2930:	cf 93       	push	r28
    2932:	cd b7       	in	r28, 0x3d	; 61
    2934:	de b7       	in	r29, 0x3e	; 62
	DIO_SetPortDir(PORTD, 0xff);
    2936:	83 e0       	ldi	r24, 0x03	; 3
    2938:	6f ef       	ldi	r22, 0xFF	; 255
    293a:	0e 94 0f 14 	call	0x281e	; 0x281e <DIO_SetPortDir>
	DIO_SetPortDir(PORTC, 0xff);
    293e:	82 e0       	ldi	r24, 0x02	; 2
    2940:	6f ef       	ldi	r22, 0xFF	; 255
    2942:	0e 94 0f 14 	call	0x281e	; 0x281e <DIO_SetPortDir>
	DIO_SetPortDir(PORTA, 0xff);
    2946:	80 e0       	ldi	r24, 0x00	; 0
    2948:	6f ef       	ldi	r22, 0xFF	; 255
    294a:	0e 94 0f 14 	call	0x281e	; 0x281e <DIO_SetPortDir>
	DIO_SetPortDir(PORTB, 0xff);
    294e:	81 e0       	ldi	r24, 0x01	; 1
    2950:	6f ef       	ldi	r22, 0xFF	; 255
    2952:	0e 94 0f 14 	call	0x281e	; 0x281e <DIO_SetPortDir>


	while(1)
	{
		//turn the Green LED on for 60 seconds PINA0 for green led
		DIO_SetPinVal(PORTA, PIN_0, HIGH);
    2956:	80 e0       	ldi	r24, 0x00	; 0
    2958:	60 e0       	ldi	r22, 0x00	; 0
    295a:	41 e0       	ldi	r20, 0x01	; 1
    295c:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//Display 60 on seven segment
		SevenSeg_voidTwoSevenDisplay(PORTB,PORTC,60);
    2960:	81 e0       	ldi	r24, 0x01	; 1
    2962:	62 e0       	ldi	r22, 0x02	; 2
    2964:	4c e3       	ldi	r20, 0x3C	; 60
    2966:	0e 94 93 08 	call	0x1126	; 0x1126 <SevenSeg_voidTwoSevenDisplay>

		//turn green led off
		DIO_SetPinVal(PORTA, PIN_0, LOW);
    296a:	80 e0       	ldi	r24, 0x00	; 0
    296c:	60 e0       	ldi	r22, 0x00	; 0
    296e:	40 e0       	ldi	r20, 0x00	; 0
    2970:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>



		/*turn the yellow LED for 10 seconds and the gate start closing slowly
		  while the buzzer is giving a beep PINA1 for yellow led*/
		DIO_SetPinVal(PORTA, PIN_1, HIGH);
    2974:	80 e0       	ldi	r24, 0x00	; 0
    2976:	61 e0       	ldi	r22, 0x01	; 1
    2978:	41 e0       	ldi	r20, 0x01	; 1
    297a:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		// turn on PINA3 for BUZZER
		DIO_SetPinVal(PORTA, PIN_3, HIGH);
    297e:	80 e0       	ldi	r24, 0x00	; 0
    2980:	63 e0       	ldi	r22, 0x03	; 3
    2982:	41 e0       	ldi	r20, 0x01	; 1
    2984:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//open the gate(rotate the motor in clockwise)
		Timer1_FastPwm( 1 , 30);
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	6e e1       	ldi	r22, 0x1E	; 30
    298c:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <Timer1_FastPwm>
		//those two pins for control the directions
		DIO_SetPinVal(PORTA, PIN_4, HIGH);
    2990:	80 e0       	ldi	r24, 0x00	; 0
    2992:	64 e0       	ldi	r22, 0x04	; 4
    2994:	41 e0       	ldi	r20, 0x01	; 1
    2996:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
		DIO_SetPinVal(PORTA, PIN_5, LOW);
    299a:	80 e0       	ldi	r24, 0x00	; 0
    299c:	65 e0       	ldi	r22, 0x05	; 5
    299e:	40 e0       	ldi	r20, 0x00	; 0
    29a0:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//Display 10 second on seven segment
		SevenSeg_voidTwoSevenDisplay(PORTB,PORTC,10);
    29a4:	81 e0       	ldi	r24, 0x01	; 1
    29a6:	62 e0       	ldi	r22, 0x02	; 2
    29a8:	4a e0       	ldi	r20, 0x0A	; 10
    29aa:	0e 94 93 08 	call	0x1126	; 0x1126 <SevenSeg_voidTwoSevenDisplay>

		//turn yellow led off
		DIO_SetPinVal(PORTA, PIN_1, LOW);
    29ae:	80 e0       	ldi	r24, 0x00	; 0
    29b0:	61 e0       	ldi	r22, 0x01	; 1
    29b2:	40 e0       	ldi	r20, 0x00	; 0
    29b4:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//turn off the buzzer
		DIO_SetPinVal(PORTA, PIN_3, LOW);
    29b8:	80 e0       	ldi	r24, 0x00	; 0
    29ba:	63 e0       	ldi	r22, 0x03	; 3
    29bc:	40 e0       	ldi	r20, 0x00	; 0
    29be:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//stop the gate
		DIO_SetPinVal(PORTA, PIN_4, LOW);
    29c2:	80 e0       	ldi	r24, 0x00	; 0
    29c4:	64 e0       	ldi	r22, 0x04	; 4
    29c6:	40 e0       	ldi	r20, 0x00	; 0
    29c8:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
		DIO_SetPinVal(PORTA, PIN_5, LOW);
    29cc:	80 e0       	ldi	r24, 0x00	; 0
    29ce:	65 e0       	ldi	r22, 0x05	; 5
    29d0:	40 e0       	ldi	r20, 0x00	; 0
    29d2:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>




		//turn on the Red LED for 60 seconds PIN2 for red led
		DIO_SetPinVal(PORTA, PIN_2, HIGH);
    29d6:	80 e0       	ldi	r24, 0x00	; 0
    29d8:	62 e0       	ldi	r22, 0x02	; 2
    29da:	41 e0       	ldi	r20, 0x01	; 1
    29dc:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//Display 60 second on seven segment
		SevenSeg_voidTwoSevenDisplay(PORTB,PORTC,60);
    29e0:	81 e0       	ldi	r24, 0x01	; 1
    29e2:	62 e0       	ldi	r22, 0x02	; 2
    29e4:	4c e3       	ldi	r20, 0x3C	; 60
    29e6:	0e 94 93 08 	call	0x1126	; 0x1126 <SevenSeg_voidTwoSevenDisplay>

		//turn off the Red LED
		DIO_SetPinVal(PORTA, PIN_2, LOW);
    29ea:	80 e0       	ldi	r24, 0x00	; 0
    29ec:	62 e0       	ldi	r22, 0x02	; 2
    29ee:	40 e0       	ldi	r20, 0x00	; 0
    29f0:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>



		/*turn the yellow LED for 10 seconds and the gate start opening slowly
		  while the buzzer is giving a beep PINA1 for yellow led*/
		DIO_SetPinVal(PORTA, PIN_1, HIGH);
    29f4:	80 e0       	ldi	r24, 0x00	; 0
    29f6:	61 e0       	ldi	r22, 0x01	; 1
    29f8:	41 e0       	ldi	r20, 0x01	; 1
    29fa:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		// turn on PINA3 for BUZZER
		DIO_SetPinVal(PORTA, PIN_3, HIGH);
    29fe:	80 e0       	ldi	r24, 0x00	; 0
    2a00:	63 e0       	ldi	r22, 0x03	; 3
    2a02:	41 e0       	ldi	r20, 0x01	; 1
    2a04:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//open the gate(rotate the motor in anti clockwise)
		Timer1_FastPwm( 1 , 30);
    2a08:	81 e0       	ldi	r24, 0x01	; 1
    2a0a:	6e e1       	ldi	r22, 0x1E	; 30
    2a0c:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <Timer1_FastPwm>
		//those two pins for control the directions
		DIO_SetPinVal(PORTA, PIN_4, LOW);
    2a10:	80 e0       	ldi	r24, 0x00	; 0
    2a12:	64 e0       	ldi	r22, 0x04	; 4
    2a14:	40 e0       	ldi	r20, 0x00	; 0
    2a16:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
		DIO_SetPinVal(PORTA, PIN_5, HIGH);
    2a1a:	80 e0       	ldi	r24, 0x00	; 0
    2a1c:	65 e0       	ldi	r22, 0x05	; 5
    2a1e:	41 e0       	ldi	r20, 0x01	; 1
    2a20:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//Display 10 second on seven segment
		SevenSeg_voidTwoSevenDisplay(PORTD,PORTC,10);
    2a24:	83 e0       	ldi	r24, 0x03	; 3
    2a26:	62 e0       	ldi	r22, 0x02	; 2
    2a28:	4a e0       	ldi	r20, 0x0A	; 10
    2a2a:	0e 94 93 08 	call	0x1126	; 0x1126 <SevenSeg_voidTwoSevenDisplay>

		//turn yellow led off
		DIO_SetPinVal(PORTA, PIN_1, LOW);
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	61 e0       	ldi	r22, 0x01	; 1
    2a32:	40 e0       	ldi	r20, 0x00	; 0
    2a34:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//turn off the buzzer
		DIO_SetPinVal(PORTA, PIN_3, LOW);
    2a38:	80 e0       	ldi	r24, 0x00	; 0
    2a3a:	63 e0       	ldi	r22, 0x03	; 3
    2a3c:	40 e0       	ldi	r20, 0x00	; 0
    2a3e:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>

		//stop the gate
		DIO_SetPinVal(PORTA, PIN_4, LOW);
    2a42:	80 e0       	ldi	r24, 0x00	; 0
    2a44:	64 e0       	ldi	r22, 0x04	; 4
    2a46:	40 e0       	ldi	r20, 0x00	; 0
    2a48:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
		DIO_SetPinVal(PORTA, PIN_5, LOW);
    2a4c:	80 e0       	ldi	r24, 0x00	; 0
    2a4e:	65 e0       	ldi	r22, 0x05	; 5
    2a50:	40 e0       	ldi	r20, 0x00	; 0
    2a52:	0e 94 84 12 	call	0x2508	; 0x2508 <DIO_SetPinVal>
    2a56:	7f cf       	rjmp	.-258    	; 0x2956 <main+0x28>

00002a58 <__vector_16>:


//ISR of ADC just using the CallBackPointer which has the value of the function the user wants
//to run when an ADC interrupt happens
void __vector_16 (void)
{
    2a58:	78 94       	sei
    2a5a:	1f 92       	push	r1
    2a5c:	0f 92       	push	r0
    2a5e:	0f b6       	in	r0, 0x3f	; 63
    2a60:	0f 92       	push	r0
    2a62:	11 24       	eor	r1, r1
    2a64:	2f 93       	push	r18
    2a66:	3f 93       	push	r19
    2a68:	4f 93       	push	r20
    2a6a:	5f 93       	push	r21
    2a6c:	6f 93       	push	r22
    2a6e:	7f 93       	push	r23
    2a70:	8f 93       	push	r24
    2a72:	9f 93       	push	r25
    2a74:	af 93       	push	r26
    2a76:	bf 93       	push	r27
    2a78:	ef 93       	push	r30
    2a7a:	ff 93       	push	r31
    2a7c:	df 93       	push	r29
    2a7e:	cf 93       	push	r28
    2a80:	cd b7       	in	r28, 0x3d	; 61
    2a82:	de b7       	in	r29, 0x3e	; 62
	CallBackPointer();
    2a84:	e0 91 80 00 	lds	r30, 0x0080
    2a88:	f0 91 81 00 	lds	r31, 0x0081
    2a8c:	09 95       	icall
}
    2a8e:	cf 91       	pop	r28
    2a90:	df 91       	pop	r29
    2a92:	ff 91       	pop	r31
    2a94:	ef 91       	pop	r30
    2a96:	bf 91       	pop	r27
    2a98:	af 91       	pop	r26
    2a9a:	9f 91       	pop	r25
    2a9c:	8f 91       	pop	r24
    2a9e:	7f 91       	pop	r23
    2aa0:	6f 91       	pop	r22
    2aa2:	5f 91       	pop	r21
    2aa4:	4f 91       	pop	r20
    2aa6:	3f 91       	pop	r19
    2aa8:	2f 91       	pop	r18
    2aaa:	0f 90       	pop	r0
    2aac:	0f be       	out	0x3f, r0	; 63
    2aae:	0f 90       	pop	r0
    2ab0:	1f 90       	pop	r1
    2ab2:	18 95       	reti

00002ab4 <Set_Call_Back_ADC>:

extern void Set_Call_Back_ADC(void (*Input_Function)(void))
{
    2ab4:	df 93       	push	r29
    2ab6:	cf 93       	push	r28
    2ab8:	00 d0       	rcall	.+0      	; 0x2aba <Set_Call_Back_ADC+0x6>
    2aba:	cd b7       	in	r28, 0x3d	; 61
    2abc:	de b7       	in	r29, 0x3e	; 62
    2abe:	9a 83       	std	Y+2, r25	; 0x02
    2ac0:	89 83       	std	Y+1, r24	; 0x01
	CallBackPointer=Input_Function;
    2ac2:	89 81       	ldd	r24, Y+1	; 0x01
    2ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac6:	90 93 81 00 	sts	0x0081, r25
    2aca:	80 93 80 00 	sts	0x0080, r24
}
    2ace:	0f 90       	pop	r0
    2ad0:	0f 90       	pop	r0
    2ad2:	cf 91       	pop	r28
    2ad4:	df 91       	pop	r29
    2ad6:	08 95       	ret

00002ad8 <ADC_Init>:

void ADC_Init (void)
{
    2ad8:	df 93       	push	r29
    2ada:	cf 93       	push	r28
    2adc:	cd b7       	in	r28, 0x3d	; 61
    2ade:	de b7       	in	r29, 0x3e	; 62
	/* Set Bit 7 in ADCSRA by 1 to Enable ADC */
	SET_BIT(ADCSRA_Reg,7);
    2ae0:	a6 e2       	ldi	r26, 0x26	; 38
    2ae2:	b0 e0       	ldi	r27, 0x00	; 0
    2ae4:	e6 e2       	ldi	r30, 0x26	; 38
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	80 68       	ori	r24, 0x80	; 128
    2aec:	8c 93       	st	X, r24

	/* Set the Prescaler Configuration as 128*/
	/* Bits 2:0  ADPS2:0: ADC Prescaler Select Bits in register ADCSRA*/
	/*Set ADPS2 to 1 (Bit2) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,2);
    2aee:	a6 e2       	ldi	r26, 0x26	; 38
    2af0:	b0 e0       	ldi	r27, 0x00	; 0
    2af2:	e6 e2       	ldi	r30, 0x26	; 38
    2af4:	f0 e0       	ldi	r31, 0x00	; 0
    2af6:	80 81       	ld	r24, Z
    2af8:	84 60       	ori	r24, 0x04	; 4
    2afa:	8c 93       	st	X, r24
	/*Set ADPS1 to 1 (Bit1) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,1);
    2afc:	a6 e2       	ldi	r26, 0x26	; 38
    2afe:	b0 e0       	ldi	r27, 0x00	; 0
    2b00:	e6 e2       	ldi	r30, 0x26	; 38
    2b02:	f0 e0       	ldi	r31, 0x00	; 0
    2b04:	80 81       	ld	r24, Z
    2b06:	82 60       	ori	r24, 0x02	; 2
    2b08:	8c 93       	st	X, r24
	/*Set ADPS0 to 1 (Bit0) in register ADCSRA*/
	SET_BIT(ADCSRA_Reg,0);
    2b0a:	a6 e2       	ldi	r26, 0x26	; 38
    2b0c:	b0 e0       	ldi	r27, 0x00	; 0
    2b0e:	e6 e2       	ldi	r30, 0x26	; 38
    2b10:	f0 e0       	ldi	r31, 0x00	; 0
    2b12:	80 81       	ld	r24, Z
    2b14:	81 60       	ori	r24, 0x01	; 1
    2b16:	8c 93       	st	X, r24

	/*Set ADIE to 1 (Bit3) in register ADCSRA to Enable interrupt*/
	SET_BIT(ADCSRA_Reg,3);
    2b18:	a6 e2       	ldi	r26, 0x26	; 38
    2b1a:	b0 e0       	ldi	r27, 0x00	; 0
    2b1c:	e6 e2       	ldi	r30, 0x26	; 38
    2b1e:	f0 e0       	ldi	r31, 0x00	; 0
    2b20:	80 81       	ld	r24, Z
    2b22:	88 60       	ori	r24, 0x08	; 8
    2b24:	8c 93       	st	X, r24

	/* Choose the Reference Voltage as AVCC with external capacitor*/
	/*Bit 7:6  REFS1:0: Reference Selection Bits*/
	/*Clear Bit 7 REFS1 in ADMUX Register*/
	CLR_BIT(ADMUX_Reg,7);
    2b26:	a7 e2       	ldi	r26, 0x27	; 39
    2b28:	b0 e0       	ldi	r27, 0x00	; 0
    2b2a:	e7 e2       	ldi	r30, 0x27	; 39
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	8f 77       	andi	r24, 0x7F	; 127
    2b32:	8c 93       	st	X, r24
	/*Set Bit 6 REFS0 by 1 in ADMUX Register*/
	SET_BIT(ADMUX_Reg,6);
    2b34:	a7 e2       	ldi	r26, 0x27	; 39
    2b36:	b0 e0       	ldi	r27, 0x00	; 0
    2b38:	e7 e2       	ldi	r30, 0x27	; 39
    2b3a:	f0 e0       	ldi	r31, 0x00	; 0
    2b3c:	80 81       	ld	r24, Z
    2b3e:	80 64       	ori	r24, 0x40	; 64
    2b40:	8c 93       	st	X, r24

	/*ADC DATA left Adjustment*/
	/*Set Bit 5  ADLAR: ADC Left Adjust Result to */
	SET_BIT(ADMUX_Reg,5);
    2b42:	a7 e2       	ldi	r26, 0x27	; 39
    2b44:	b0 e0       	ldi	r27, 0x00	; 0
    2b46:	e7 e2       	ldi	r30, 0x27	; 39
    2b48:	f0 e0       	ldi	r31, 0x00	; 0
    2b4a:	80 81       	ld	r24, Z
    2b4c:	80 62       	ori	r24, 0x20	; 32
    2b4e:	8c 93       	st	X, r24

	/*Enable the Global interrupt*/
	CLR_BIT(ADC_SFIOR,7);
    2b50:	a0 e5       	ldi	r26, 0x50	; 80
    2b52:	b0 e0       	ldi	r27, 0x00	; 0
    2b54:	e0 e5       	ldi	r30, 0x50	; 80
    2b56:	f0 e0       	ldi	r31, 0x00	; 0
    2b58:	80 81       	ld	r24, Z
    2b5a:	8f 77       	andi	r24, 0x7F	; 127
    2b5c:	8c 93       	st	X, r24
	CLR_BIT(ADC_SFIOR,6);
    2b5e:	a0 e5       	ldi	r26, 0x50	; 80
    2b60:	b0 e0       	ldi	r27, 0x00	; 0
    2b62:	e0 e5       	ldi	r30, 0x50	; 80
    2b64:	f0 e0       	ldi	r31, 0x00	; 0
    2b66:	80 81       	ld	r24, Z
    2b68:	8f 7b       	andi	r24, 0xBF	; 191
    2b6a:	8c 93       	st	X, r24
	CLR_BIT(ADC_SFIOR,5);
    2b6c:	a0 e5       	ldi	r26, 0x50	; 80
    2b6e:	b0 e0       	ldi	r27, 0x00	; 0
    2b70:	e0 e5       	ldi	r30, 0x50	; 80
    2b72:	f0 e0       	ldi	r31, 0x00	; 0
    2b74:	80 81       	ld	r24, Z
    2b76:	8f 7d       	andi	r24, 0xDF	; 223
    2b78:	8c 93       	st	X, r24
	SET_BIT(SREG,7);
    2b7a:	af e5       	ldi	r26, 0x5F	; 95
    2b7c:	b0 e0       	ldi	r27, 0x00	; 0
    2b7e:	ef e5       	ldi	r30, 0x5F	; 95
    2b80:	f0 e0       	ldi	r31, 0x00	; 0
    2b82:	80 81       	ld	r24, Z
    2b84:	80 68       	ori	r24, 0x80	; 128
    2b86:	8c 93       	st	X, r24
}
    2b88:	cf 91       	pop	r28
    2b8a:	df 91       	pop	r29
    2b8c:	08 95       	ret

00002b8e <ADC_Channel_Sel>:

void ADC_Channel_Sel (u8 channel)
{
    2b8e:	df 93       	push	r29
    2b90:	cf 93       	push	r28
    2b92:	0f 92       	push	r0
    2b94:	cd b7       	in	r28, 0x3d	; 61
    2b96:	de b7       	in	r29, 0x3e	; 62
    2b98:	89 83       	std	Y+1, r24	; 0x01

	/* ADC Channel Selection*/
	/*Clear the bits from 7:4*/
	channel &= 0x07;
    2b9a:	89 81       	ldd	r24, Y+1	; 0x01
    2b9c:	87 70       	andi	r24, 0x07	; 7
    2b9e:	89 83       	std	Y+1, r24	; 0x01
	/*Clear the Bits 5:0*/
	ADMUX_Reg &= 0xE0;
    2ba0:	a7 e2       	ldi	r26, 0x27	; 39
    2ba2:	b0 e0       	ldi	r27, 0x00	; 0
    2ba4:	e7 e2       	ldi	r30, 0x27	; 39
    2ba6:	f0 e0       	ldi	r31, 0x00	; 0
    2ba8:	80 81       	ld	r24, Z
    2baa:	80 7e       	andi	r24, 0xE0	; 224
    2bac:	8c 93       	st	X, r24
	/*Set bits Bits 3:0  MUX3:0: Analog Channel to select the Analog channel*/
	ADMUX_Reg |= channel;
    2bae:	a7 e2       	ldi	r26, 0x27	; 39
    2bb0:	b0 e0       	ldi	r27, 0x00	; 0
    2bb2:	e7 e2       	ldi	r30, 0x27	; 39
    2bb4:	f0 e0       	ldi	r31, 0x00	; 0
    2bb6:	90 81       	ld	r25, Z
    2bb8:	89 81       	ldd	r24, Y+1	; 0x01
    2bba:	89 2b       	or	r24, r25
    2bbc:	8c 93       	st	X, r24


}
    2bbe:	0f 90       	pop	r0
    2bc0:	cf 91       	pop	r28
    2bc2:	df 91       	pop	r29
    2bc4:	08 95       	ret

00002bc6 <ADC_StartConversion>:

void ADC_StartConversion(void)
{
    2bc6:	df 93       	push	r29
    2bc8:	cf 93       	push	r28
    2bca:	cd b7       	in	r28, 0x3d	; 61
    2bcc:	de b7       	in	r29, 0x3e	; 62
	/* Set Bit 6  ADSC in Reg ADCSRA by 1 to  ADC Start Conversion */
	SET_BIT(ADCSRA_Reg,6);
    2bce:	a6 e2       	ldi	r26, 0x26	; 38
    2bd0:	b0 e0       	ldi	r27, 0x00	; 0
    2bd2:	e6 e2       	ldi	r30, 0x26	; 38
    2bd4:	f0 e0       	ldi	r31, 0x00	; 0
    2bd6:	80 81       	ld	r24, Z
    2bd8:	80 64       	ori	r24, 0x40	; 64
    2bda:	8c 93       	st	X, r24
}
    2bdc:	cf 91       	pop	r28
    2bde:	df 91       	pop	r29
    2be0:	08 95       	ret

00002be2 <ADC_u16ValRead>:
u16 ADC_u16ValRead(void)
{
    2be2:	df 93       	push	r29
    2be4:	cf 93       	push	r28
    2be6:	00 d0       	rcall	.+0      	; 0x2be8 <ADC_u16ValRead+0x6>
    2be8:	cd b7       	in	r28, 0x3d	; 61
    2bea:	de b7       	in	r29, 0x3e	; 62
	/*ADC result value*/
	u16 u16ADC_result;
	/*Clear the ADIF flag in ADCSRA register by setting it to 1*/
	SET_BIT(ADCSRA_Reg,4);
    2bec:	a6 e2       	ldi	r26, 0x26	; 38
    2bee:	b0 e0       	ldi	r27, 0x00	; 0
    2bf0:	e6 e2       	ldi	r30, 0x26	; 38
    2bf2:	f0 e0       	ldi	r31, 0x00	; 0
    2bf4:	80 81       	ld	r24, Z
    2bf6:	80 61       	ori	r24, 0x10	; 16
    2bf8:	8c 93       	st	X, r24
	/*Get the result from ADCH register*/
	u16ADC_result = ADCH_Reg;
    2bfa:	e5 e2       	ldi	r30, 0x25	; 37
    2bfc:	f0 e0       	ldi	r31, 0x00	; 0
    2bfe:	80 81       	ld	r24, Z
    2c00:	88 2f       	mov	r24, r24
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	9a 83       	std	Y+2, r25	; 0x02
    2c06:	89 83       	std	Y+1, r24	; 0x01
	/*Return the result*/
	return u16ADC_result;
    2c08:	89 81       	ldd	r24, Y+1	; 0x01
    2c0a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2c0c:	0f 90       	pop	r0
    2c0e:	0f 90       	pop	r0
    2c10:	cf 91       	pop	r28
    2c12:	df 91       	pop	r29
    2c14:	08 95       	ret

00002c16 <__udivmodqi4>:
    2c16:	99 1b       	sub	r25, r25
    2c18:	79 e0       	ldi	r23, 0x09	; 9
    2c1a:	04 c0       	rjmp	.+8      	; 0x2c24 <__udivmodqi4_ep>

00002c1c <__udivmodqi4_loop>:
    2c1c:	99 1f       	adc	r25, r25
    2c1e:	96 17       	cp	r25, r22
    2c20:	08 f0       	brcs	.+2      	; 0x2c24 <__udivmodqi4_ep>
    2c22:	96 1b       	sub	r25, r22

00002c24 <__udivmodqi4_ep>:
    2c24:	88 1f       	adc	r24, r24
    2c26:	7a 95       	dec	r23
    2c28:	c9 f7       	brne	.-14     	; 0x2c1c <__udivmodqi4_loop>
    2c2a:	80 95       	com	r24
    2c2c:	08 95       	ret

00002c2e <__divmodhi4>:
    2c2e:	97 fb       	bst	r25, 7
    2c30:	09 2e       	mov	r0, r25
    2c32:	07 26       	eor	r0, r23
    2c34:	0a d0       	rcall	.+20     	; 0x2c4a <__divmodhi4_neg1>
    2c36:	77 fd       	sbrc	r23, 7
    2c38:	04 d0       	rcall	.+8      	; 0x2c42 <__divmodhi4_neg2>
    2c3a:	0c d0       	rcall	.+24     	; 0x2c54 <__udivmodhi4>
    2c3c:	06 d0       	rcall	.+12     	; 0x2c4a <__divmodhi4_neg1>
    2c3e:	00 20       	and	r0, r0
    2c40:	1a f4       	brpl	.+6      	; 0x2c48 <__divmodhi4_exit>

00002c42 <__divmodhi4_neg2>:
    2c42:	70 95       	com	r23
    2c44:	61 95       	neg	r22
    2c46:	7f 4f       	sbci	r23, 0xFF	; 255

00002c48 <__divmodhi4_exit>:
    2c48:	08 95       	ret

00002c4a <__divmodhi4_neg1>:
    2c4a:	f6 f7       	brtc	.-4      	; 0x2c48 <__divmodhi4_exit>
    2c4c:	90 95       	com	r25
    2c4e:	81 95       	neg	r24
    2c50:	9f 4f       	sbci	r25, 0xFF	; 255
    2c52:	08 95       	ret

00002c54 <__udivmodhi4>:
    2c54:	aa 1b       	sub	r26, r26
    2c56:	bb 1b       	sub	r27, r27
    2c58:	51 e1       	ldi	r21, 0x11	; 17
    2c5a:	07 c0       	rjmp	.+14     	; 0x2c6a <__udivmodhi4_ep>

00002c5c <__udivmodhi4_loop>:
    2c5c:	aa 1f       	adc	r26, r26
    2c5e:	bb 1f       	adc	r27, r27
    2c60:	a6 17       	cp	r26, r22
    2c62:	b7 07       	cpc	r27, r23
    2c64:	10 f0       	brcs	.+4      	; 0x2c6a <__udivmodhi4_ep>
    2c66:	a6 1b       	sub	r26, r22
    2c68:	b7 0b       	sbc	r27, r23

00002c6a <__udivmodhi4_ep>:
    2c6a:	88 1f       	adc	r24, r24
    2c6c:	99 1f       	adc	r25, r25
    2c6e:	5a 95       	dec	r21
    2c70:	a9 f7       	brne	.-22     	; 0x2c5c <__udivmodhi4_loop>
    2c72:	80 95       	com	r24
    2c74:	90 95       	com	r25
    2c76:	bc 01       	movw	r22, r24
    2c78:	cd 01       	movw	r24, r26
    2c7a:	08 95       	ret

00002c7c <__prologue_saves__>:
    2c7c:	2f 92       	push	r2
    2c7e:	3f 92       	push	r3
    2c80:	4f 92       	push	r4
    2c82:	5f 92       	push	r5
    2c84:	6f 92       	push	r6
    2c86:	7f 92       	push	r7
    2c88:	8f 92       	push	r8
    2c8a:	9f 92       	push	r9
    2c8c:	af 92       	push	r10
    2c8e:	bf 92       	push	r11
    2c90:	cf 92       	push	r12
    2c92:	df 92       	push	r13
    2c94:	ef 92       	push	r14
    2c96:	ff 92       	push	r15
    2c98:	0f 93       	push	r16
    2c9a:	1f 93       	push	r17
    2c9c:	cf 93       	push	r28
    2c9e:	df 93       	push	r29
    2ca0:	cd b7       	in	r28, 0x3d	; 61
    2ca2:	de b7       	in	r29, 0x3e	; 62
    2ca4:	ca 1b       	sub	r28, r26
    2ca6:	db 0b       	sbc	r29, r27
    2ca8:	0f b6       	in	r0, 0x3f	; 63
    2caa:	f8 94       	cli
    2cac:	de bf       	out	0x3e, r29	; 62
    2cae:	0f be       	out	0x3f, r0	; 63
    2cb0:	cd bf       	out	0x3d, r28	; 61
    2cb2:	09 94       	ijmp

00002cb4 <__epilogue_restores__>:
    2cb4:	2a 88       	ldd	r2, Y+18	; 0x12
    2cb6:	39 88       	ldd	r3, Y+17	; 0x11
    2cb8:	48 88       	ldd	r4, Y+16	; 0x10
    2cba:	5f 84       	ldd	r5, Y+15	; 0x0f
    2cbc:	6e 84       	ldd	r6, Y+14	; 0x0e
    2cbe:	7d 84       	ldd	r7, Y+13	; 0x0d
    2cc0:	8c 84       	ldd	r8, Y+12	; 0x0c
    2cc2:	9b 84       	ldd	r9, Y+11	; 0x0b
    2cc4:	aa 84       	ldd	r10, Y+10	; 0x0a
    2cc6:	b9 84       	ldd	r11, Y+9	; 0x09
    2cc8:	c8 84       	ldd	r12, Y+8	; 0x08
    2cca:	df 80       	ldd	r13, Y+7	; 0x07
    2ccc:	ee 80       	ldd	r14, Y+6	; 0x06
    2cce:	fd 80       	ldd	r15, Y+5	; 0x05
    2cd0:	0c 81       	ldd	r16, Y+4	; 0x04
    2cd2:	1b 81       	ldd	r17, Y+3	; 0x03
    2cd4:	aa 81       	ldd	r26, Y+2	; 0x02
    2cd6:	b9 81       	ldd	r27, Y+1	; 0x01
    2cd8:	ce 0f       	add	r28, r30
    2cda:	d1 1d       	adc	r29, r1
    2cdc:	0f b6       	in	r0, 0x3f	; 63
    2cde:	f8 94       	cli
    2ce0:	de bf       	out	0x3e, r29	; 62
    2ce2:	0f be       	out	0x3f, r0	; 63
    2ce4:	cd bf       	out	0x3d, r28	; 61
    2ce6:	ed 01       	movw	r28, r26
    2ce8:	08 95       	ret

00002cea <_exit>:
    2cea:	f8 94       	cli

00002cec <__stop_program>:
    2cec:	ff cf       	rjmp	.-2      	; 0x2cec <__stop_program>
