# do singlechip_74ls595.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:33:05 on Dec 02,2018
# vlog -work work singlechip_74ls595.vo 
# -- Compiling module singlechip_74ls595_test
# 
# Top level modules:
# 	singlechip_74ls595_test
# End time: 19:33:05 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:33:06 on Dec 02,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module singlechip_74ls595_test_vlg_sample_tst
# -- Compiling module singlechip_74ls595_test_vlg_check_tst
# -- Compiling module singlechip_74ls595_test_vlg_vec_tst
# 
# Top level modules:
# 	singlechip_74ls595_test_vlg_vec_tst
# End time: 19:33:06 on Dec 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "singlechip_74ls595.do" 
# Start time: 19:33:07 on Dec 02,2018
# Loading work.singlechip_74ls595_test_vlg_vec_tst
# Loading work.singlechip_74ls595_test
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.singlechip_74ls595_test_vlg_sample_tst
# Loading work.singlechip_74ls595_test_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(311)
#    Time: 1 us  Iteration: 0  Instance: /singlechip_74ls595_test_vlg_vec_tst/tb_out
# End time: 19:33:08 on Dec 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
