
---------- Begin Simulation Statistics ----------
final_tick                                85221245500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   232396                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   431.15                       # Real time elapsed on the host
host_tick_rate                              197662480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085221                       # Number of seconds simulated
sim_ticks                                 85221245500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616776                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095669                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728172                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478325                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.704425                       # CPI: cycles per instruction
system.cpu.discardedOps                        190874                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610868                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403662                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001741                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37629264                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586708                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170442491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132813227                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1192                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       885405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1771559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72917                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33703                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85184                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25103616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25103616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123205                       # Request fanout histogram
system.membus.respLayer1.occupancy         1152062000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842091500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            556030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       897931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           330125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          330124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       555490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2656331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2657713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218960384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              219068160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106926                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9333376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           993081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 991582     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1499      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             993081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2536411500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2214037495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               762825                       # number of demand (read+write) hits
system.l2.demand_hits::total                   762945                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              762825                       # number of overall hits
system.l2.overall_hits::total                  762945                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122790                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123210                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data            122790                       # number of overall misses
system.l2.overall_misses::total                123210                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11215777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11252162000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11215777000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11252162000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           885615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               886155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          885615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              886155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.138649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.138649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139039                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86630.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91341.127128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91325.071017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86630.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91341.127128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91325.071017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72917                       # number of writebacks
system.l2.writebacks::total                     72917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9987564000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10019749000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9987564000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10019749000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.138644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.138644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139033                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76630.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81341.890296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81325.830932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76630.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81341.890296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81325.830932                       # average overall mshr miss latency
system.l2.replacements                         106926                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       825014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           825014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       825014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       825014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            244941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                244941                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7936446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7936446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        330125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            330125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.258036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.258036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93168.271037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93168.271037                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7084606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7084606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.258036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.258036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83168.271037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83168.271037                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86630.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86630.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76630.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76630.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        517884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            517884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3279331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3279331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       555490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        555490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87202.334734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87202.334734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2902958000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2902958000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77204.276482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77204.276482                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15955.171738                       # Cycle average of tags in use
system.l2.tags.total_refs                     1770362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.357003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.020880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.079093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15867.071764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6636                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14286246                       # Number of tag accesses
system.l2.tags.data_accesses                 14286246                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15716480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15770240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9333376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9333376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            630829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         184419741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185050569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       630829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           630829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109519357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109519357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109519357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           630829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        184419741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            294569926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003184487500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72917                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4639097250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9258647250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18829.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37579.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203020                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246410                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    343.636916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.805259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.170931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3436      4.70%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44757     61.28%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4542      6.22%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1675      2.29%     74.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1932      2.65%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1520      2.08%     79.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          774      1.06%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          823      1.13%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13582     18.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.051235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.321709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.297633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8754     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.28%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.602072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.572272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6343     72.22%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.44%     72.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2168     24.68%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      0.55%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              160      1.82%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15768064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9332224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15770240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9333376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       185.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85221225000                       # Total gap between requests
system.mem_ctrls.avgGap                     434531.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15714304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9332224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 630828.611862989026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 184394207.193322479725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109505839.127873346210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145834                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27771500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9230875750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1985159758500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33061.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37589.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13612461.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258182400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137212020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876991920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377969760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6727234800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17963809350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17597540160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43938940410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.586696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45547617750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2845700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36827927750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263373180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139978575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882132720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383189760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6727234800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18131621340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17456224800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43983755175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.112560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45178233750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2845700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37197311750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8051121                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8051121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8051121                       # number of overall hits
system.cpu.icache.overall_hits::total         8051121                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39087500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39087500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39087500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39087500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72384.259259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72384.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72384.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72384.259259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38547500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38547500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71384.259259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71384.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71384.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71384.259259                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8051121                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8051121                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39087500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39087500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72384.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72384.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71384.259259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71384.259259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.167380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14910.483333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.167380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16103862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16103862                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51129228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51129228                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51129796                       # number of overall hits
system.cpu.dcache.overall_hits::total        51129796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       921848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         921848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       929699                       # number of overall misses
system.cpu.dcache.overall_misses::total        929699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23839808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23839808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23839808000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23839808000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059495                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25860.888129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25860.888129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25642.501498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25642.501498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       825014                       # number of writebacks
system.cpu.dcache.writebacks::total            825014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       881640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       881640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       885615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20433254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20433254500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20766484500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20766484500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23176.414977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23176.414977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23448.659406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23448.659406                       # average overall mshr miss latency
system.cpu.dcache.replacements                 885102                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40543211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40543211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       557773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        557773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10143728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10143728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18186.122311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18186.122311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6091                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6091                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       551682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       551682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9350463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9350463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16949.009574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16949.009574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10586017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10586017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       364075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       364075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13696080000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13696080000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033249                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37618.842272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37618.842272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        34117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        34117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       329958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       329958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11082791000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11082791000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33588.490050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33588.490050                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    333230000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    333230000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83831.446541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83831.446541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.349101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015486                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            885614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.733812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.349101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52945185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52945185                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85221245500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
