# Tetris on FPGA - DE10-Nano Edition ğŸ®

Welcome to **Tetris on FPGA**, a hardware-accelerate implementation of the classic arcade game, running entirely on the **Intel DE10-Nano** FPGA board! This project brings together digital logic design and embedded software development. It was created as part of the **BCIT ELEX 7660: Digital System Design** course.

[raghavmarwah.com/blog/tetris-on-fpga](https://raghavmarwah.com/blog/tetris-on-fpga)

---

## ğŸš€ Project Overview

This is a pure **SystemVerilog + C** implementation of Tetris using:

- ğŸ§  **RTL logic** for all game mechanics (piece movement, collision, locking, scoring, etc.)
- ğŸ–¥ï¸ **NIOS II soft processor** for drawing the framebuffer to the LCD display
- ğŸµ **Hardware audio module** that plays the Tetris melody on game over
- ğŸ•¹ï¸ **Analog joystick + pushbuttons** for controls
- âš¡ **7-segment LED display** for score
- ğŸ“º **ST7735S 128x128 LCD** as game display

---

## ğŸ”§ Hardware Requirements

| Component              | Description                                      |
|------------------------|--------------------------------------------------|
| [DE10-Nano FPGA](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=1046)       | Intel Cyclone V SoC FPGA development board       |
| [TI EduBoosterPack](https://www.ti.com/tool/BOOSTXL-EDUMKII)   | LCD screen + analog joystick + pusbuttons   |
| Wires & Breadboard   | For connecting FPGA Board GPIO to the EduBoosterPack |

**Note:** BCIT provided a custom PCB featuring two rotary encoders and four 7-segment LED displays. The board connects to the DE10-Nano via the GPIO1 header and includes pin headers to interface directly with the TI EduBoosterPack.

---

## ğŸ“¦ Software Tools

- Intel Quartus Prime
- Platform Designer (Qsys)
- NIOS II Software Build Tools (Eclipse)

---

## ğŸ—‚ï¸ Important Files

```plaintext
â”œâ”€â”€ adcinterface.sv           # Custom ADC interface for joystick input
â”œâ”€â”€ tetris_grid.sv            # Game logic implemented as an FSM
â”œâ”€â”€ tetris_top.sv             # Top-level SystemVerilog wrapper
â”œâ”€â”€ tonegen.sv                # Melody playback generator (Tetris theme!)
â”œâ”€â”€ grid_interface.sv         # Avalon-MM interface to expose grid to CPU
â”œâ”€â”€ bin14_to_bcd4.sv          # Score converter to BCD for 7-segment LEDs
â”œâ”€â”€ decode7.sv / decode2.sv   # Display decoders for 7-segment display
â”œâ”€â”€ tetris.c                  # LCD framebuffer drawing code (via NIOS II)
â”œâ”€â”€ image.h                   # Background image data (optional)
â”œâ”€â”€ tetris.qsys               # Platform Designer file for generating HDL
â”œâ”€â”€ tetris.qsf                # Pin assignments
```
