/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  reg [6:0] _04_;
  wire [16:0] _05_;
  wire [4:0] _06_;
  reg [7:0] _07_;
  reg [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [30:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [36:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_28z = ~(celloutsig_0_0z & celloutsig_0_10z);
  assign celloutsig_0_19z = !(celloutsig_0_5z ? _00_ : celloutsig_0_3z);
  assign celloutsig_0_2z = !(in_data[88] ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_34z = ~(_01_ | _02_);
  assign celloutsig_1_14z = ~(in_data[173] | celloutsig_1_6z[3]);
  assign celloutsig_0_1z = ~(in_data[47] | in_data[84]);
  assign celloutsig_1_15z = celloutsig_1_6z[3:0] + celloutsig_1_8z[4:1];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 7'h00;
    else _04_ <= in_data[112:106];
  reg [16:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _20_ <= 17'h00000;
    else _20_ <= { in_data[44:32], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign { _05_[16:10], _03_[8], _01_, _03_[6:0], _05_[0] } = _20_;
  reg [4:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 5'h00;
    else _21_ <= { celloutsig_0_7z[21:20], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _06_[4], _02_, _06_[2], _00_, _06_[0] } = _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 8'h00;
    else _07_ <= in_data[52:45];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_0_22z[2:1], celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_17z[10:0], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_28z } > { celloutsig_0_7z[20:17], celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } > { in_data[90:89], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[22:20] <= in_data[90:88];
  assign celloutsig_0_27z = { _06_[4], _02_, _06_[2], _00_, _06_[0] } <= { celloutsig_0_12z[2:1], celloutsig_0_12z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } && { in_data[137:135], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[9:0] && { in_data[68:64], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[4:1] && { celloutsig_0_9z[2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z[3:0], celloutsig_0_5z } && { celloutsig_0_7z[8:7], celloutsig_0_12z };
  assign celloutsig_1_3z = ! celloutsig_1_0z;
  assign celloutsig_0_11z = { celloutsig_0_7z[31:27], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z } < { in_data[36:30], celloutsig_0_10z };
  assign celloutsig_1_5z = { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[169:163], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_15z[2:0] % { 1'h1, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_12z = in_data[69:67] % { 1'h1, in_data[76], celloutsig_0_10z };
  assign celloutsig_1_8z = - { celloutsig_1_6z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = - _04_[6:1];
  assign celloutsig_0_17z = - { in_data[66:44], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_22z = - { celloutsig_0_17z[19:10], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_16z = ^ { _06_[4], _02_, _06_[2], _00_, _06_[0] };
  assign celloutsig_0_7z = { in_data[55:32], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } >>> in_data[84:48];
  assign celloutsig_0_31z = { _08_, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_2z, _08_ } - { _07_[7:5], _07_ };
  assign celloutsig_1_0z = in_data[166:164] ~^ in_data[123:121];
  assign celloutsig_1_6z = { celloutsig_1_5z[4:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } ^ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_3z) | celloutsig_0_0z);
  assign _03_[7] = _01_;
  assign _05_[9:1] = { _03_[8], _01_, _03_[6:0] };
  assign { _06_[3], _06_[1] } = { _02_, _00_ };
  assign { out_data[130:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
