# SPDX-许可证标识符: GPL-2.0-only 或 BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/qcom,mdss.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

标题: Qualcomm 移动显示子系统 (MDSS)

维护者:
  - Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
  - Rob Clark <robdclark@gmail.com>

描述:
  这是移动显示子系统 (MDSS) 的绑定文档，该子系统封装了如 MDP5、DSI、HDMI、eDP 等子模块。

属性:
  $nodename:
    模式: "^display-subsystem@[0-9a-f]+$"

  compatible:
    枚举:
      - qcom,mdss

  reg:
    minItems: 2
    maxItems: 3

  reg-names:
    minItems: 2
    items:
      - 常量: mdss_phys
      - 常量: vbif_phys
      - 常量: vbif_nrt_phys

  interrupts:
    maxItems: 1

  interrupt-controller: true

  "#interrupt-cells":
    常量: 1

  power-domains:
    maxItems: 1
    描述: |
      由 GCC 提供的 MDSS 电源域

  clocks:
    oneOf:
      - minItems: 3
        items:
          - 描述: 显示 abh 时钟
          - 描述: 显示 axi 时钟
          - 描述: 显示 vsync 时钟
          - 描述: 显示核心时钟
      - minItems: 1
        items:
          - 描述: 显示 abh 时钟
          - 描述: 显示核心时钟

  clock-names:
    oneOf:
      - minItems: 3
        items:
          - 常量: iface
          - 常量: bus
          - 常量: vsync
          - 常量: core
      - minItems: 1
        items:
          - 常量: iface
          - 常量: core

  "#address-cells":
    常量: 1

  "#size-cells":
    常量: 1

  ranges: true

  resets:
    items:
      - 描述: MDSS_CORE 重置

必需:
  - compatible
  - reg
  - reg-names
  - interrupts
  - interrupt-controller
  - "#interrupt-cells"
  - power-domains
  - clocks
  - clock-names
  - "#address-cells"
  - "#size-cells"
  - ranges

模式属性:
  "^display-controller@[1-9a-f][0-9a-f]*$":
    类型: 对象
    additionalProperties: true
    属性:
      compatible:
        包含:
          常量: qcom,mdp5

  "^dsi@[1-9a-f][0-9a-f]*$":
    类型: 对象
    additionalProperties: true
    属性:
      compatible:
        包含:
          常量: qcom,mdss-dsi-ctrl

  "^phy@[1-9a-f][0-9a-f]*$":
    类型: 对象
    additionalProperties: true
    属性:
      compatible:
        枚举:
          - qcom,dsi-phy-14nm
          - qcom,dsi-phy-14nm-660
          - qcom,dsi-phy-14nm-8953
          - qcom,dsi-phy-20nm
          - qcom,dsi-phy-28nm-8226
          - qcom,dsi-phy-28nm-8937
          - qcom,dsi-phy-28nm-hpm
          - qcom,dsi-phy-28nm-hpm-fam-b
          - qcom,dsi-phy-28nm-lp
          - qcom,hdmi-phy-8084
          - qcom,hdmi-phy-8660
          - qcom,hdmi-phy-8960
          - qcom,hdmi-phy-8974
          - qcom,hdmi-phy-8996

  "^hdmi-tx@[1-9a-f][0-9a-f]*$":
    类型: 对象
    additionalProperties: true
    属性:
      compatible:
        枚举:
          - qcom,hdmi-tx-8084
          - qcom,hdmi-tx-8660
          - qcom,hdmi-tx-8960
          - qcom,hdmi-tx-8974
          - qcom,hdmi-tx-8994
          - qcom,hdmi-tx-8996

additionalProperties: false

示例:
  - |
    #include <dt-bindings/clock/qcom,gcc-msm8916.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    display-subsystem@1a00000 {
        compatible = "qcom,mdss";
        reg = <0x1a00000 0x1000>,
              <0x1ac8000 0x3000>;
        reg-names = "mdss_phys", "vbif_phys";

        power-domains = <&gcc MDSS_GDSC>;

        clocks = <&gcc GCC_MDSS_AHB_CLK>,
                 <&gcc GCC_MDSS_AXI_CLK>,
                 <&gcc GCC_MDSS_VSYNC_CLK>;
        clock-names = "iface",
                      "bus",
                      "vsync";

        interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

        interrupt-controller;
        #interrupt-cells = <1>;

        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        display-controller@1a01000 {
            compatible = "qcom,msm8916-mdp5", "qcom,mdp5";
            reg = <0x01a01000 0x89000>;
            reg-names = "mdp_phys";

            interrupt-parent = <&mdss>;
            interrupts = <0>;

            clocks = <&gcc GCC_MDSS_AHB_CLK>,
                     <&gcc GCC_MDSS_AXI_CLK>,
                     <&gcc GCC_MDSS_MDP_CLK>,
                     <&gcc GCC_MDSS_VSYNC_CLK>;
            clock-names = "iface",
                      "bus",
                      "core",
                      "vsync";

            iommus = <&apps_iommu 4>;

            ports {
                #address-cells = <1>;
                #size-cells = <0>;

                port@0 {
                    reg = <0>;
                    mdp5_intf1_out: endpoint {
                        remote-endpoint = <&dsi0_in>;
                    };
                };
            };
        };
    };
..
