// Seed: 2591188737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wor id_3;
  inout tri0 id_2;
  inout wire id_1;
  assign #("") id_3 = -1 / id_6;
  assign id_2 = -1;
  assign id_2 = 1;
  wire [-1 : -1 'b0] id_7;
  wire id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout reg id_7;
  input wire id_6;
  inout reg id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4
  );
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_1
      id_7 = id_2;
      id_5 <= id_7;
      id_5 <= id_4;
    end
  end
endmodule
