#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea9b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec1880 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1ef0df0 .functor NOT 1, L_0x1f02730, C4<0>, C4<0>, C4<0>;
L_0x1f02490 .functor XOR 1, L_0x1f022c0, L_0x1f023f0, C4<0>, C4<0>;
L_0x1f02620 .functor XOR 1, L_0x1f02490, L_0x1f02550, C4<0>, C4<0>;
v0x1ef01c0_0 .net *"_ivl_10", 0 0, L_0x1f02550;  1 drivers
v0x1ef02c0_0 .net *"_ivl_12", 0 0, L_0x1f02620;  1 drivers
v0x1ef03a0_0 .net *"_ivl_2", 0 0, L_0x1f02220;  1 drivers
v0x1ef0460_0 .net *"_ivl_4", 0 0, L_0x1f022c0;  1 drivers
v0x1ef0540_0 .net *"_ivl_6", 0 0, L_0x1f023f0;  1 drivers
v0x1ef0670_0 .net *"_ivl_8", 0 0, L_0x1f02490;  1 drivers
v0x1ef0750_0 .var "clk", 0 0;
v0x1ef07f0_0 .net "reset", 0 0, v0x1eeecb0_0;  1 drivers
RS_0x7fadd8b5d648 .resolv tri, L_0x1f01e20, L_0x1f020a0;
v0x1ef0920_0 .net8 "shift_ena_dut", 0 0, RS_0x7fadd8b5d648;  2 drivers
v0x1ef0a50_0 .net "shift_ena_ref", 0 0, L_0x1f01b90;  1 drivers
v0x1ef0af0_0 .var/2u "stats1", 159 0;
v0x1ef0bb0_0 .var/2u "strobe", 0 0;
v0x1ef0c70_0 .net "tb_match", 0 0, L_0x1f02730;  1 drivers
v0x1ef0d30_0 .net "tb_mismatch", 0 0, L_0x1ef0df0;  1 drivers
E_0x1ebe720/0 .event negedge, v0x1eee550_0;
E_0x1ebe720/1 .event posedge, v0x1eee550_0;
E_0x1ebe720 .event/or E_0x1ebe720/0, E_0x1ebe720/1;
L_0x1f02220 .concat [ 1 0 0 0], L_0x1f01b90;
L_0x1f022c0 .concat [ 1 0 0 0], L_0x1f01b90;
L_0x1f023f0 .concat [ 1 0 0 0], RS_0x7fadd8b5d648;
L_0x1f02550 .concat [ 1 0 0 0], L_0x1f01b90;
L_0x1f02730 .cmp/eeq 1, L_0x1f02220, L_0x1f02620;
S_0x1ec1a10 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1ec1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1ec1bf0 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1ec1c30 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1ec1c70 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1ec1cb0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1ec1cf0 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1f013f0 .functor OR 1, L_0x1f00ff0, L_0x1f01250, C4<0>, C4<0>;
L_0x1f017c0 .functor OR 1, L_0x1f013f0, L_0x1f01640, C4<0>, C4<0>;
L_0x1f01b90 .functor OR 1, L_0x1f017c0, L_0x1f01a00, C4<0>, C4<0>;
v0x1eb6c00_0 .net *"_ivl_0", 31 0, L_0x1ef0e80;  1 drivers
L_0x7fadd8b140a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eed6d0_0 .net *"_ivl_11", 28 0, L_0x7fadd8b140a8;  1 drivers
L_0x7fadd8b140f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1eed7b0_0 .net/2u *"_ivl_12", 31 0, L_0x7fadd8b140f0;  1 drivers
v0x1eed8a0_0 .net *"_ivl_14", 0 0, L_0x1f01250;  1 drivers
v0x1eed960_0 .net *"_ivl_17", 0 0, L_0x1f013f0;  1 drivers
v0x1eeda70_0 .net *"_ivl_18", 31 0, L_0x1f01500;  1 drivers
L_0x7fadd8b14138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eedb50_0 .net *"_ivl_21", 28 0, L_0x7fadd8b14138;  1 drivers
L_0x7fadd8b14180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1eedc30_0 .net/2u *"_ivl_22", 31 0, L_0x7fadd8b14180;  1 drivers
v0x1eedd10_0 .net *"_ivl_24", 0 0, L_0x1f01640;  1 drivers
v0x1eeddd0_0 .net *"_ivl_27", 0 0, L_0x1f017c0;  1 drivers
v0x1eede90_0 .net *"_ivl_28", 31 0, L_0x1f018d0;  1 drivers
L_0x7fadd8b14018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eedf70_0 .net *"_ivl_3", 28 0, L_0x7fadd8b14018;  1 drivers
L_0x7fadd8b141c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eee050_0 .net *"_ivl_31", 28 0, L_0x7fadd8b141c8;  1 drivers
L_0x7fadd8b14210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1eee130_0 .net/2u *"_ivl_32", 31 0, L_0x7fadd8b14210;  1 drivers
v0x1eee210_0 .net *"_ivl_34", 0 0, L_0x1f01a00;  1 drivers
L_0x7fadd8b14060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eee2d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fadd8b14060;  1 drivers
v0x1eee3b0_0 .net *"_ivl_6", 0 0, L_0x1f00ff0;  1 drivers
v0x1eee470_0 .net *"_ivl_8", 31 0, L_0x1f01110;  1 drivers
v0x1eee550_0 .net "clk", 0 0, v0x1ef0750_0;  1 drivers
v0x1eee610_0 .var "next", 2 0;
v0x1eee6f0_0 .net "reset", 0 0, v0x1eeecb0_0;  alias, 1 drivers
v0x1eee7b0_0 .net "shift_ena", 0 0, L_0x1f01b90;  alias, 1 drivers
v0x1eee870_0 .var "state", 2 0;
E_0x1ebe970 .event posedge, v0x1eee550_0;
E_0x1ebf480 .event anyedge, v0x1eee870_0;
L_0x1ef0e80 .concat [ 3 29 0 0], v0x1eee870_0, L_0x7fadd8b14018;
L_0x1f00ff0 .cmp/eq 32, L_0x1ef0e80, L_0x7fadd8b14060;
L_0x1f01110 .concat [ 3 29 0 0], v0x1eee870_0, L_0x7fadd8b140a8;
L_0x1f01250 .cmp/eq 32, L_0x1f01110, L_0x7fadd8b140f0;
L_0x1f01500 .concat [ 3 29 0 0], v0x1eee870_0, L_0x7fadd8b14138;
L_0x1f01640 .cmp/eq 32, L_0x1f01500, L_0x7fadd8b14180;
L_0x1f018d0 .concat [ 3 29 0 0], v0x1eee870_0, L_0x7fadd8b141c8;
L_0x1f01a00 .cmp/eq 32, L_0x1f018d0, L_0x7fadd8b14210;
S_0x1eee9d0 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1ec1880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1eeebf0_0 .net "clk", 0 0, v0x1ef0750_0;  alias, 1 drivers
v0x1eeecb0_0 .var "reset", 0 0;
E_0x1ea69f0 .event negedge, v0x1eee550_0;
S_0x1eeeda0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1ec1880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
v0x1eef9d0_0 .net *"_ivl_0", 31 0, L_0x1f01fb0;  1 drivers
L_0x7fadd8b14330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eefab0_0 .net *"_ivl_3", 28 0, L_0x7fadd8b14330;  1 drivers
L_0x7fadd8b14378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eefb90_0 .net/2u *"_ivl_4", 31 0, L_0x7fadd8b14378;  1 drivers
v0x1eefc50_0 .net "clk", 0 0, v0x1ef0750_0;  alias, 1 drivers
v0x1eefcf0_0 .var "count", 2 0;
v0x1eefe20_0 .net "reset", 0 0, v0x1eeecb0_0;  alias, 1 drivers
v0x1eefec0_0 .net8 "shift_ena", 0 0, RS_0x7fadd8b5d648;  alias, 2 drivers
L_0x1f01fb0 .concat [ 3 29 0 0], v0x1eefcf0_0, L_0x7fadd8b14330;
L_0x1f020a0 .cmp/gt 32, L_0x1f01fb0, L_0x7fadd8b14378;
S_0x1eeefb0 .scope module, "shift_reg" "shift_register" 4 7, 4 31 0, S_0x1eeeda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0x7fadd8b14258 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1eef1f0_0 .net/2u *"_ivl_0", 3 0, L_0x7fadd8b14258;  1 drivers
v0x1eef2f0_0 .net *"_ivl_2", 0 0, L_0x1f01d80;  1 drivers
L_0x7fadd8b142a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1eef3b0_0 .net/2u *"_ivl_4", 0 0, L_0x7fadd8b142a0;  1 drivers
L_0x7fadd8b142e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eef4a0_0 .net/2u *"_ivl_6", 0 0, L_0x7fadd8b142e8;  1 drivers
v0x1eef580_0 .net "clk", 0 0, v0x1ef0750_0;  alias, 1 drivers
v0x1eef6c0_0 .var "data", 3 0;
v0x1eef7a0_0 .net "reset", 0 0, v0x1eeecb0_0;  alias, 1 drivers
v0x1eef890_0 .net8 "shift_ena", 0 0, RS_0x7fadd8b5d648;  alias, 2 drivers
E_0x1ecf460 .event posedge, v0x1eee6f0_0, v0x1eee550_0;
L_0x1f01d80 .cmp/eq 4, v0x1eef6c0_0, L_0x7fadd8b14258;
L_0x1f01e20 .functor MUXZ 1, L_0x7fadd8b142e8, L_0x7fadd8b142a0, L_0x1f01d80, C4<>;
S_0x1eeffc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1ec1880;
 .timescale -12 -12;
E_0x1ecf750 .event anyedge, v0x1ef0bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef0bb0_0;
    %nor/r;
    %assign/vec4 v0x1ef0bb0_0, 0;
    %wait E_0x1ecf750;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eee9d0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ea69f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1eeecb0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ec1a10;
T_2 ;
Ewait_0 .event/or E_0x1ebf480, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1eee870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1eee610_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1eee610_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1eee610_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1eee610_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1eee610_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1ec1a10;
T_3 ;
    %wait E_0x1ebe970;
    %load/vec4 v0x1eee6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1eee870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1eee610_0;
    %assign/vec4 v0x1eee870_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1eeefb0;
T_4 ;
    %wait E_0x1ecf460;
    %load/vec4 v0x1eef7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1eef6c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1eef6c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x1eef6c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1eef6c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1eeeda0;
T_5 ;
    %wait E_0x1ebe970;
    %load/vec4 v0x1eefe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1eefcf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1eefcf0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x1eefcf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ec1880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef0750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef0bb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ec1880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef0750_0;
    %inv;
    %store/vec4 v0x1ef0750_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ec1880;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eeebf0_0, v0x1ef0d30_0, v0x1ef0750_0, v0x1ef07f0_0, v0x1ef0a50_0, v0x1ef0920_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ec1880;
T_9 ;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ec1880;
T_10 ;
    %wait E_0x1ebe720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef0af0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef0af0_0, 4, 32;
    %load/vec4 v0x1ef0c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef0af0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef0af0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef0af0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ef0a50_0;
    %load/vec4 v0x1ef0a50_0;
    %load/vec4 v0x1ef0920_0;
    %xor;
    %load/vec4 v0x1ef0a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef0af0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ef0af0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef0af0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/review2015_fsmshift/iter0/response15/top_module.sv";
