

================================================================
== Vitis HLS Report for 'Block_entry_split_split_split_split_split_split_split_split_split_proc1'
================================================================
* Date:           Fri Jan  9 14:31:36 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.626 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      152|     -|
|Register             |        -|      -|      130|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      130|      154|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   8|          2|    1|          2|
    |dDualInfeasRes_blk_n    |   8|          2|    1|          2|
    |dDualInfeasRes_val      |  64|          2|   64|        128|
    |dPrimalInfeasRes_blk_n  |   8|          2|    1|          2|
    |dPrimalInfeasRes_val    |  64|          2|   64|        128|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 152|         10|  131|        262|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |dDualInfeasRes_val_preg    |  64|   0|   64|          0|
    |dPrimalInfeasRes_val_preg  |  64|   0|   64|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 130|   0|  130|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Block_entry.split.split.split.split.split.split.split.split.split_proc1|  return value|
|dPrimalInfeasRes_dout            |   in|   64|     ap_fifo|                                                         dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_num_data_valid  |   in|    3|     ap_fifo|                                                         dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_fifo_cap        |   in|    3|     ap_fifo|                                                         dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_empty_n         |   in|    1|     ap_fifo|                                                         dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_read            |  out|    1|     ap_fifo|                                                         dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_val             |  out|   64|      ap_vld|                                                     dPrimalInfeasRes_val|       pointer|
|dPrimalInfeasRes_val_ap_vld      |  out|    1|      ap_vld|                                                     dPrimalInfeasRes_val|       pointer|
|dDualInfeasRes_dout              |   in|   64|     ap_fifo|                                                           dDualInfeasRes|       pointer|
|dDualInfeasRes_num_data_valid    |   in|    3|     ap_fifo|                                                           dDualInfeasRes|       pointer|
|dDualInfeasRes_fifo_cap          |   in|    3|     ap_fifo|                                                           dDualInfeasRes|       pointer|
|dDualInfeasRes_empty_n           |   in|    1|     ap_fifo|                                                           dDualInfeasRes|       pointer|
|dDualInfeasRes_read              |  out|    1|     ap_fifo|                                                           dDualInfeasRes|       pointer|
|dDualInfeasRes_val               |  out|   64|      ap_vld|                                                       dDualInfeasRes_val|       pointer|
|dDualInfeasRes_val_ap_vld        |  out|    1|      ap_vld|                                                       dDualInfeasRes_val|       pointer|
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

