#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c620a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c62230 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c6ea10 .functor NOT 1, L_0x1c99c90, C4<0>, C4<0>, C4<0>;
L_0x1c999f0 .functor XOR 1, L_0x1c998b0, L_0x1c99950, C4<0>, C4<0>;
L_0x1c99b80 .functor XOR 1, L_0x1c999f0, L_0x1c99ab0, C4<0>, C4<0>;
v0x1c95820_0 .net *"_ivl_10", 0 0, L_0x1c99ab0;  1 drivers
v0x1c95920_0 .net *"_ivl_12", 0 0, L_0x1c99b80;  1 drivers
v0x1c95a00_0 .net *"_ivl_2", 0 0, L_0x1c99810;  1 drivers
v0x1c95ac0_0 .net *"_ivl_4", 0 0, L_0x1c998b0;  1 drivers
v0x1c95ba0_0 .net *"_ivl_6", 0 0, L_0x1c99950;  1 drivers
v0x1c95cd0_0 .net *"_ivl_8", 0 0, L_0x1c999f0;  1 drivers
v0x1c95db0_0 .net "a", 0 0, v0x1c92320_0;  1 drivers
v0x1c95e50_0 .net "b", 0 0, v0x1c923c0_0;  1 drivers
v0x1c95ef0_0 .net "c", 0 0, v0x1c92460_0;  1 drivers
v0x1c95f90_0 .var "clk", 0 0;
v0x1c96030_0 .net "d", 0 0, v0x1c925a0_0;  1 drivers
v0x1c960d0_0 .net "q_dut", 0 0, L_0x1c996b0;  1 drivers
v0x1c96170_0 .net "q_ref", 0 0, L_0x1c96810;  1 drivers
v0x1c96210_0 .var/2u "stats1", 159 0;
v0x1c962b0_0 .var/2u "strobe", 0 0;
v0x1c96350_0 .net "tb_match", 0 0, L_0x1c99c90;  1 drivers
v0x1c96410_0 .net "tb_mismatch", 0 0, L_0x1c6ea10;  1 drivers
v0x1c964d0_0 .net "wavedrom_enable", 0 0, v0x1c92690_0;  1 drivers
v0x1c96570_0 .net "wavedrom_title", 511 0, v0x1c92730_0;  1 drivers
L_0x1c99810 .concat [ 1 0 0 0], L_0x1c96810;
L_0x1c998b0 .concat [ 1 0 0 0], L_0x1c96810;
L_0x1c99950 .concat [ 1 0 0 0], L_0x1c996b0;
L_0x1c99ab0 .concat [ 1 0 0 0], L_0x1c96810;
L_0x1c99c90 .cmp/eeq 1, L_0x1c99810, L_0x1c99b80;
S_0x1c623c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c62230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c4dea0 .functor NOT 1, v0x1c92320_0, C4<0>, C4<0>, C4<0>;
L_0x1c62b20 .functor XOR 1, L_0x1c4dea0, v0x1c923c0_0, C4<0>, C4<0>;
L_0x1c6ea80 .functor XOR 1, L_0x1c62b20, v0x1c92460_0, C4<0>, C4<0>;
L_0x1c96810 .functor XOR 1, L_0x1c6ea80, v0x1c925a0_0, C4<0>, C4<0>;
v0x1c6ec80_0 .net *"_ivl_0", 0 0, L_0x1c4dea0;  1 drivers
v0x1c6ed20_0 .net *"_ivl_2", 0 0, L_0x1c62b20;  1 drivers
v0x1c4dff0_0 .net *"_ivl_4", 0 0, L_0x1c6ea80;  1 drivers
v0x1c4e090_0 .net "a", 0 0, v0x1c92320_0;  alias, 1 drivers
v0x1c916e0_0 .net "b", 0 0, v0x1c923c0_0;  alias, 1 drivers
v0x1c917f0_0 .net "c", 0 0, v0x1c92460_0;  alias, 1 drivers
v0x1c918b0_0 .net "d", 0 0, v0x1c925a0_0;  alias, 1 drivers
v0x1c91970_0 .net "q", 0 0, L_0x1c96810;  alias, 1 drivers
S_0x1c91ad0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c62230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c92320_0 .var "a", 0 0;
v0x1c923c0_0 .var "b", 0 0;
v0x1c92460_0 .var "c", 0 0;
v0x1c92500_0 .net "clk", 0 0, v0x1c95f90_0;  1 drivers
v0x1c925a0_0 .var "d", 0 0;
v0x1c92690_0 .var "wavedrom_enable", 0 0;
v0x1c92730_0 .var "wavedrom_title", 511 0;
E_0x1c5cf70/0 .event negedge, v0x1c92500_0;
E_0x1c5cf70/1 .event posedge, v0x1c92500_0;
E_0x1c5cf70 .event/or E_0x1c5cf70/0, E_0x1c5cf70/1;
E_0x1c5d1c0 .event posedge, v0x1c92500_0;
E_0x1c469f0 .event negedge, v0x1c92500_0;
S_0x1c91e20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c91ad0;
 .timescale -12 -12;
v0x1c92020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c92120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c91ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c92890 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c62230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c96a80 .functor AND 1, L_0x1c96940, L_0x1c969e0, C4<1>, C4<1>;
L_0x1c96be0 .functor AND 1, L_0x1c96a80, L_0x1c96b40, C4<1>, C4<1>;
L_0x1c96cf0 .functor AND 1, L_0x1c96be0, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c96f20 .functor AND 1, L_0x1c96db0, L_0x1c96e80, C4<1>, C4<1>;
L_0x1c97090 .functor AND 1, L_0x1c96f20, v0x1c92460_0, C4<1>, C4<1>;
L_0x1c97150 .functor AND 1, L_0x1c97090, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c97250 .functor OR 1, L_0x1c96cf0, L_0x1c97150, C4<0>, C4<0>;
L_0x1c97440 .functor AND 1, L_0x1c97360, v0x1c923c0_0, C4<1>, C4<1>;
L_0x1c975f0 .functor AND 1, L_0x1c97440, L_0x1c97550, C4<1>, C4<1>;
L_0x1c97700 .functor AND 1, L_0x1c975f0, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c97820 .functor OR 1, L_0x1c97250, L_0x1c97700, C4<0>, C4<0>;
L_0x1c97ae0 .functor AND 1, L_0x1c978e0, v0x1c923c0_0, C4<1>, C4<1>;
L_0x1c97d20 .functor AND 1, L_0x1c97ae0, v0x1c92460_0, C4<1>, C4<1>;
L_0x1c97ef0 .functor AND 1, L_0x1c97d20, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c97cb0 .functor OR 1, L_0x1c97820, L_0x1c97ef0, C4<0>, C4<0>;
L_0x1c98280 .functor AND 1, v0x1c92320_0, L_0x1c981e0, C4<1>, C4<1>;
L_0x1c984d0 .functor AND 1, L_0x1c98280, L_0x1c983d0, C4<1>, C4<1>;
L_0x1c98590 .functor AND 1, L_0x1c984d0, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c986f0 .functor OR 1, L_0x1c97cb0, L_0x1c98590, C4<0>, C4<0>;
L_0x1c988a0 .functor AND 1, v0x1c92320_0, L_0x1c98800, C4<1>, C4<1>;
L_0x1c98a10 .functor AND 1, L_0x1c988a0, v0x1c92460_0, C4<1>, C4<1>;
L_0x1c98ad0 .functor AND 1, L_0x1c98a10, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c98c50 .functor OR 1, L_0x1c986f0, L_0x1c98ad0, C4<0>, C4<0>;
L_0x1c98d60 .functor AND 1, v0x1c92320_0, v0x1c923c0_0, C4<1>, C4<1>;
L_0x1c98f10 .functor AND 1, L_0x1c98d60, L_0x1c98650, C4<1>, C4<1>;
L_0x1c99020 .functor AND 1, L_0x1c98f10, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c991c0 .functor OR 1, L_0x1c98c50, L_0x1c99020, C4<0>, C4<0>;
L_0x1c992d0 .functor AND 1, v0x1c92320_0, v0x1c923c0_0, C4<1>, C4<1>;
L_0x1c99430 .functor AND 1, L_0x1c992d0, v0x1c92460_0, C4<1>, C4<1>;
L_0x1c994f0 .functor AND 1, L_0x1c99430, v0x1c925a0_0, C4<1>, C4<1>;
L_0x1c996b0 .functor OR 1, L_0x1c991c0, L_0x1c994f0, C4<0>, C4<0>;
v0x1c92b80_0 .net *"_ivl_1", 0 0, L_0x1c96940;  1 drivers
v0x1c92c40_0 .net *"_ivl_10", 0 0, L_0x1c96cf0;  1 drivers
v0x1c92d20_0 .net *"_ivl_13", 0 0, L_0x1c96db0;  1 drivers
v0x1c92df0_0 .net *"_ivl_15", 0 0, L_0x1c96e80;  1 drivers
v0x1c92eb0_0 .net *"_ivl_16", 0 0, L_0x1c96f20;  1 drivers
v0x1c92fe0_0 .net *"_ivl_18", 0 0, L_0x1c97090;  1 drivers
v0x1c930c0_0 .net *"_ivl_20", 0 0, L_0x1c97150;  1 drivers
v0x1c931a0_0 .net *"_ivl_22", 0 0, L_0x1c97250;  1 drivers
v0x1c93280_0 .net *"_ivl_25", 0 0, L_0x1c97360;  1 drivers
v0x1c93340_0 .net *"_ivl_26", 0 0, L_0x1c97440;  1 drivers
v0x1c93420_0 .net *"_ivl_29", 0 0, L_0x1c97550;  1 drivers
v0x1c934e0_0 .net *"_ivl_3", 0 0, L_0x1c969e0;  1 drivers
v0x1c935a0_0 .net *"_ivl_30", 0 0, L_0x1c975f0;  1 drivers
v0x1c93680_0 .net *"_ivl_32", 0 0, L_0x1c97700;  1 drivers
v0x1c93760_0 .net *"_ivl_34", 0 0, L_0x1c97820;  1 drivers
v0x1c93840_0 .net *"_ivl_37", 0 0, L_0x1c978e0;  1 drivers
v0x1c93900_0 .net *"_ivl_38", 0 0, L_0x1c97ae0;  1 drivers
v0x1c939e0_0 .net *"_ivl_4", 0 0, L_0x1c96a80;  1 drivers
v0x1c93ac0_0 .net *"_ivl_40", 0 0, L_0x1c97d20;  1 drivers
v0x1c93ba0_0 .net *"_ivl_42", 0 0, L_0x1c97ef0;  1 drivers
v0x1c93c80_0 .net *"_ivl_44", 0 0, L_0x1c97cb0;  1 drivers
v0x1c93d60_0 .net *"_ivl_47", 0 0, L_0x1c981e0;  1 drivers
v0x1c93e20_0 .net *"_ivl_48", 0 0, L_0x1c98280;  1 drivers
v0x1c93f00_0 .net *"_ivl_51", 0 0, L_0x1c983d0;  1 drivers
v0x1c93fc0_0 .net *"_ivl_52", 0 0, L_0x1c984d0;  1 drivers
v0x1c940a0_0 .net *"_ivl_54", 0 0, L_0x1c98590;  1 drivers
v0x1c94180_0 .net *"_ivl_56", 0 0, L_0x1c986f0;  1 drivers
v0x1c94260_0 .net *"_ivl_59", 0 0, L_0x1c98800;  1 drivers
v0x1c94320_0 .net *"_ivl_60", 0 0, L_0x1c988a0;  1 drivers
v0x1c94400_0 .net *"_ivl_62", 0 0, L_0x1c98a10;  1 drivers
v0x1c944e0_0 .net *"_ivl_64", 0 0, L_0x1c98ad0;  1 drivers
v0x1c945c0_0 .net *"_ivl_66", 0 0, L_0x1c98c50;  1 drivers
v0x1c946a0_0 .net *"_ivl_68", 0 0, L_0x1c98d60;  1 drivers
v0x1c94990_0 .net *"_ivl_7", 0 0, L_0x1c96b40;  1 drivers
v0x1c94a50_0 .net *"_ivl_71", 0 0, L_0x1c98650;  1 drivers
v0x1c94b10_0 .net *"_ivl_72", 0 0, L_0x1c98f10;  1 drivers
v0x1c94bf0_0 .net *"_ivl_74", 0 0, L_0x1c99020;  1 drivers
v0x1c94cd0_0 .net *"_ivl_76", 0 0, L_0x1c991c0;  1 drivers
v0x1c94db0_0 .net *"_ivl_78", 0 0, L_0x1c992d0;  1 drivers
v0x1c94e90_0 .net *"_ivl_8", 0 0, L_0x1c96be0;  1 drivers
v0x1c94f70_0 .net *"_ivl_80", 0 0, L_0x1c99430;  1 drivers
v0x1c95050_0 .net *"_ivl_82", 0 0, L_0x1c994f0;  1 drivers
v0x1c95130_0 .net "a", 0 0, v0x1c92320_0;  alias, 1 drivers
v0x1c951d0_0 .net "b", 0 0, v0x1c923c0_0;  alias, 1 drivers
v0x1c952c0_0 .net "c", 0 0, v0x1c92460_0;  alias, 1 drivers
v0x1c953b0_0 .net "d", 0 0, v0x1c925a0_0;  alias, 1 drivers
v0x1c954a0_0 .net "q", 0 0, L_0x1c996b0;  alias, 1 drivers
L_0x1c96940 .reduce/nor v0x1c92320_0;
L_0x1c969e0 .reduce/nor v0x1c923c0_0;
L_0x1c96b40 .reduce/nor v0x1c92460_0;
L_0x1c96db0 .reduce/nor v0x1c92320_0;
L_0x1c96e80 .reduce/nor v0x1c923c0_0;
L_0x1c97360 .reduce/nor v0x1c92320_0;
L_0x1c97550 .reduce/nor v0x1c92460_0;
L_0x1c978e0 .reduce/nor v0x1c92320_0;
L_0x1c981e0 .reduce/nor v0x1c923c0_0;
L_0x1c983d0 .reduce/nor v0x1c92460_0;
L_0x1c98800 .reduce/nor v0x1c923c0_0;
L_0x1c98650 .reduce/nor v0x1c92460_0;
S_0x1c95600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c62230;
 .timescale -12 -12;
E_0x1c5cd10 .event anyedge, v0x1c962b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c962b0_0;
    %nor/r;
    %assign/vec4 v0x1c962b0_0, 0;
    %wait E_0x1c5cd10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c91ad0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c925a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c92460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c923c0_0, 0;
    %assign/vec4 v0x1c92320_0, 0;
    %wait E_0x1c469f0;
    %wait E_0x1c5d1c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c925a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c92460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c923c0_0, 0;
    %assign/vec4 v0x1c92320_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c5cf70;
    %load/vec4 v0x1c92320_0;
    %load/vec4 v0x1c923c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c92460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c925a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c925a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c92460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c923c0_0, 0;
    %assign/vec4 v0x1c92320_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c92120;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c5cf70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c925a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c92460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c923c0_0, 0;
    %assign/vec4 v0x1c92320_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c62230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c95f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c962b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c62230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c95f90_0;
    %inv;
    %store/vec4 v0x1c95f90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c62230;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c92500_0, v0x1c96410_0, v0x1c95db0_0, v0x1c95e50_0, v0x1c95ef0_0, v0x1c96030_0, v0x1c96170_0, v0x1c960d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c62230;
T_7 ;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c62230;
T_8 ;
    %wait E_0x1c5cf70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c96210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c96210_0, 4, 32;
    %load/vec4 v0x1c96350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c96210_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c96210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c96210_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c96170_0;
    %load/vec4 v0x1c96170_0;
    %load/vec4 v0x1c960d0_0;
    %xor;
    %load/vec4 v0x1c96170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c96210_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c96210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c96210_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit2/iter3/response3/top_module.sv";
