{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755555899749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755555899749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 16:24:59 2025 " "Processing started: Mon Aug 18 16:24:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755555899749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555899749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555899749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755555900259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755555900259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullSub-Structural " "Found design unit 1: FullSub-Structural" {  } { { "Fullsub.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909814 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullSub " "Found entity 1: FullSub" {  } { { "Fullsub.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555909814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fullsub_TB-Structural " "Found design unit 1: Fullsub_TB-Structural" {  } { { "Fullsub_TB.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fullsub_TB " "Found entity 1: Fullsub_TB" {  } { { "Fullsub_TB.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555909817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsub_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsub_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fullsub_4bits-Structural " "Found design unit 1: Fullsub_4bits-Structural" {  } { { "Fullsub_4bits.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fullsub_4bits " "Found entity 1: Fullsub_4bits" {  } { { "Fullsub_4bits.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555909820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsub_4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsub_4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fullsub_4bits_TB-Structural " "Found design unit 1: Fullsub_4bits_TB-Structural" {  } { { "Fullsub_4bits_TB.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_4bits_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fullsub_4bits_TB " "Found entity 1: Fullsub_4bits_TB" {  } { { "Fullsub_4bits_TB.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_4bits_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555909823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-Structural " "Found design unit 1: FPGA-Structural" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909825 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755555909825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555909825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755555909879 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Cin FPGA.vhd(17) " "VHDL Signal Declaration warning at FPGA.vhd(17): used explicit default value for signal \"Cin\" because signal was never assigned a value" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1755555909880 "|FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout FPGA.vhd(18) " "Verilog HDL or VHDL warning at FPGA.vhd(18): object \"Cout\" assigned a value but never read" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755555909880 "|FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fullsub_4bits Fullsub_4bits:U1 " "Elaborating entity \"Fullsub_4bits\" for hierarchy \"Fullsub_4bits:U1\"" {  } { { "FPGA.vhd" "U1" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755555909891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSub Fullsub_4bits:U1\|FullSub:FS0 " "Elaborating entity \"FullSub\" for hierarchy \"Fullsub_4bits:U1\|FullSub:FS0\"" {  } { { "Fullsub_4bits.vhd" "FS0" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/Fullsub_4bits.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755555909893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755555910490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755555910790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755555910790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755555910823 "|FPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755555910823 "|FPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755555910823 "|FPGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755555910823 "|FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FPGA.vhd" "" { Text "D:/Lab1.Digitales/FGonzalez_JZheng_digital_design_lab_2025/FPGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755555910823 "|FPGA|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755555910823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755555910823 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755555910823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755555910823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755555910823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755555910846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 18 16:25:10 2025 " "Processing ended: Mon Aug 18 16:25:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755555910846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755555910846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755555910846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755555910846 ""}
