Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 22 23:41:59 2018
| Host         : GAO-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             131 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+-------------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+-------------------------+------------------+----------------+
|  u0/counter2           |                            |                         |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                            |                         |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0    |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   | u2/temp1[15]_i_1_n_0    |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   |                         |                4 |             12 |
| ~u1/J_MIC3_Pin4_OBUF   |                            |                         |                8 |             12 |
|  CLK_IBUF_BUFG         |                            |                         |               12 |             12 |
|  CLK_IBUF_BUFG         |                            | u0/counter1[12]_i_1_n_0 |                3 |             12 |
|  CLK_IBUF_BUFG         |                            | J_MIC3_Pin1_OBUF_BUFG   |                3 |             12 |
|  CLK_IBUF_BUFG         | f2/counterA_5              | f2/counterA[17]_i_1_n_0 |                5 |             17 |
|  CLK_IBUF_BUFG         | f2/counterB_0              | f2/counterB[17]_i_1_n_0 |                5 |             17 |
|  CLK_IBUF_BUFG         | f2/counterG_6              | f2/counterG[17]_i_1_n_0 |                5 |             17 |
|  CLK_IBUF_BUFG         | f2/counterC_4              | f2/counterC[18]_i_1_n_0 |                5 |             18 |
|  CLK_IBUF_BUFG         | f2/counterD_3              | f2/counterD[18]_i_1_n_0 |                5 |             18 |
|  CLK_IBUF_BUFG         | f2/counterE_2              | f2/counterE[18]_i_1_n_0 |                5 |             18 |
|  CLK_IBUF_BUFG         | f2/counterF_1              | f2/counterF[18]_i_1_n_0 |                5 |             18 |
|  J_MIC3_Pin1_OBUF_BUFG |                            |                         |               20 |             57 |
+------------------------+----------------------------+-------------------------+------------------+----------------+


