{
  "Top": "mlp_HLS",
  "RtlTop": "mlp_HLS",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "S_AXIS": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "int"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "M_AXIS": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "int"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "124740",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp_HLS",
    "Version": "1.0",
    "DisplayName": "Mlp_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mlp_HLS.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_HLS_fadd_32nshbi.vhd",
      "impl\/vhdl\/mlp_HLS_fcmp_32nsjbC.vhd",
      "impl\/vhdl\/mlp_HLS_fmul_32nsibs.vhd",
      "impl\/vhdl\/mlp_HLS_hidden1LafYi.vhd",
      "impl\/vhdl\/mlp_HLS_layer1Bias.vhd",
      "impl\/vhdl\/mlp_HLS_layer1Weibkb.vhd",
      "impl\/vhdl\/mlp_HLS_layer2Bias.vhd",
      "impl\/vhdl\/mlp_HLS_layer2Weicud.vhd",
      "impl\/vhdl\/mlp_HLS_mux_42_32kbM.vhd",
      "impl\/vhdl\/mlp_HLS_outputWeidEe.vhd",
      "impl\/vhdl\/mlp_HLS_training_eOg.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_HLS_fadd_32nshbi.v",
      "impl\/verilog\/mlp_HLS_fcmp_32nsjbC.v",
      "impl\/verilog\/mlp_HLS_fmul_32nsibs.v",
      "impl\/verilog\/mlp_HLS_hidden1LafYi.v",
      "impl\/verilog\/mlp_HLS_layer1Bias.v",
      "impl\/verilog\/mlp_HLS_layer1Bias_rom.dat",
      "impl\/verilog\/mlp_HLS_layer1Weibkb.v",
      "impl\/verilog\/mlp_HLS_layer1Weibkb_rom.dat",
      "impl\/verilog\/mlp_HLS_layer2Bias.v",
      "impl\/verilog\/mlp_HLS_layer2Bias_rom.dat",
      "impl\/verilog\/mlp_HLS_layer2Weicud.v",
      "impl\/verilog\/mlp_HLS_layer2Weicud_rom.dat",
      "impl\/verilog\/mlp_HLS_mux_42_32kbM.v",
      "impl\/verilog\/mlp_HLS_outputWeidEe.v",
      "impl\/verilog\/mlp_HLS_outputWeidEe_rom.dat",
      "impl\/verilog\/mlp_HLS_training_eOg.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp_HLS.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mlp_HLS_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/mlp_HLS_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/mlp_HLS_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/tengk\/CG4002\/mlpHLS\/mlp_HLS\/solution1\/.autopilot\/db\/mlp_HLS.design.xml",
    "DebugDir": "C:\/Users\/tengk\/CG4002\/mlpHLS\/mlp_HLS\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/tengk\/CG4002\/mlpHLS\/mlp_HLS\/solution1\/.debug\/mlp_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "mlp_HLS_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_HLS_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mlp_HLS_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name mlp_HLS_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mlp_HLS_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_HLS_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mlp_HLS"},
    "Info": {"mlp_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mlp_HLS": {
        "Latency": {
          "LatencyBest": "124740",
          "LatencyAvg": "124740",
          "LatencyWorst": "124740",
          "PipelineII": "124741",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.770"
        },
        "Loops": [
          {
            "Name": "memset_output",
            "TripCount": "4",
            "Latency": "3",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "54",
            "Latency": "54",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "112",
            "Latency": "39760",
            "PipelineII": "",
            "PipelineDepth": "355",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "27",
                "Latency": "351",
                "PipelineII": "",
                "PipelineDepth": "13"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "112",
            "Latency": "81984",
            "PipelineII": "",
            "PipelineDepth": "732",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "56",
                "Latency": "728",
                "PipelineII": "",
                "PipelineDepth": "13"
              }]
          },
          {
            "Name": "Loop 5",
            "TripCount": "4",
            "Latency": "2920",
            "PipelineII": "",
            "PipelineDepth": "730",
            "Loops": [{
                "Name": "Loop 5.1",
                "TripCount": "56",
                "Latency": "728",
                "PipelineII": "",
                "PipelineDepth": "13"
              }]
          },
          {
            "Name": "Loop 6",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 7",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "43",
          "DSP48E": "5",
          "FF": "1487",
          "LUT": "1978",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp_HLS",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-13 14:23:16 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
