INFO-FLOW: Workspace /afs/cern.ch/user/m/millerca/vivado_hls/proj/solution opened at Mon Mar 21 09:35:52 CET 2022
Execute     config_clock -quiet -name default -period 3.125 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.125ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-flga2104-2L-e 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data single -quiet 
Command       ap_part_info done; 2.01 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcvu9p-flga2104-2L-e 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.3 sec.
Execute     ap_part_info -data single -name xcvu9p-flga2104-2L-e 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data resources 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.57 sec.
Execute   set_part xcvu9p-flga2104-2L-e 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcvu9p-flga2104-2L-e 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.18 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /data1/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 3.125 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file func.cc; skipping it.
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 2.91 sec.
Execute cleanup_all 
