[2025-09-17 07:47:19] START suite=qualcomm_srv trace=srv22_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv22_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2579352 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4997074 heartbeat IPC: 4.136 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4997074 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4997074 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13101318 heartbeat IPC: 1.234 cumulative IPC: 1.234 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21168369 heartbeat IPC: 1.24 cumulative IPC: 1.237 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29231280 heartbeat IPC: 1.24 cumulative IPC: 1.238 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 37280002 heartbeat IPC: 1.242 cumulative IPC: 1.239 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 45330952 heartbeat IPC: 1.242 cumulative IPC: 1.24 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 53375187 heartbeat IPC: 1.243 cumulative IPC: 1.24 (Simulation time: 00 hr 07 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv22_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 61469715 heartbeat IPC: 1.235 cumulative IPC: 1.24 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 69605754 heartbeat IPC: 1.229 cumulative IPC: 1.238 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 77740626 heartbeat IPC: 1.229 cumulative IPC: 1.237 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 80871071 cumulative IPC: 1.237 (Simulation time: 00 hr 12 min 04 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 80871071 cumulative IPC: 1.237 (Simulation time: 00 hr 12 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv22_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.237 instructions: 100000002 cycles: 80871071
CPU 0 Branch Prediction Accuracy: 92.74% MPKI: 12.89 Average ROB Occupancy at Mispredict: 31.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08508
BRANCH_INDIRECT: 0.3693
BRANCH_CONDITIONAL: 11.07
BRANCH_DIRECT_CALL: 0.4204
BRANCH_INDIRECT_CALL: 0.5445
BRANCH_RETURN: 0.4056


====Backend Stall Breakdown====
ROB_STALL: 8500
LQ_STALL: 0
SQ_STALL: 59030


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.520012

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 8500

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3373

cpu0->cpu0_STLB TOTAL        ACCESS:    2123392 HIT:    2122612 MISS:        780 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123392 HIT:    2122612 MISS:        780 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 100 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9480775 HIT:    8814739 MISS:     666036 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7749365 HIT:    7166592 MISS:     582773 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     582000 HIT:     522575 MISS:      59425 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148026 HIT:    1125014 MISS:      23012 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1384 HIT:        558 MISS:        826 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15862744 HIT:    7721719 MISS:    8141025 MSHR_MERGE:    2024263
cpu0->cpu0_L1I LOAD         ACCESS:   15862744 HIT:    7721719 MISS:    8141025 MSHR_MERGE:    2024263
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30587736 HIT:   26680847 MISS:    3906889 MSHR_MERGE:    1690902
cpu0->cpu0_L1D LOAD         ACCESS:   16716061 HIT:   14584629 MISS:    2131432 MSHR_MERGE:     498829
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13870110 HIT:   12096068 MISS:    1774042 MSHR_MERGE:    1192042
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1565 HIT:        150 MISS:       1415 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13008984 HIT:   10725361 MISS:    2283623 MSHR_MERGE:    1151087
cpu0->cpu0_ITLB LOAD         ACCESS:   13008984 HIT:   10725361 MISS:    2283623 MSHR_MERGE:    1151087
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29087099 HIT:   27755153 MISS:    1331946 MSHR_MERGE:     341090
cpu0->cpu0_DTLB LOAD         ACCESS:   29087099 HIT:   27755153 MISS:    1331946 MSHR_MERGE:     341090
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     757956 HIT:     748920 MISS:       9036 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     582773 HIT:     573941 MISS:       8832 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      59425 HIT:      59421 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     114932 HIT:     114928 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        826 HIT:        630 MISS:        196 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         25
  ROW_BUFFER_MISS:       9007
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6739

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       549325       552384        47993          637
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           43           83           16
  STLB miss resolved @ L2C                0           51          188          399           27
  STLB miss resolved @ LLC                0           43          198          424           25
  STLB miss resolved @ MEM                0            0           77          128           86

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200904        55770      1578083        91131            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           17            3            0
  STLB miss resolved @ L2C                0            6           19            5            0
  STLB miss resolved @ LLC                0           14           43           37            0
  STLB miss resolved @ MEM                0            0            9           15            0
[2025-09-17 07:59:24] END   suite=qualcomm_srv trace=srv22_ap (rc=0)
