/* Generated by Yosys 0.19+36 (git sha1 30a4218f5,aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */module YoCTF1(dig1,dig2,dig3,correct);wire _00_;wire _01_;wire _02_;wire _03_;wire _04_;wire _05_;wire _06_;wire _07_;wire _08_;wire _09_;output correct;wire correct;input [3:0] dig1;wire [3:0] dig1;input [3:0] dig2;wire [3:0] dig2;input [3:0] dig3;wire [3:0] dig3;assign _00_=dig3[1]&~(dig3[0]);assign _01_=dig3[3]|dig3[2];assign _02_=_00_&~(_01_);assign _03_=~(dig2[1]&dig2[0]);assign _04_=dig2[3]|~(dig2[2]);assign _05_=_04_|_03_;assign _06_=_02_&~(_05_);assign _07_=dig1[1]|dig1[0];assign _08_=dig1[3]|~(dig1[2]);assign _09_=_08_|_07_;assign correct=_06_&~(_09_);endmodule