**# Week 2 Mini Project - Mod-10 Counter**

This project implements a synchronous Mod-10 (0 to 9) counter using Verilog and verifies it using a testbench.


**# Files**

updown_counter.v    : RTL design
tb_updown_counter.v : Testbench


**# Operations**

up_down=1 --> Up counter
up_down=0 --> Down counter


**# Tools Used**

Verilog HDL
Simulator: EDA Playground/ModelSim


**AUTHOR :** MARK JUSTIN

