(define-fun assumption.0 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.2 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.3 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.4 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.5 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.6 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.7 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.8 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.9 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.10 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.11 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.12 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.13 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.14 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.15 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.16 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.17 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.18 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.19 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.20 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.21 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.22 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.23 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.24 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.25 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.26 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.27 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.28 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.29 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.30 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.31 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.32 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.33 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.34 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.35 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.36 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.37 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.38 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.39 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.40 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.41 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.42 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.43 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.44 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.45 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.46 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.47 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.48 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.49 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.50 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.51 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.52 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.53 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.54 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.55 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.56 ((RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.reg_0_w_stage (_ bv1 2))))))
(define-fun assumption.57 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.58 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.59 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.60 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.61 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.62 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.63 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.64 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.65 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.66 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.67 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.68 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.69 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.70 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.71 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.72 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.73 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.74 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.75 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.76 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.77 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))))))
(define-fun assumption.78 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.79 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.80 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.81 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.82 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.83 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.84 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.85 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.86 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.87 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.88 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.89 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.90 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.91 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.reg_0_w_stage (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.92 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.93 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.94 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.95 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.96 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.97 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.98 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.99 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.100 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.101 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.102 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.103 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.104 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.105 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.106 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.107 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.108 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.109 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.110 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.111 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.112 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.113 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.114 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.115 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.116 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.117 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.118 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.119 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.120 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.121 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.122 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.123 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.124 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.125 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.126 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.127 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.128 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.129 ((RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))))))
(define-fun assumption.130 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.131 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.132 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.133 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.134 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.135 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.136 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.137 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.138 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.139 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.140 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.141 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.142 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.143 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.144 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.145 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.146 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.147 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.148 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.149 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.150 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.151 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.152 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.153 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.reg_1_w_stage (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.154 ((RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and (and true (or (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))))))
(define-fun assumption.155 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.156 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.157 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.158 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.159 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.160 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_0_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.161 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1)) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1)))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.162 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.163 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.164 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.165 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.166 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.167 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.168 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.169 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.170 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.171 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (or (or (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1)) (not (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))) (not (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.172 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.173 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.174 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.175 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.176 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.177 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.178 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.179 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.180 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.181 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv2 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.182 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.183 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.184 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv0 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.185 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_rd) (_ bv1 1)))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.id_ex_rd) (_ bv1 1))))) (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (= ((_ extract 0 0) RTL.id_ex_reg_wen) (_ bv1 1)))) (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv0 1)) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.186 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.187 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.188 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) (_ bv1 1))) (not (= ((_ extract 1 1) RTL.reg_3_w_stage) (_ bv1 1))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
