set ::env(PROJECT_NAME) ucsb_152_tap_fir
set ::env(DESIGN_TOP) ucsb_152_tap_fir
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl/ucsb_152_tap_fir.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
