Analysis & Synthesis report for proj1
Wed Nov 15 18:34:21 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr6"
 11. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr5"
 12. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr4"
 13. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr3"
 14. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr2"
 15. Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr1"
 16. Port Connectivity Checks: "entrada:inst|registerSelector:rs"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 15 18:34:21 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; proj1                                       ;
; Top-level Entity Name              ; testEntrada                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 50                                          ;
;     Total combinational functions  ; 50                                          ;
;     Dedicated logic registers      ; 37                                          ;
; Total registers                    ; 37                                          ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; testEntrada        ; proj1              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; entrada.vhdl                     ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl          ;         ;
; bitConcat.vhdl                   ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl        ;         ;
; registerSelector.vhdl            ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl ;         ;
; fourBitsRegister.vhdl            ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl ;         ;
; rowEncoder.vhdl                  ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl       ;         ;
; rowAndColEncoder.vhdl            ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl ;         ;
; ringCounter.vhdl                 ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl      ;         ;
; keypadEncoder.vhdl               ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl    ;         ;
; colEncoder.vhdl                  ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl       ;         ;
; clockDivider.vhdl                ; yes             ; User VHDL File                     ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl     ;         ;
; testEntrada.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 50        ;
;                                             ;           ;
; Total combinational functions               ; 50        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 14        ;
;     -- 3 input functions                    ; 3         ;
;     -- <=2 input functions                  ; 33        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 19        ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 37        ;
;     -- Dedicated logic registers            ; 37        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 33        ;
; Total fan-out                               ; 259       ;
; Average fan-out                             ; 1.42      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                       ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------+--------------+
; |testEntrada               ; 50 (0)              ; 37 (0)                    ; 0           ; 0            ; 0       ; 0         ; 48   ; 0            ; |testEntrada                                              ; testEntrada   ; work         ;
;    |entrada:inst|          ; 50 (0)              ; 37 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testEntrada|entrada:inst                                 ; entrada       ; work         ;
;       |Clock_Divider:cd|   ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testEntrada|entrada:inst|Clock_Divider:cd                ; Clock_Divider ; work         ;
;       |keypadEncoder:ke|   ; 5 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testEntrada|entrada:inst|keypadEncoder:ke                ; keypadEncoder ; work         ;
;          |ringCounter:RC|  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testEntrada|entrada:inst|keypadEncoder:ke|ringCounter:RC ; ringCounter   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; entrada:inst|Clock_Divider:cd|count[0] ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr6"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr5"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr4"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr3"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr2"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|fourbitsRegister:fbr1"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "entrada:inst|registerSelector:rs"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enabler ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 37                          ;
;     ENA               ; 4                           ;
;     plain             ; 33                          ;
; cycloneiii_io_obuf    ; 26                          ;
; cycloneiii_lcell_comb ; 52                          ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 21                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 15 18:34:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file entrada.vhdl
    Info (12022): Found design unit 1: entrada-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 20
    Info (12023): Found entity 1: entrada File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bitconcat.vhdl
    Info (12022): Found design unit 1: bitConcat-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl Line: 15
    Info (12023): Found entity 1: bitConcat File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registerselector.vhdl
    Info (12022): Found design unit 1: registerSelector-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl Line: 13
    Info (12023): Found entity 1: registerSelector File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fourbitsregister.vhdl
    Info (12022): Found design unit 1: fourbitsRegister-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl Line: 14
    Info (12023): Found entity 1: fourbitsRegister File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rowencoder.vhdl
    Info (12022): Found design unit 1: rowEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl Line: 13
    Info (12023): Found entity 1: rowEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl
    Info (12022): Found design unit 1: rowAndColEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl Line: 12
    Info (12023): Found entity 1: rowAndColEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ringcounter.vhdl
    Info (12022): Found design unit 1: ringCounter-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl Line: 13
    Info (12023): Found entity 1: ringCounter File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file keypadencoder.vhdl
    Info (12022): Found design unit 1: keypadEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 17
    Info (12023): Found entity 1: keypadEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file colencoder.vhdl
    Info (12022): Found design unit 1: colEncoder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl Line: 13
    Info (12023): Found entity 1: colEncoder File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider.vhdl
    Info (12022): Found design unit 1: Clock_Divider-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl Line: 10
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file successivesubtraction.vhdl
    Info (12022): Found design unit 1: successiveSubtraction-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl Line: 12
    Info (12023): Found entity 1: successiveSubtraction File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sistema.vhdl
    Info (12022): Found design unit 1: sistema-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl Line: 12
    Info (12023): Found entity 1: sistema File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sevenbitssub.vhdl
    Info (12022): Found design unit 1: sevenBitsSub-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl Line: 12
    Info (12023): Found entity 1: sevenBitsSub File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sevenbitscomp.vhdl
    Info (12022): Found design unit 1: sevenBitsComp-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl Line: 12
    Info (12023): Found entity 1: sevenBitsComp File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file keypaddecoder.vhdl
Info (12021): Found 2 design units, including 1 entities, in source file incrementer.vhdl
    Info (12022): Found design unit 1: incrementer-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl Line: 13
    Info (12023): Found entity 1: incrementer File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file halfsubtractor.vhdl
    Info (12022): Found design unit 1: halfSubtractor-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl Line: 12
    Info (12023): Found entity 1: halfSubtractor File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file halfcomparator.vhdl
    Info (12022): Found design unit 1: halfComparator-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl Line: 12
    Info (12023): Found entity 1: halfComparator File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhdl
    Info (12022): Found design unit 1: halfAdder-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl Line: 13
    Info (12023): Found entity 1: halfAdder File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fullsubtractor.vhdl
    Info (12022): Found design unit 1: fullSubtractor-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl Line: 13
    Info (12023): Found entity 1: fullSubtractor File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fullcomparator.vhdl
    Info (12022): Found design unit 1: fullComparator-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl Line: 13
    Info (12023): Found entity 1: fullComparator File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file testsistema.bdf
    Info (12023): Found entity 1: testSistema
Info (12021): Found 1 design units, including 1 entities, in source file testkeypadencoder.bdf
    Info (12023): Found entity 1: testKeypadEncoder
Info (12021): Found 1 design units, including 1 entities, in source file testbitconcat.bdf
    Info (12023): Found entity 1: testBitConcat
Info (12021): Found 1 design units, including 1 entities, in source file testentrada.bdf
    Info (12023): Found entity 1: testEntrada
Info (12021): Found 2 design units, including 1 entities, in source file testregisters.vhd
    Info (12022): Found design unit 1: testRegisters-behavior File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd Line: 18
    Info (12023): Found entity 1: testRegisters File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file testememoria.bdf
    Info (12023): Found entity 1: testememoria
Info (12127): Elaborating entity "testEntrada" for the top level hierarchy
Info (12128): Elaborating entity "entrada" for hierarchy "entrada:inst"
Warning (10541): VHDL Signal Declaration warning at entrada.vhdl(45): used implicit default value for signal "enabler" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 45
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "entrada:inst|Clock_Divider:cd" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 78
Warning (10492): VHDL Process Statement warning at clockDivider.vhdl(27): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl Line: 27
Info (12128): Elaborating entity "keypadEncoder" for hierarchy "entrada:inst|keypadEncoder:ke" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 79
Info (12128): Elaborating entity "ringCounter" for hierarchy "entrada:inst|keypadEncoder:ke|ringCounter:RC" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 56
Info (12128): Elaborating entity "rowEncoder" for hierarchy "entrada:inst|keypadEncoder:ke|rowEncoder:RE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 57
Info (12128): Elaborating entity "colEncoder" for hierarchy "entrada:inst|keypadEncoder:ke|colEncoder:CE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 58
Info (12128): Elaborating entity "rowAndColEncoder" for hierarchy "entrada:inst|keypadEncoder:ke|rowAndColEncoder:RaCE" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl Line: 59
Info (12128): Elaborating entity "registerSelector" for hierarchy "entrada:inst|registerSelector:rs" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 80
Info (12128): Elaborating entity "fourbitsRegister" for hierarchy "entrada:inst|fourbitsRegister:fbr1" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 81
Warning (10540): VHDL Signal Declaration warning at fourBitsRegister.vhdl(16): used explicit default value for signal "data" because signal was never assigned a value File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl Line: 16
Info (12128): Elaborating entity "bitConcat" for hierarchy "entrada:inst|bitConcat:bcA" File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 95
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q2[3]" to the node "entrada:inst|bitConcat:bcA|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q2[2]" to the node "entrada:inst|bitConcat:bcA|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q2[0]" to the node "entrada:inst|bitConcat:bcA|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q2[1]" to the node "entrada:inst|bitConcat:bcA|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q1[0]" to the node "entrada:inst|bitConcat:bcA|Add1" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q3[3]" to the node "entrada:inst|bitConcat:bcA|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q3[2]" to the node "entrada:inst|bitConcat:bcA|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q3[1]" to the node "entrada:inst|bitConcat:bcA|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q5[3]" to the node "entrada:inst|bitConcat:bcB|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q5[2]" to the node "entrada:inst|bitConcat:bcB|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q5[1]" to the node "entrada:inst|bitConcat:bcB|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q5[0]" to the node "entrada:inst|bitConcat:bcB|Add0" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q4[0]" to the node "entrada:inst|bitConcat:bcB|Add1" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q6[3]" to the node "entrada:inst|bitConcat:bcB|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q6[2]" to the node "entrada:inst|bitConcat:bcB|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
    Warning (13051): Converted the fanout from the open-drain buffer "entrada:inst|Q6[1]" to the node "entrada:inst|bitConcat:bcB|Add2" into a wire File: C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl Line: 15
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "A[6]" is stuck at GND
    Warning (13410): Pin "A[5]" is stuck at GND
    Warning (13410): Pin "A[4]" is stuck at GND
    Warning (13410): Pin "A[3]" is stuck at VCC
    Warning (13410): Pin "A[2]" is stuck at GND
    Warning (13410): Pin "A[1]" is stuck at GND
    Warning (13410): Pin "B[6]" is stuck at GND
    Warning (13410): Pin "B[5]" is stuck at GND
    Warning (13410): Pin "B[4]" is stuck at GND
    Warning (13410): Pin "B[3]" is stuck at VCC
    Warning (13410): Pin "B[2]" is stuck at GND
    Warning (13410): Pin "B[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Enable"
    Warning (15610): No output dependent on input pin "strobe"
Info (21057): Implemented 98 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 50 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Wed Nov 15 18:34:21 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


