

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Thu Aug  9 10:06:35 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.89|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      -|       0|    988|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     182|    206|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     94|
|Register         |        -|      -|     855|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      6|    1037|   1288|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_ctrl_s_axi_U  |pwm_ctrl_s_axi  |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_17s_1bkb_U1  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U2  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U3  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U4  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U5  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U6  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_1_fu_290_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_2_fu_340_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_3_fu_395_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_4_fu_446_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_5_fu_497_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_fu_254_p2            |     +    |      0|  0|  40|          33|          33|
    |tmp_12_fu_214_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_13_fu_285_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_17_fu_335_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_21_fu_390_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_25_fu_441_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_29_fu_492_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_33_fu_540_p2           |     +    |      0|  0|  23|           1|          16|
    |r_V_fu_185_p2              |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_0_trunc_fu_587_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_1_trunc_fu_610_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_2_trunc_fu_633_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_3_trunc_fu_656_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_4_trunc_fu_679_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_5_trunc_fu_708_p2  |    and   |      0|  0|   8|           1|           1|
    |tmp_15_1_fu_600_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_2_fu_623_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_3_fu_646_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_4_fu_669_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_5_fu_697_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_s_fu_577_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_10_fu_201_p2           |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_1_fu_417_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_2_fu_468_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_3_fu_516_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_4_fu_545_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_5_fu_684_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_2_fu_195_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_9_1_fu_294_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_2_fu_344_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_3_fu_399_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_4_fu_450_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_5_fu_501_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_fu_259_p2            |   icmp   |      0|  0|  13|          15|           1|
    |tmp_fu_281_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_366_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_11_fu_703_p2           |    or    |      0|  0|   8|           1|           1|
    |tmp_1_fu_582_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_605_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_4_fu_628_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_7_fu_651_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_8_fu_674_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_14_fu_323_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_15_fu_328_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_18_fu_378_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_18_s_fu_219_p3         |  select  |      0|  0|  16|           1|          16|
    |tmp_19_fu_383_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_22_fu_429_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_23_fu_434_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_26_fu_480_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_27_fu_485_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_30_fu_528_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_31_fu_533_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_34_fu_557_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_562_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 988|         489|         706|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |m_V_address0             |  38|          7|    3|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  94|         18|    6|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |OP1_V_reg_821                        |  33|   0|   33|          0|
    |acc_V                                |  16|   0|   16|          0|
    |acc_V_load_reg_794                   |  16|   0|   16|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_acc_V_load_reg_794  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_806       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_917         |   1|   0|    1|          0|
    |min_duty_V_read_reg_778              |  16|   0|   16|          0|
    |out_p_V                              |   6|   0|    6|          0|
    |p_Val2_1_reg_897                     |  33|   0|   33|          0|
    |p_Val2_2_reg_949                     |  33|   0|   33|          0|
    |p_Val2_4_reg_1028                    |  33|   0|   33|          0|
    |p_Val2_5_reg_1065                    |  33|   0|   33|          0|
    |p_Val2_s_4_reg_986                   |  33|   0|   33|          0|
    |p_Val2_s_reg_851                     |  33|   0|   33|          0|
    |r_V_1_1_reg_932                      |  33|   0|   33|          0|
    |r_V_1_2_reg_969                      |  33|   0|   33|          0|
    |r_V_1_3_reg_1011                     |  33|   0|   33|          0|
    |r_V_1_4_reg_1048                     |  33|   0|   33|          0|
    |r_V_1_5_reg_1085                     |  33|   0|   33|          0|
    |r_V_1_reg_880                        |  33|   0|   33|          0|
    |r_V_reg_784                          |  17|   0|   17|          0|
    |reg_173                              |  16|   0|   16|          0|
    |tmp_10_reg_816                       |   1|   0|    1|          0|
    |tmp_12_1_reg_1038                    |   1|   0|    1|          0|
    |tmp_12_2_reg_1075                    |   1|   0|    1|          0|
    |tmp_12_3_reg_1102                    |   1|   0|    1|          0|
    |tmp_12_4_reg_1112                    |   1|   0|    1|          0|
    |tmp_13_reg_927                       |  16|   0|   16|          0|
    |tmp_16_reg_942                       |  16|   0|   16|          0|
    |tmp_17_reg_964                       |  16|   0|   16|          0|
    |tmp_20_reg_979                       |  16|   0|   16|          0|
    |tmp_21_reg_1006                      |  16|   0|   16|          0|
    |tmp_24_reg_1021                      |  16|   0|   16|          0|
    |tmp_25_reg_1043                      |  16|   0|   16|          0|
    |tmp_28_reg_1058                      |  16|   0|   16|          0|
    |tmp_29_reg_1080                      |  16|   0|   16|          0|
    |tmp_2_reg_806                        |   1|   0|    1|          0|
    |tmp_32_reg_1095                      |  16|   0|   16|          0|
    |tmp_33_reg_1107                      |  16|   0|   16|          0|
    |tmp_37_reg_856                       |  15|   0|   15|          0|
    |tmp_39_reg_902                       |  15|   0|   15|          0|
    |tmp_41_reg_954                       |  15|   0|   15|          0|
    |tmp_43_reg_991                       |  15|   0|   15|          0|
    |tmp_45_reg_1033                      |  15|   0|   15|          0|
    |tmp_47_reg_1070                      |  15|   0|   15|          0|
    |tmp_5_reg_890                        |  16|   0|   16|          0|
    |tmp_6_cast_reg_871                   |  16|   0|   33|         17|
    |tmp_9_1_reg_937                      |   1|   0|    1|          0|
    |tmp_9_2_reg_974                      |   1|   0|    1|          0|
    |tmp_9_3_reg_1016                     |   1|   0|    1|          0|
    |tmp_9_4_reg_1053                     |   1|   0|    1|          0|
    |tmp_9_5_reg_1090                     |   1|   0|    1|          0|
    |tmp_9_reg_885                        |   1|   0|    1|          0|
    |tmp_reg_917                          |   1|   0|    1|          0|
    |tmp_s_reg_1001                       |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 855|   0|  872|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    6|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

