
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.091024                       # Number of seconds simulated
sim_ticks                                 91023680000                       # Number of ticks simulated
final_tick                               17020163383500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94586                       # Simulator instruction rate (inst/s)
host_op_rate                                   124485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86095767                       # Simulator tick rate (ticks/s)
host_mem_usage                                2433392                       # Number of bytes of host memory used
host_seconds                                  1057.24                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     131610549                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              6400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          96116352                       # Number of bytes read from this memory
system.physmem.bytes_read::total             96122752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     41103552                       # Number of bytes written to this memory
system.physmem.bytes_written::total          41103552                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                100                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1501818                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1501918                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          642243                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               642243                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                70311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1055948870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1056019181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           70311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              70311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         451569877                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              451569877                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         451569877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               70311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1055948870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1507589058                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1497482                       # number of replacements
system.l2.tagsinuse                       4069.327347                       # Cycle average of tags in use
system.l2.total_refs                           240398                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1501516                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.160104                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16930264411000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1270.248344                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.465083                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            2798.613921                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.310119                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.683255                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.993488                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                 1787                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1787                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           645460                       # number of Writeback hits
system.l2.Writeback_hits::total                645460                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    70                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                  1857                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1857                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 1857                       # number of overall hits
system.l2.overall_hits::total                    1857                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                100                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1094569                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1094669                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           407251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407251                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1501820                       # number of demand (read+write) misses
system.l2.demand_misses::total                1501920                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                100                       # number of overall misses
system.l2.overall_misses::cpu.data            1501820                       # number of overall misses
system.l2.overall_misses::total               1501920                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      5446000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  58320279000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     58325725000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  21240249500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21240249500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       5446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   79560528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79565974500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      5446000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  79560528500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79565974500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1096356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1096456                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       645460                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            645460                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         407321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407321                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               100                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1503677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1503777                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              100                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1503677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1503777                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.998370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.998370                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999828                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.998765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998765                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.998765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998765                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        54460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53281.500755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53281.608413                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52155.180712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52155.180712                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        54460                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52976.074696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52976.173498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        54460                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52976.074696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52976.173498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               642243                       # number of writebacks
system.l2.writebacks::total                    642243                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1094569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1094669                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       407251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407251                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1501820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1501920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1501820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1501920                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      4229500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  45007056000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  45011285500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16345632500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16345632500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      4229500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  61352688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  61356918000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      4229500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  61352688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  61356918000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.998370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.998370                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999828                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.998765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.998765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998765                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        42295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41118.518796                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41118.626270                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40136.506724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40136.506724                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        42295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40852.224967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40852.321029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        42295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40852.224967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40852.321029                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 4222806                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4222806                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131225                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2978582                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2978315                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.991036                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        182047360                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9270396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100397097                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4222806                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2978315                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38478295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  263596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              133362611                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9267014                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    83                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          181243648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.731791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.506342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                144689371     79.83%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2477931      1.37%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1834776      1.01%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2481344      1.37%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 29760226     16.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            181243648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023196                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.551489                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18116250                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             126539162                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  31136756                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5319131                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 132346                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132402674                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 132346                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 22446826                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               104446311                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  31269466                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              22948696                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132189416                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                207487                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               15736074                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3786332                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           150920334                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             332925866                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         94962184                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         237963682                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             150356776                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   563494                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  32442782                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24320420                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8032535                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            715602                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           636053                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131877340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 131824956                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               953                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          119247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       106578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     181243648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.727336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.994506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           104515420     57.67%     57.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            37751923     20.83%     78.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23295600     12.85%     91.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15240987      8.41%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              439718      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       181243648                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20052      0.07%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              28454132     99.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            245803      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              43374772     32.90%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            55852177     42.37%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24319859     18.45%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8032345      6.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131824956                       # Type of FU issued
system.cpu.iq.rate                           0.724125                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    28474184                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.216000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          278288121                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          48681048                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     48413347                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           195080574                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           83315580                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     83313062                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48286094                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               111767243                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                2                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          743                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          296                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 132346                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                92763867                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                953531                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131877361                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            131025                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24320420                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8032535                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 283878                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    24                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             12                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       131232                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               131244                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131726496                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24319832                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98458                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32352163                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4124141                       # Number of branches executed
system.cpu.iew.exec_stores                    8032331                       # Number of stores executed
system.cpu.iew.exec_rate                     0.723584                       # Inst execution rate
system.cpu.iew.wb_sent                      131726426                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131726409                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 112811770                       # num instructions producing a value
system.cpu.iew.wb_consumers                 202800438                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.723583                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.556270                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          266754                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131225                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    181111302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.726683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.276632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    121006679     66.81%     66.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     28797894     15.90%     82.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9003375      4.97%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4407511      2.43%     90.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     17895843      9.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    181111302                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              131610549                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32351899                       # Number of memory references committed
system.cpu.commit.loads                      24319662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4124077                       # Number of branches committed
system.cpu.commit.fp_insts                   83312943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  75758420                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              17895843                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    295092762                       # The number of ROB reads
system.cpu.rob.rob_writes                   263887015                       # The number of ROB writes
system.cpu.timesIdled                           11558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          803712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     131610549                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.820474                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.820474                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.549308                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.549308                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                135637941                       # number of integer regfile reads
system.cpu.int_regfile_writes                71807406                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 155576901                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 78583596                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40897877                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 42.991512                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9266878                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    100                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               92668.780000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      42.991512                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.083968                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.083968                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9266878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9266878                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9266878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9266878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9266878                       # number of overall hits
system.cpu.icache.overall_hits::total         9266878                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           136                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          136                       # number of overall misses
system.cpu.icache.overall_misses::total           136                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7123500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7123500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7123500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7123500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7123500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7123500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9267014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9267014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9267014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9267014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9267014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9267014                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52378.676471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52378.676471                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52378.676471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52378.676471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52378.676471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52378.676471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      5547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      5547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      5547500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5547500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        55475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        55475                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        55475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        55475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        55475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        55475                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1503163                       # number of replacements
system.cpu.dcache.tagsinuse                511.708277                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28374472                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1503675                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.870083                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16929291000000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.708277                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999430                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999430                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20749557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20749557                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7624915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7624915                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28374472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28374472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28374472                       # number of overall hits
system.cpu.dcache.overall_hits::total        28374472                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3570265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3570265                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       407322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       407322                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3977587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3977587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3977587                       # number of overall misses
system.cpu.dcache.overall_misses::total       3977587                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 158883709000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 158883709000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22462937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22462937000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 181346646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 181346646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 181346646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 181346646000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24319822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24319822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8032237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8032237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32352059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32352059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32352059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32352059                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.146805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.146805                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.050711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050711                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.122947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.122947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122947                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44501.937251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44501.937251                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55147.860906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55147.860906                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45592.125578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45592.125578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45592.125578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45592.125578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       645460                       # number of writebacks
system.cpu.dcache.writebacks::total            645460                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2473909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2473909                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2473910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2473910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2473910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2473910                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1096356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1096356                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       407321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       407321                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1503677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1503677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1503677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1503677                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  59440556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59440556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21648270500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21648270500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  81088826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81088826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  81088826500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81088826500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.045081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.050711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046479                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046479                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54216.473481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54216.473481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53147.936149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53147.936149                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53927.024554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53927.024554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53927.024554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53927.024554                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
