
STM32F103C6 LIBRARY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000638  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000768  08000768  00010768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000778  08000778  00010780  2**0
                  CONTENTS
  4 .ARM          00000000  08000778  08000778  00010780  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000778  08000780  00010780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000778  08000778  00010778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800077c  0800077c  0001077c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000780  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000780  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010780  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000f39  00000000  00000000  000107a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005ce  00000000  00000000  000116e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000150  00000000  00000000  00011cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000f8  00000000  00000000  00011e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001002d  00000000  00000000  00011ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001796  00000000  00000000  00021f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005388c  00000000  00000000  000236bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00076f47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000388  00000000  00000000  00076f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000750 	.word	0x08000750

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000750 	.word	0x08000750

08000170 <init_GP>:
 *      Author: ad
 */
#include "gpio.h"

void init_GP(unsigned short port, unsigned short pin, unsigned short dir, unsigned short opt)
{
 8000170:	b490      	push	{r4, r7}
 8000172:	b084      	sub	sp, #16
 8000174:	af00      	add	r7, sp, #0
 8000176:	4604      	mov	r4, r0
 8000178:	4608      	mov	r0, r1
 800017a:	4611      	mov	r1, r2
 800017c:	461a      	mov	r2, r3
 800017e:	4623      	mov	r3, r4
 8000180:	80fb      	strh	r3, [r7, #6]
 8000182:	4603      	mov	r3, r0
 8000184:	80bb      	strh	r3, [r7, #4]
 8000186:	460b      	mov	r3, r1
 8000188:	807b      	strh	r3, [r7, #2]
 800018a:	4613      	mov	r3, r2
 800018c:	803b      	strh	r3, [r7, #0]
	//examble  =  init_GP(PA,0,OUT50,O_GP_PP);
 volatile unsigned long * CR;
 unsigned short tPIN = pin;
 800018e:	88bb      	ldrh	r3, [r7, #4]
 8000190:	817b      	strh	r3, [r7, #10]
 unsigned short offset = 0x00;
 8000192:	2300      	movs	r3, #0
 8000194:	813b      	strh	r3, [r7, #8]

	if(pin > 7)
 8000196:	88bb      	ldrh	r3, [r7, #4]
 8000198:	2b07      	cmp	r3, #7
 800019a:	d904      	bls.n	80001a6 <init_GP+0x36>
		{
			tPIN -= 8;
 800019c:	897b      	ldrh	r3, [r7, #10]
 800019e:	3b08      	subs	r3, #8
 80001a0:	817b      	strh	r3, [r7, #10]
			offset = 0x01;
 80001a2:	2301      	movs	r3, #1
 80001a4:	813b      	strh	r3, [r7, #8]
		}

	if(port == 1)
 80001a6:	88fb      	ldrh	r3, [r7, #6]
 80001a8:	2b01      	cmp	r3, #1
 80001aa:	d10d      	bne.n	80001c8 <init_GP+0x58>
		{
			RCC_APB2ENR |= 4; // Bật clock cho port A
 80001ac:	4b27      	ldr	r3, [pc, #156]	; (800024c <init_GP+0xdc>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a26      	ldr	r2, [pc, #152]	; (800024c <init_GP+0xdc>)
 80001b2:	f043 0304 	orr.w	r3, r3, #4
 80001b6:	6013      	str	r3, [r2, #0]
			CR = (volatile unsigned long *) (&GPIO_A + offset);
 80001b8:	893b      	ldrh	r3, [r7, #8]
 80001ba:	009b      	lsls	r3, r3, #2
 80001bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80001c0:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80001c4:	60fb      	str	r3, [r7, #12]
 80001c6:	e020      	b.n	800020a <init_GP+0x9a>
		}
	else if(port == 2)
 80001c8:	88fb      	ldrh	r3, [r7, #6]
 80001ca:	2b02      	cmp	r3, #2
 80001cc:	d10d      	bne.n	80001ea <init_GP+0x7a>
		{
			RCC_APB2ENR |= 8; // Bật clock cho port B
 80001ce:	4b1f      	ldr	r3, [pc, #124]	; (800024c <init_GP+0xdc>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a1e      	ldr	r2, [pc, #120]	; (800024c <init_GP+0xdc>)
 80001d4:	f043 0308 	orr.w	r3, r3, #8
 80001d8:	6013      	str	r3, [r2, #0]
			CR = (volatile unsigned long *) (&GPIO_B + offset);
 80001da:	893b      	ldrh	r3, [r7, #8]
 80001dc:	009b      	lsls	r3, r3, #2
 80001de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80001e2:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80001e6:	60fb      	str	r3, [r7, #12]
 80001e8:	e00f      	b.n	800020a <init_GP+0x9a>
		}
	else if(port == 3)
 80001ea:	88fb      	ldrh	r3, [r7, #6]
 80001ec:	2b03      	cmp	r3, #3
 80001ee:	d10c      	bne.n	800020a <init_GP+0x9a>
		{
			RCC_APB2ENR |= 0x10; // Bật clock cho port C
 80001f0:	4b16      	ldr	r3, [pc, #88]	; (800024c <init_GP+0xdc>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a15      	ldr	r2, [pc, #84]	; (800024c <init_GP+0xdc>)
 80001f6:	f043 0310 	orr.w	r3, r3, #16
 80001fa:	6013      	str	r3, [r2, #0]
			CR = (volatile unsigned long *) (&GPIO_C + offset);
 80001fc:	893b      	ldrh	r3, [r7, #8]
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000204:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8000208:	60fb      	str	r3, [r7, #12]
		}

		*CR &= ~(0xf<<(tPIN)*4); //Reset cấu hình của pin
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	897a      	ldrh	r2, [r7, #10]
 8000210:	0092      	lsls	r2, r2, #2
 8000212:	210f      	movs	r1, #15
 8000214:	fa01 f202 	lsl.w	r2, r1, r2
 8000218:	43d2      	mvns	r2, r2
 800021a:	401a      	ands	r2, r3
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	601a      	str	r2, [r3, #0]
		*CR |= ((dir <<(tPIN*4)) | (opt<<(tPIN*4+2))); //cấu hình pin
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	8879      	ldrh	r1, [r7, #2]
 8000226:	897a      	ldrh	r2, [r7, #10]
 8000228:	0092      	lsls	r2, r2, #2
 800022a:	4091      	lsls	r1, r2
 800022c:	8838      	ldrh	r0, [r7, #0]
 800022e:	897a      	ldrh	r2, [r7, #10]
 8000230:	0092      	lsls	r2, r2, #2
 8000232:	3202      	adds	r2, #2
 8000234:	fa00 f202 	lsl.w	r2, r0, r2
 8000238:	430a      	orrs	r2, r1
 800023a:	431a      	orrs	r2, r3
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	601a      	str	r2, [r3, #0]
}
 8000240:	bf00      	nop
 8000242:	3710      	adds	r7, #16
 8000244:	46bd      	mov	sp, r7
 8000246:	bc90      	pop	{r4, r7}
 8000248:	4770      	bx	lr
 800024a:	bf00      	nop
 800024c:	40021018 	.word	0x40021018

08000250 <W_GP>:
	state = ((*IDR & (1<<pin))>>pin);
	return state;
}

void W_GP(unsigned short port, unsigned short pin, unsigned short state)
{
 8000250:	b480      	push	{r7}
 8000252:	b085      	sub	sp, #20
 8000254:	af00      	add	r7, sp, #0
 8000256:	4603      	mov	r3, r0
 8000258:	80fb      	strh	r3, [r7, #6]
 800025a:	460b      	mov	r3, r1
 800025c:	80bb      	strh	r3, [r7, #4]
 800025e:	4613      	mov	r3, r2
 8000260:	807b      	strh	r3, [r7, #2]
		volatile unsigned long * ODR;
		unsigned long offset = 0x03;
 8000262:	2303      	movs	r3, #3
 8000264:	60bb      	str	r3, [r7, #8]


	if(port == 1)
 8000266:	88fb      	ldrh	r3, [r7, #6]
 8000268:	2b01      	cmp	r3, #1
 800026a:	d107      	bne.n	800027c <W_GP+0x2c>
		{
			ODR = (volatile unsigned long *) (&GPIO_A + offset);
 800026c:	68bb      	ldr	r3, [r7, #8]
 800026e:	009b      	lsls	r3, r3, #2
 8000270:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000274:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8000278:	60fb      	str	r3, [r7, #12]
 800027a:	e014      	b.n	80002a6 <W_GP+0x56>
		}
	else if(port == 2)
 800027c:	88fb      	ldrh	r3, [r7, #6]
 800027e:	2b02      	cmp	r3, #2
 8000280:	d107      	bne.n	8000292 <W_GP+0x42>
		{
			ODR = (volatile unsigned long *) (&GPIO_B + offset);
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800028a:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800028e:	60fb      	str	r3, [r7, #12]
 8000290:	e009      	b.n	80002a6 <W_GP+0x56>
		}
	else if(port == 3)
 8000292:	88fb      	ldrh	r3, [r7, #6]
 8000294:	2b03      	cmp	r3, #3
 8000296:	d106      	bne.n	80002a6 <W_GP+0x56>
	{
		ODR = (volatile unsigned long *) (&GPIO_C + offset);
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	009b      	lsls	r3, r3, #2
 800029c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80002a0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 80002a4:	60fb      	str	r3, [r7, #12]
	}
	state ? (*ODR |= (state<<pin)) : (*ODR &= ~(1<<pin));
 80002a6:	887b      	ldrh	r3, [r7, #2]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d009      	beq.n	80002c0 <W_GP+0x70>
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	8879      	ldrh	r1, [r7, #2]
 80002b2:	88ba      	ldrh	r2, [r7, #4]
 80002b4:	fa01 f202 	lsl.w	r2, r1, r2
 80002b8:	431a      	orrs	r2, r3
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	601a      	str	r2, [r3, #0]
}
 80002be:	e009      	b.n	80002d4 <W_GP+0x84>
	state ? (*ODR |= (state<<pin)) : (*ODR &= ~(1<<pin));
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	88ba      	ldrh	r2, [r7, #4]
 80002c6:	2101      	movs	r1, #1
 80002c8:	fa01 f202 	lsl.w	r2, r1, r2
 80002cc:	43d2      	mvns	r2, r2
 80002ce:	401a      	ands	r2, r3
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	601a      	str	r2, [r3, #0]
}
 80002d4:	bf00      	nop
 80002d6:	3714      	adds	r7, #20
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr

080002de <Digital_Output>:
{
	init_GP(PORT, PIN,IN,I_PP);
}

void Digital_Output(unsigned short PORT,unsigned short PIN)
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	b082      	sub	sp, #8
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	4603      	mov	r3, r0
 80002e6:	460a      	mov	r2, r1
 80002e8:	80fb      	strh	r3, [r7, #6]
 80002ea:	4613      	mov	r3, r2
 80002ec:	80bb      	strh	r3, [r7, #4]
	init_GP(PORT, PIN,OUT50,O_GP_PP);
 80002ee:	88b9      	ldrh	r1, [r7, #4]
 80002f0:	88f8      	ldrh	r0, [r7, #6]
 80002f2:	2300      	movs	r3, #0
 80002f4:	2203      	movs	r2, #3
 80002f6:	f7ff ff3b 	bl	8000170 <init_GP>
}
 80002fa:	bf00      	nop
 80002fc:	3708      	adds	r7, #8
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <EXTI0_IRQHandler>:
		EXTI->RTSR|=1;
		__disable_irq();
		NVIC_EnableIRQ(EXTI0_IRQn);
		__enable_irq();
}
void EXTI0_IRQHandler(){
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
	//xóa bit nhớ sự kiện ngắt
	EXTI->PR |=1;
 8000308:	4b05      	ldr	r3, [pc, #20]	; (8000320 <EXTI0_IRQHandler+0x1c>)
 800030a:	695b      	ldr	r3, [r3, #20]
 800030c:	4a04      	ldr	r2, [pc, #16]	; (8000320 <EXTI0_IRQHandler+0x1c>)
 800030e:	f043 0301 	orr.w	r3, r3, #1
 8000312:	6153      	str	r3, [r2, #20]
	delay_ms(50);
 8000314:	2032      	movs	r0, #50	; 0x32
 8000316:	f000 f97d 	bl	8000614 <delay_ms>
//			}else{
//				interrupt_PA0=1;
//			}


}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	40010400 	.word	0x40010400

08000324 <pin_output>:
PA6 -> DB6
PA7 -> DB7
*/

void pin_output(unsigned char start, unsigned char end)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	460a      	mov	r2, r1
 800032e:	71fb      	strb	r3, [r7, #7]
 8000330:	4613      	mov	r3, r2
 8000332:	71bb      	strb	r3, [r7, #6]
char i;
	for(i=start;i<end;i++)
 8000334:	79fb      	ldrb	r3, [r7, #7]
 8000336:	73fb      	strb	r3, [r7, #15]
 8000338:	e008      	b.n	800034c <pin_output+0x28>
	{
		Digital_Output(PA,i);
 800033a:	7bfb      	ldrb	r3, [r7, #15]
 800033c:	b29b      	uxth	r3, r3
 800033e:	4619      	mov	r1, r3
 8000340:	2001      	movs	r0, #1
 8000342:	f7ff ffcc 	bl	80002de <Digital_Output>
	for(i=start;i<end;i++)
 8000346:	7bfb      	ldrb	r3, [r7, #15]
 8000348:	3301      	adds	r3, #1
 800034a:	73fb      	strb	r3, [r7, #15]
 800034c:	7bfa      	ldrb	r2, [r7, #15]
 800034e:	79bb      	ldrb	r3, [r7, #6]
 8000350:	429a      	cmp	r2, r3
 8000352:	d3f2      	bcc.n	800033a <pin_output+0x16>
	}
}
 8000354:	bf00      	nop
 8000356:	bf00      	nop
 8000358:	3710      	adds	r7, #16
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}

0800035e <lcd_rs>:

void lcd_rs(unsigned char LOW_HIGH)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	b082      	sub	sp, #8
 8000362:	af00      	add	r7, sp, #0
 8000364:	4603      	mov	r3, r0
 8000366:	71fb      	strb	r3, [r7, #7]
	W_GP(PA,8,LOW_HIGH);
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	b29b      	uxth	r3, r3
 800036c:	461a      	mov	r2, r3
 800036e:	2108      	movs	r1, #8
 8000370:	2001      	movs	r0, #1
 8000372:	f7ff ff6d 	bl	8000250 <W_GP>
}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}

0800037e <lcd_rw>:
void lcd_rw(unsigned char LOW_HIGH)
{
 800037e:	b580      	push	{r7, lr}
 8000380:	b082      	sub	sp, #8
 8000382:	af00      	add	r7, sp, #0
 8000384:	4603      	mov	r3, r0
 8000386:	71fb      	strb	r3, [r7, #7]
	W_GP(PA,9,LOW_HIGH);
 8000388:	79fb      	ldrb	r3, [r7, #7]
 800038a:	b29b      	uxth	r3, r3
 800038c:	461a      	mov	r2, r3
 800038e:	2109      	movs	r1, #9
 8000390:	2001      	movs	r0, #1
 8000392:	f7ff ff5d 	bl	8000250 <W_GP>
}
 8000396:	bf00      	nop
 8000398:	3708      	adds	r7, #8
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}

0800039e <lcd_e>:
void lcd_e(unsigned char LOW_HIGH)
{
 800039e:	b580      	push	{r7, lr}
 80003a0:	b082      	sub	sp, #8
 80003a2:	af00      	add	r7, sp, #0
 80003a4:	4603      	mov	r3, r0
 80003a6:	71fb      	strb	r3, [r7, #7]
	W_GP(PA,10,LOW_HIGH);
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	b29b      	uxth	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	210a      	movs	r1, #10
 80003b0:	2001      	movs	r0, #1
 80003b2:	f7ff ff4d 	bl	8000250 <W_GP>
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
	...

080003c0 <lcd_data>:

void lcd_data(unsigned char data)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
	pin_output(0,11);
 80003ca:	210b      	movs	r1, #11
 80003cc:	2000      	movs	r0, #0
 80003ce:	f7ff ffa9 	bl	8000324 <pin_output>
	lcd_rs(HIGH);
 80003d2:	2001      	movs	r0, #1
 80003d4:	f7ff ffc3 	bl	800035e <lcd_rs>
	lcd_rw(LOW);
 80003d8:	2000      	movs	r0, #0
 80003da:	f7ff ffd0 	bl	800037e <lcd_rw>
	delay_us(10);
 80003de:	200a      	movs	r0, #10
 80003e0:	f000 f902 	bl	80005e8 <delay_us>
	lcd_e(HIGH);
 80003e4:	2001      	movs	r0, #1
 80003e6:	f7ff ffda 	bl	800039e <lcd_e>
	delay_us(5);
 80003ea:	2005      	movs	r0, #5
 80003ec:	f000 f8fc 	bl	80005e8 <delay_us>
	GPIOA->ODR &= 0xff00;
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <lcd_data+0x5c>)
 80003f2:	68db      	ldr	r3, [r3, #12]
 80003f4:	4a09      	ldr	r2, [pc, #36]	; (800041c <lcd_data+0x5c>)
 80003f6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80003fa:	60d3      	str	r3, [r2, #12]
	GPIOA->ODR |= data;
 80003fc:	4b07      	ldr	r3, [pc, #28]	; (800041c <lcd_data+0x5c>)
 80003fe:	68da      	ldr	r2, [r3, #12]
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	4906      	ldr	r1, [pc, #24]	; (800041c <lcd_data+0x5c>)
 8000404:	4313      	orrs	r3, r2
 8000406:	60cb      	str	r3, [r1, #12]
	delay_us(10);
 8000408:	200a      	movs	r0, #10
 800040a:	f000 f8ed 	bl	80005e8 <delay_us>
	lcd_e(LOW);
 800040e:	2000      	movs	r0, #0
 8000410:	f7ff ffc5 	bl	800039e <lcd_e>
}
 8000414:	bf00      	nop
 8000416:	3708      	adds	r7, #8
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	40010800 	.word	0x40010800

08000420 <lcd_cmd>:
void lcd_cmd(unsigned char data)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	71fb      	strb	r3, [r7, #7]
	pin_output(0,11);
 800042a:	210b      	movs	r1, #11
 800042c:	2000      	movs	r0, #0
 800042e:	f7ff ff79 	bl	8000324 <pin_output>
	lcd_rs(LOW);
 8000432:	2000      	movs	r0, #0
 8000434:	f7ff ff93 	bl	800035e <lcd_rs>
	lcd_rw(LOW);
 8000438:	2000      	movs	r0, #0
 800043a:	f7ff ffa0 	bl	800037e <lcd_rw>
	delay_us(10);
 800043e:	200a      	movs	r0, #10
 8000440:	f000 f8d2 	bl	80005e8 <delay_us>
	lcd_e(HIGH);
 8000444:	2001      	movs	r0, #1
 8000446:	f7ff ffaa 	bl	800039e <lcd_e>
	delay_us(5);
 800044a:	2005      	movs	r0, #5
 800044c:	f000 f8cc 	bl	80005e8 <delay_us>
	GPIOA->ODR &= 0xff00;
 8000450:	4b0a      	ldr	r3, [pc, #40]	; (800047c <lcd_cmd+0x5c>)
 8000452:	68db      	ldr	r3, [r3, #12]
 8000454:	4a09      	ldr	r2, [pc, #36]	; (800047c <lcd_cmd+0x5c>)
 8000456:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800045a:	60d3      	str	r3, [r2, #12]
	GPIOA->ODR |= data;
 800045c:	4b07      	ldr	r3, [pc, #28]	; (800047c <lcd_cmd+0x5c>)
 800045e:	68da      	ldr	r2, [r3, #12]
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	4906      	ldr	r1, [pc, #24]	; (800047c <lcd_cmd+0x5c>)
 8000464:	4313      	orrs	r3, r2
 8000466:	60cb      	str	r3, [r1, #12]
	delay_us(10);
 8000468:	200a      	movs	r0, #10
 800046a:	f000 f8bd 	bl	80005e8 <delay_us>
	lcd_e(LOW);
 800046e:	2000      	movs	r0, #0
 8000470:	f7ff ff95 	bl	800039e <lcd_e>
}
 8000474:	bf00      	nop
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	40010800 	.word	0x40010800

08000480 <lcd_init>:

void lcd_init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
	pin_output(0,11);
 8000484:	210b      	movs	r1, #11
 8000486:	2000      	movs	r0, #0
 8000488:	f7ff ff4c 	bl	8000324 <pin_output>
	delay_ms(20);
 800048c:	2014      	movs	r0, #20
 800048e:	f000 f8c1 	bl	8000614 <delay_ms>
	lcd_cmd(0x3C); // 8 bit communication mode / 2 lines
 8000492:	203c      	movs	r0, #60	; 0x3c
 8000494:	f7ff ffc4 	bl	8000420 <lcd_cmd>
	delay_ms(5);
 8000498:	2005      	movs	r0, #5
 800049a:	f000 f8bb 	bl	8000614 <delay_ms>
	lcd_cmd(0x0C); // Display ON
 800049e:	200c      	movs	r0, #12
 80004a0:	f7ff ffbe 	bl	8000420 <lcd_cmd>
	delay_ms(5);
 80004a4:	2005      	movs	r0, #5
 80004a6:	f000 f8b5 	bl	8000614 <delay_ms>
	lcd_cmd(0x01); // Clear Display
 80004aa:	2001      	movs	r0, #1
 80004ac:	f7ff ffb8 	bl	8000420 <lcd_cmd>
	delay_ms(5);
 80004b0:	2005      	movs	r0, #5
 80004b2:	f000 f8af 	bl	8000614 <delay_ms>
	lcd_cmd(0x02); // Get back to initial address
 80004b6:	2002      	movs	r0, #2
 80004b8:	f7ff ffb2 	bl	8000420 <lcd_cmd>
	delay_ms(5);
 80004bc:	2005      	movs	r0, #5
 80004be:	f000 f8a9 	bl	8000614 <delay_ms>
}
 80004c2:	bf00      	nop
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <lcd_send>:
void lcd_send( char str[])
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b084      	sub	sp, #16
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
	int i = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	60fb      	str	r3, [r7, #12]
		while(str[i])
 80004d2:	e00c      	b.n	80004ee <lcd_send+0x28>
		{
			lcd_data(str[i]);
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	687a      	ldr	r2, [r7, #4]
 80004d8:	4413      	add	r3, r2
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff ff6f 	bl	80003c0 <lcd_data>
			i++;
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	3301      	adds	r3, #1
 80004e6:	60fb      	str	r3, [r7, #12]
			delay_us(100);
 80004e8:	2064      	movs	r0, #100	; 0x64
 80004ea:	f000 f87d 	bl	80005e8 <delay_us>
		while(str[i])
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	4413      	add	r3, r2
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d1ec      	bne.n	80004d4 <lcd_send+0xe>
		}

}
 80004fa:	bf00      	nop
 80004fc:	bf00      	nop
 80004fe:	3710      	adds	r7, #16
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <lcd_msg>:

void lcd_msg(unsigned char line_1_2, unsigned char pos_0_16, char msg[])
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	603a      	str	r2, [r7, #0]
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	460b      	mov	r3, r1
 8000512:	71bb      	strb	r3, [r7, #6]
	short pos = 0;
 8000514:	2300      	movs	r3, #0
 8000516:	81fb      	strh	r3, [r7, #14]
	if(line_1_2==1)
 8000518:	79fb      	ldrb	r3, [r7, #7]
 800051a:	2b01      	cmp	r3, #1
 800051c:	d102      	bne.n	8000524 <lcd_msg+0x20>
	{
		pos = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	81fb      	strh	r3, [r7, #14]
 8000522:	e004      	b.n	800052e <lcd_msg+0x2a>
	}
	else if(line_1_2==2)
 8000524:	79fb      	ldrb	r3, [r7, #7]
 8000526:	2b02      	cmp	r3, #2
 8000528:	d101      	bne.n	800052e <lcd_msg+0x2a>
	{
		pos = 0x40;
 800052a:	2340      	movs	r3, #64	; 0x40
 800052c:	81fb      	strh	r3, [r7, #14]
	}
	lcd_cmd(0x80 +pos + pos_0_16);
 800052e:	89fb      	ldrh	r3, [r7, #14]
 8000530:	b2da      	uxtb	r2, r3
 8000532:	79bb      	ldrb	r3, [r7, #6]
 8000534:	4413      	add	r3, r2
 8000536:	b2db      	uxtb	r3, r3
 8000538:	3b80      	subs	r3, #128	; 0x80
 800053a:	b2db      	uxtb	r3, r3
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff ff6f 	bl	8000420 <lcd_cmd>
	delay_us(100);
 8000542:	2064      	movs	r0, #100	; 0x64
 8000544:	f000 f850 	bl	80005e8 <delay_us>
	lcd_send(msg);
 8000548:	6838      	ldr	r0, [r7, #0]
 800054a:	f7ff ffbc 	bl	80004c6 <lcd_send>
}
 800054e:	bf00      	nop
 8000550:	3710      	adds	r7, #16
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
	...

08000558 <config_clock>:
 */


#include "system_clock.h"

void config_clock(void){
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
	//bật clock ngoại 8Mhz
	RCC->CR |= RCC_CR_HSEON;
 800055c:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <config_clock+0x88>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a1f      	ldr	r2, [pc, #124]	; (80005e0 <config_clock+0x88>)
 8000562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000566:	6013      	str	r3, [r2, #0]
	//đợi cho clock ngoại bật xong
	while(!(RCC->CR & RCC_CR_HSERDY) );
 8000568:	bf00      	nop
 800056a:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <config_clock+0x88>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000572:	2b00      	cmp	r3, #0
 8000574:	d0f9      	beq.n	800056a <config_clock+0x12>
	//chọn clock chính là clock ngoại hse
	RCC->CFGR |= RCC_CFGR_SW_HSE;
 8000576:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <config_clock+0x88>)
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	4a19      	ldr	r2, [pc, #100]	; (80005e0 <config_clock+0x88>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6053      	str	r3, [r2, #4]
	//đợi chọn clock chính là clock ngoại hse xong
	while(!(RCC->CFGR & RCC_CFGR_SWS_HSE));
 8000582:	bf00      	nop
 8000584:	4b16      	ldr	r3, [pc, #88]	; (80005e0 <config_clock+0x88>)
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	f003 0304 	and.w	r3, r3, #4
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0f9      	beq.n	8000584 <config_clock+0x2c>
	//cấu hình các bộ chia clock
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8000590:	4b13      	ldr	r3, [pc, #76]	; (80005e0 <config_clock+0x88>)
 8000592:	4a13      	ldr	r2, [pc, #76]	; (80005e0 <config_clock+0x88>)
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	6053      	str	r3, [r2, #4]
	RCC->CFGR|= RCC_CFGR_PPRE2_DIV1;
 8000598:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <config_clock+0x88>)
 800059a:	4a11      	ldr	r2, [pc, #68]	; (80005e0 <config_clock+0x88>)
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	6053      	str	r3, [r2, #4]
	//bật clock cho,Timer1 clock về apb2 là 8Mhz
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <config_clock+0x88>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a0e      	ldr	r2, [pc, #56]	; (80005e0 <config_clock+0x88>)
 80005a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005aa:	6193      	str	r3, [r2, #24]
	//cấu hình max thanh ghi đếm của timer
	TIM1->ARR =0xffff-1;
 80005ac:	4b0d      	ldr	r3, [pc, #52]	; (80005e4 <config_clock+0x8c>)
 80005ae:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80005b2:	62da      	str	r2, [r3, #44]	; 0x2c
	//bộ chia của timer1 là 8: clock của timer1 là 8Mhz/8=1Mhz
	TIM1->PSC =8-1;
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <config_clock+0x8c>)
 80005b6:	2207      	movs	r2, #7
 80005b8:	629a      	str	r2, [r3, #40]	; 0x28
	//Bật timer1
	TIM1->CR1 |=TIM_CR1_CEN;
 80005ba:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <config_clock+0x8c>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <config_clock+0x8c>)
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	6013      	str	r3, [r2, #0]
	//Đợi timer1 bật xong
	while(! (TIM1->SR & TIM_SR_UIF ));
 80005c6:	bf00      	nop
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <config_clock+0x8c>)
 80005ca:	691b      	ldr	r3, [r3, #16]
 80005cc:	f003 0301 	and.w	r3, r3, #1
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d0f9      	beq.n	80005c8 <config_clock+0x70>



}
 80005d4:	bf00      	nop
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40021000 	.word	0x40021000
 80005e4:	40012c00 	.word	0x40012c00

080005e8 <delay_us>:
void delay_us(uint16_t us ){
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	80fb      	strh	r3, [r7, #6]
	TIM1->CNT=0;
 80005f2:	4b07      	ldr	r3, [pc, #28]	; (8000610 <delay_us+0x28>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM1->CNT <us);
 80005f8:	bf00      	nop
 80005fa:	4b05      	ldr	r3, [pc, #20]	; (8000610 <delay_us+0x28>)
 80005fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	429a      	cmp	r2, r3
 8000602:	d3fa      	bcc.n	80005fa <delay_us+0x12>

}
 8000604:	bf00      	nop
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40012c00 	.word	0x40012c00

08000614 <delay_ms>:
void delay_ms(uint16_t ms){
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	80fb      	strh	r3, [r7, #6]

	for (uint16_t i=0; i<ms ;i++){
 800061e:	2300      	movs	r3, #0
 8000620:	81fb      	strh	r3, [r7, #14]
 8000622:	e006      	b.n	8000632 <delay_ms+0x1e>
		delay_us(1000);
 8000624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000628:	f7ff ffde 	bl	80005e8 <delay_us>
	for (uint16_t i=0; i<ms ;i++){
 800062c:	89fb      	ldrh	r3, [r7, #14]
 800062e:	3301      	adds	r3, #1
 8000630:	81fb      	strh	r3, [r7, #14]
 8000632:	89fa      	ldrh	r2, [r7, #14]
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	429a      	cmp	r2, r3
 8000638:	d3f4      	bcc.n	8000624 <delay_ms+0x10>
	}
}
 800063a:	bf00      	nop
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <main>:
//
//uint8_t usart1_data[255]="";
//uint8_t usart2_data[255]="";

int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	//cấu hình clock ngoại 8Mhz, bộ chia của các bus cấu hình bằng 1
	//bắt buộc phải config_clock();
	//---------------------------------------xxx-------------------------------------------------------
	config_clock();
 8000648:	f7ff ff86 	bl	8000558 <config_clock>
	//---------------------------------------xxx-------------------------------------------------------
	init_GP(PC,13,OUT50,O_GP_PP);
 800064c:	2300      	movs	r3, #0
 800064e:	2203      	movs	r2, #3
 8000650:	210d      	movs	r1, #13
 8000652:	2003      	movs	r0, #3
 8000654:	f7ff fd8c 	bl	8000170 <init_GP>
	W_GP(PC, 13,HIGH);
 8000658:	2201      	movs	r2, #1
 800065a:	210d      	movs	r1, #13
 800065c:	2003      	movs	r0, #3
 800065e:	f7ff fdf7 	bl	8000250 <W_GP>
//	init_interrupt_PA0();
//	init_systick_delay();
//	init_systick_interrupt(1000);
//	init_usart(1, 9600);
//	init_usart_rx_interrupt(1);
	lcd_init();
 8000662:	f7ff ff0d 	bl	8000480 <lcd_init>

	lcd_msg(1, 0, "tan dep trai");
 8000666:	4a12      	ldr	r2, [pc, #72]	; (80006b0 <main+0x6c>)
 8000668:	2100      	movs	r1, #0
 800066a:	2001      	movs	r0, #1
 800066c:	f7ff ff4a 	bl	8000504 <lcd_msg>
	lcd_cmd(0x1C);
 8000670:	201c      	movs	r0, #28
 8000672:	f7ff fed5 	bl	8000420 <lcd_cmd>
	delay_ms(5);
 8000676:	2005      	movs	r0, #5
 8000678:	f7ff ffcc 	bl	8000614 <delay_ms>
	lcd_cmd(0x1C);
 800067c:	201c      	movs	r0, #28
 800067e:	f7ff fecf 	bl	8000420 <lcd_cmd>
		delay_ms(5);
 8000682:	2005      	movs	r0, #5
 8000684:	f7ff ffc6 	bl	8000614 <delay_ms>
		lcd_cmd(0x1C);
 8000688:	201c      	movs	r0, #28
 800068a:	f7ff fec9 	bl	8000420 <lcd_cmd>
			delay_ms(5);
 800068e:	2005      	movs	r0, #5
 8000690:	f7ff ffc0 	bl	8000614 <delay_ms>
			lcd_cmd(0x1C);
 8000694:	201c      	movs	r0, #28
 8000696:	f7ff fec3 	bl	8000420 <lcd_cmd>
				delay_ms(5);
 800069a:	2005      	movs	r0, #5
 800069c:	f7ff ffba 	bl	8000614 <delay_ms>
				lcd_cmd(0x1C);
 80006a0:	201c      	movs	r0, #28
 80006a2:	f7ff febd 	bl	8000420 <lcd_cmd>
					delay_ms(5);
 80006a6:	2005      	movs	r0, #5
 80006a8:	f7ff ffb4 	bl	8000614 <delay_ms>
	while(1){
 80006ac:	e7fe      	b.n	80006ac <main+0x68>
 80006ae:	bf00      	nop
 80006b0:	08000768 	.word	0x08000768

080006b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006b4:	480d      	ldr	r0, [pc, #52]	; (80006ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006bc:	480c      	ldr	r0, [pc, #48]	; (80006f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80006be:	490d      	ldr	r1, [pc, #52]	; (80006f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006c0:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <LoopForever+0xe>)
  movs r3, #0
 80006c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c4:	e002      	b.n	80006cc <LoopCopyDataInit>

080006c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ca:	3304      	adds	r3, #4

080006cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d0:	d3f9      	bcc.n	80006c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006d2:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80006d4:	4c0a      	ldr	r4, [pc, #40]	; (8000700 <LoopForever+0x16>)
  movs r3, #0
 80006d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d8:	e001      	b.n	80006de <LoopFillZerobss>

080006da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006dc:	3204      	adds	r2, #4

080006de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e0:	d3fb      	bcc.n	80006da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006e2:	f000 f811 	bl	8000708 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006e6:	f7ff ffad 	bl	8000644 <main>

080006ea <LoopForever>:

LoopForever:
    b LoopForever
 80006ea:	e7fe      	b.n	80006ea <LoopForever>
  ldr   r0, =_estack
 80006ec:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80006f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80006f8:	08000780 	.word	0x08000780
  ldr r2, =_sbss
 80006fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000700:	2000001c 	.word	0x2000001c

08000704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000704:	e7fe      	b.n	8000704 <ADC1_2_IRQHandler>
	...

08000708 <__libc_init_array>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	2600      	movs	r6, #0
 800070c:	4d0c      	ldr	r5, [pc, #48]	; (8000740 <__libc_init_array+0x38>)
 800070e:	4c0d      	ldr	r4, [pc, #52]	; (8000744 <__libc_init_array+0x3c>)
 8000710:	1b64      	subs	r4, r4, r5
 8000712:	10a4      	asrs	r4, r4, #2
 8000714:	42a6      	cmp	r6, r4
 8000716:	d109      	bne.n	800072c <__libc_init_array+0x24>
 8000718:	f000 f81a 	bl	8000750 <_init>
 800071c:	2600      	movs	r6, #0
 800071e:	4d0a      	ldr	r5, [pc, #40]	; (8000748 <__libc_init_array+0x40>)
 8000720:	4c0a      	ldr	r4, [pc, #40]	; (800074c <__libc_init_array+0x44>)
 8000722:	1b64      	subs	r4, r4, r5
 8000724:	10a4      	asrs	r4, r4, #2
 8000726:	42a6      	cmp	r6, r4
 8000728:	d105      	bne.n	8000736 <__libc_init_array+0x2e>
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000730:	4798      	blx	r3
 8000732:	3601      	adds	r6, #1
 8000734:	e7ee      	b.n	8000714 <__libc_init_array+0xc>
 8000736:	f855 3b04 	ldr.w	r3, [r5], #4
 800073a:	4798      	blx	r3
 800073c:	3601      	adds	r6, #1
 800073e:	e7f2      	b.n	8000726 <__libc_init_array+0x1e>
 8000740:	08000778 	.word	0x08000778
 8000744:	08000778 	.word	0x08000778
 8000748:	08000778 	.word	0x08000778
 800074c:	0800077c 	.word	0x0800077c

08000750 <_init>:
 8000750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000752:	bf00      	nop
 8000754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000756:	bc08      	pop	{r3}
 8000758:	469e      	mov	lr, r3
 800075a:	4770      	bx	lr

0800075c <_fini>:
 800075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075e:	bf00      	nop
 8000760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000762:	bc08      	pop	{r3}
 8000764:	469e      	mov	lr, r3
 8000766:	4770      	bx	lr
