/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[5] | in_data[34]);
  assign celloutsig_0_3z = ~(in_data[61] | celloutsig_0_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[1] | celloutsig_1_3z[6]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z[13] | celloutsig_1_8z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z | celloutsig_1_13z[12]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[3] | celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z[2] | celloutsig_0_6z[2]);
  assign celloutsig_0_1z = ~(in_data[74] | in_data[19]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z | celloutsig_0_8z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z | celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_9z | celloutsig_0_4z[7]);
  assign celloutsig_0_2z = ~(in_data[20] | celloutsig_0_0z);
  assign celloutsig_0_24z = ~(in_data[79] | celloutsig_0_13z);
  assign celloutsig_0_25z = ~(celloutsig_0_20z[7] | celloutsig_0_18z);
  assign celloutsig_1_0z = ~(in_data[102] | in_data[189]);
  assign celloutsig_1_2z = ~(in_data[112] | celloutsig_1_1z[7]);
  assign celloutsig_1_4z = ~(in_data[157] | celloutsig_1_3z[4]);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_1z[14:5], celloutsig_1_7z } & { celloutsig_1_5z[2:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_13z = celloutsig_1_1z[17:0] & { in_data[146:143], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_6z[4:2] & { celloutsig_1_1z[16:15], celloutsig_1_10z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:2] & { celloutsig_0_4z[5:3], celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_4z[6:3] & celloutsig_0_6z;
  assign celloutsig_0_8z = { celloutsig_0_4z[4:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } & { celloutsig_0_4z[4:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_4z[4:1] & celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_11z[2:0] & { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_4z[5:2], celloutsig_0_14z, celloutsig_0_15z } & { _00_[6:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = { _00_[6:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z } & { celloutsig_0_17z[6:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[176:158] & { in_data[174:157], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[144:138] & { celloutsig_1_1z[15:13], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[143:141], celloutsig_1_0z } & { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_3z[3:0], celloutsig_1_2z };
  assign { celloutsig_0_4z[6], celloutsig_0_4z[4], celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_4z[7], celloutsig_0_4z[5], celloutsig_0_4z[3] } = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z[0] = celloutsig_0_4z[6];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
