// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="durbin_durbin,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.610000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2115,HLS_SYN_LUT=2049,HLS_VERSION=2022_2_2}" *)

module durbin (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_q0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_q1
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_state6 = 44'd32;
parameter    ap_ST_fsm_state7 = 44'd64;
parameter    ap_ST_fsm_state8 = 44'd128;
parameter    ap_ST_fsm_state9 = 44'd256;
parameter    ap_ST_fsm_state10 = 44'd512;
parameter    ap_ST_fsm_state11 = 44'd1024;
parameter    ap_ST_fsm_state12 = 44'd2048;
parameter    ap_ST_fsm_state13 = 44'd4096;
parameter    ap_ST_fsm_state14 = 44'd8192;
parameter    ap_ST_fsm_state15 = 44'd16384;
parameter    ap_ST_fsm_state16 = 44'd32768;
parameter    ap_ST_fsm_state17 = 44'd65536;
parameter    ap_ST_fsm_state18 = 44'd131072;
parameter    ap_ST_fsm_state19 = 44'd262144;
parameter    ap_ST_fsm_state20 = 44'd524288;
parameter    ap_ST_fsm_state21 = 44'd1048576;
parameter    ap_ST_fsm_state22 = 44'd2097152;
parameter    ap_ST_fsm_state23 = 44'd4194304;
parameter    ap_ST_fsm_state24 = 44'd8388608;
parameter    ap_ST_fsm_state25 = 44'd16777216;
parameter    ap_ST_fsm_state26 = 44'd33554432;
parameter    ap_ST_fsm_state27 = 44'd67108864;
parameter    ap_ST_fsm_state28 = 44'd134217728;
parameter    ap_ST_fsm_state29 = 44'd268435456;
parameter    ap_ST_fsm_state30 = 44'd536870912;
parameter    ap_ST_fsm_state31 = 44'd1073741824;
parameter    ap_ST_fsm_state32 = 44'd2147483648;
parameter    ap_ST_fsm_state33 = 44'd4294967296;
parameter    ap_ST_fsm_state34 = 44'd8589934592;
parameter    ap_ST_fsm_state35 = 44'd17179869184;
parameter    ap_ST_fsm_state36 = 44'd34359738368;
parameter    ap_ST_fsm_state37 = 44'd68719476736;
parameter    ap_ST_fsm_state38 = 44'd137438953472;
parameter    ap_ST_fsm_state39 = 44'd274877906944;
parameter    ap_ST_fsm_state40 = 44'd549755813888;
parameter    ap_ST_fsm_state41 = 44'd1099511627776;
parameter    ap_ST_fsm_state42 = 44'd2199023255552;
parameter    ap_ST_fsm_state43 = 44'd4398046511104;
parameter    ap_ST_fsm_state44 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] r_address0;
output   r_ce0;
input  [63:0] r_q0;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [63:0] y_d0;
input  [63:0] y_q0;
output  [5:0] y_address1;
output   y_ce1;
input  [63:0] y_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] r_address0;
reg r_ce0;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;
reg[63:0] y_d0;
reg y_ce1;

(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_144_p2;
reg   [63:0] reg_152;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state17;
wire   [63:0] grp_fu_139_p2;
reg   [63:0] reg_158;
wire    ap_CS_fsm_state12;
reg   [5:0] k_1_reg_292;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln18_fu_215_p1;
reg   [63:0] zext_ln18_reg_306;
wire   [63:0] bitcast_ln24_fu_227_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state18;
wire   [63:0] grp_fu_148_p2;
reg   [63:0] alpha_2_reg_332;
wire    ap_CS_fsm_state39;
reg   [5:0] z_address0;
reg    z_ce0;
reg    z_we0;
wire   [63:0] z_q0;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_done;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_idle;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_ready;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_ce0;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_ce0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_sum_out;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_sum_out_ap_vld;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din1;
wire   [0:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_opcode;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_ce;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din1;
wire    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_ce;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_done;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_idle;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_ready;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce0;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address1;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce1;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_ce0;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_we0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_d0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din1;
wire   [0:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_opcode;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_ce;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din1;
wire    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_ce;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_done;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_idle;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_ready;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_ce0;
wire   [5:0] grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_address0;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_ce0;
wire    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_we0;
wire   [63:0] grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_d0;
reg    grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg;
wire   [0:0] icmp_ln18_fu_193_p2;
wire    ap_CS_fsm_state4;
reg    grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
reg    grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state44;
reg   [63:0] beta_fu_48;
reg   [63:0] alpha_1_fu_52;
wire   [63:0] alpha_fu_180_p1;
reg   [5:0] k_fu_56;
wire   [5:0] add_ln18_fu_204_p2;
wire   [63:0] xor_ln14_fu_173_p2;
wire   [63:0] bitcast_ln32_fu_256_p1;
reg   [63:0] grp_fu_139_p0;
reg   [63:0] grp_fu_139_p1;
wire    ap_CS_fsm_state8;
reg   [63:0] grp_fu_144_p0;
reg   [63:0] grp_fu_144_p1;
wire   [63:0] grp_fu_148_p0;
wire   [63:0] bitcast_ln24_1_fu_232_p1;
wire   [63:0] xor_ln24_fu_236_p2;
reg   [1:0] grp_fu_139_opcode;
reg    grp_fu_139_ce;
reg    grp_fu_144_ce;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] grp_fu_339_p2;
reg   [63:0] grp_fu_339_p0;
reg   [63:0] grp_fu_339_p1;
reg    grp_fu_339_ce;
reg   [43:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 44'd1;
#0 grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg = 1'b0;
#0 grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg = 1'b0;
#0 grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg = 1'b0;
end

durbin_z_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_address0),
    .ce0(z_ce0),
    .we0(z_we0),
    .d0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_d0),
    .q0(z_q0)
);

durbin_durbin_Pipeline_VITIS_LOOP_21_2 grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start),
    .ap_done(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_done),
    .ap_idle(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_idle),
    .ap_ready(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_ready),
    .k(k_1_reg_292),
    .r_address0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_address0),
    .r_ce0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_ce0),
    .r_q0(r_q0),
    .y_address0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_address0),
    .y_ce0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_ce0),
    .y_q0(y_q0),
    .sum_out(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_sum_out),
    .sum_out_ap_vld(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_sum_out_ap_vld),
    .grp_fu_139_p_din0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din0),
    .grp_fu_139_p_din1(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din1),
    .grp_fu_139_p_opcode(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_opcode),
    .grp_fu_139_p_dout0(grp_fu_139_p2),
    .grp_fu_139_p_ce(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_ce),
    .grp_fu_339_p_din0(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din0),
    .grp_fu_339_p_din1(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din1),
    .grp_fu_339_p_dout0(grp_fu_339_p2),
    .grp_fu_339_p_ce(grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_ce)
);

durbin_durbin_Pipeline_VITIS_LOOP_26_3 grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start),
    .ap_done(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_done),
    .ap_idle(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_idle),
    .ap_ready(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_ready),
    .k(k_1_reg_292),
    .y_address0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address0),
    .y_ce0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce0),
    .y_q0(y_q0),
    .y_address1(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address1),
    .y_ce1(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce1),
    .y_q1(y_q1),
    .alpha_2(alpha_2_reg_332),
    .z_address0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_address0),
    .z_ce0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_ce0),
    .z_we0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_we0),
    .z_d0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_d0),
    .grp_fu_139_p_din0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din0),
    .grp_fu_139_p_din1(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din1),
    .grp_fu_139_p_opcode(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_opcode),
    .grp_fu_139_p_dout0(grp_fu_139_p2),
    .grp_fu_139_p_ce(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_ce),
    .grp_fu_339_p_din0(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din0),
    .grp_fu_339_p_din1(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din1),
    .grp_fu_339_p_dout0(grp_fu_339_p2),
    .grp_fu_339_p_ce(grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_ce)
);

durbin_durbin_Pipeline_VITIS_LOOP_29_4 grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start),
    .ap_done(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_done),
    .ap_idle(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_idle),
    .ap_ready(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_ready),
    .k(k_1_reg_292),
    .z_address0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_address0),
    .z_ce0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_ce0),
    .z_q0(z_q0),
    .y_address0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_address0),
    .y_ce0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_ce0),
    .y_we0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_we0),
    .y_d0(grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_d0)
);

durbin_dadddsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_139_p0),
    .din1(grp_fu_139_p1),
    .opcode(grp_fu_139_opcode),
    .ce(grp_fu_139_ce),
    .dout(grp_fu_139_p2)
);

durbin_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_144_p0),
    .din1(grp_fu_144_p1),
    .ce(grp_fu_144_ce),
    .dout(grp_fu_144_p2)
);

durbin_ddiv_64ns_64ns_64_22_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_22_no_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_148_p0),
    .din1(reg_152),
    .ce(1'b1),
    .dout(grp_fu_148_p2)
);

durbin_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_339_p0),
    .din1(grp_fu_339_p1),
    .ce(grp_fu_339_ce),
    .dout(grp_fu_339_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln18_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_ready == 1'b1)) begin
            grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg <= 1'b1;
        end else if ((grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_ready == 1'b1)) begin
            grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg <= 1'b1;
        end else if ((grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_ready == 1'b1)) begin
            grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alpha_1_fu_52 <= alpha_fu_180_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        alpha_1_fu_52 <= alpha_2_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        beta_fu_48 <= 64'd4607182418800017408;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        beta_fu_48 <= reg_152;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_56 <= 6'd1;
    end else if (((icmp_ln18_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        k_fu_56 <= add_ln18_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        alpha_2_reg_332 <= grp_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_1_reg_292 <= k_fu_56;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_152 <= grp_fu_144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_158 <= grp_fu_139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        zext_ln18_reg_306[5 : 0] <= zext_ln18_fu_215_p1[5 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln18_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln18_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_139_ce = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_139_ce = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_ce;
    end else begin
        grp_fu_139_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_139_opcode = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_139_opcode = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_139_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_139_opcode = 2'd0;
    end else begin
        grp_fu_139_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_139_p0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_139_p0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_139_p0 = bitcast_ln24_fu_227_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_139_p0 = 64'd4607182418800017408;
    end else begin
        grp_fu_139_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_139_p1 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_139_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_139_p1 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_139_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_139_p1 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_sum_out;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_139_p1 = reg_152;
    end else begin
        grp_fu_139_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state4) & (grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_done == 1'b1)))) begin
        grp_fu_144_ce = 1'b1;
    end else begin
        grp_fu_144_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_144_p0 = reg_158;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_144_p0 = alpha_1_fu_52;
    end else begin
        grp_fu_144_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_144_p1 = beta_fu_48;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_144_p1 = alpha_1_fu_52;
    end else begin
        grp_fu_144_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_339_ce = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_339_ce = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_ce;
    end else begin
        grp_fu_339_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_339_p0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_339_p0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din0;
    end else begin
        grp_fu_339_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_339_p1 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_grp_fu_339_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_339_p1 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_grp_fu_339_p_din1;
    end else begin
        grp_fu_339_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_address0 = zext_ln18_fu_215_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        r_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        r_address0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_address0;
    end else begin
        r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        r_ce0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_r_ce0;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        y_address0 = zext_ln18_reg_306;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        y_address0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        y_address0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_address0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state2))) begin
        y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        y_ce0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        y_ce0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        y_ce0 = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        y_ce1 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_ce1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        y_d0 = bitcast_ln32_fu_256_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_d0 = xor_ln14_fu_173_p2;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        y_d0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_d0;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state2))) begin
        y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        y_we0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_y_we0;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        z_address0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        z_address0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_address0;
    end else begin
        z_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        z_ce0 = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        z_ce0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_ce0;
    end else begin
        z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        z_we0 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_z_we0;
    end else begin
        z_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln18_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln18_fu_204_p2 = (k_fu_56 + 6'd1);

assign alpha_fu_180_p1 = xor_ln14_fu_173_p2;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign bitcast_ln24_1_fu_232_p1 = reg_158;

assign bitcast_ln24_fu_227_p1 = r_q0;

assign bitcast_ln32_fu_256_p1 = alpha_2_reg_332;

assign grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start = grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg;

assign grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg;

assign grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start = grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg;

assign grp_fu_148_p0 = xor_ln24_fu_236_p2;

assign icmp_ln18_fu_193_p2 = ((k_fu_56 == 6'd40) ? 1'b1 : 1'b0);

assign xor_ln14_fu_173_p2 = (r_q0 ^ 64'd9223372036854775808);

assign xor_ln24_fu_236_p2 = (bitcast_ln24_1_fu_232_p1 ^ 64'd9223372036854775808);

assign y_address1 = grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_y_address1;

assign zext_ln18_fu_215_p1 = k_1_reg_292;

always @ (posedge ap_clk) begin
    zext_ln18_reg_306[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //durbin
