// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "digital_cam_impl1")
  (DATE "05/28/2019 19:48:33")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led_config_finished\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2167:2167:2167) (2187:2187:2187))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_hsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4557:4557:4557) (4569:4569:4569))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_vsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3885:3885:3885) (3874:3874:3874))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6327:6327:6327) (6243:6243:6243))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5665:5665:5665) (5716:5716:5716))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4550:4550:4550) (4658:4658:4658))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5549:5549:5549) (5481:5481:5481))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6414:6414:6414) (6340:6340:6340))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5268:5268:5268) (5286:5286:5286))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4917:4917:4917) (5058:5058:5058))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5826:5826:5826) (5742:5742:5742))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5551:5551:5551) (5525:5525:5525))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5627:5627:5627) (5531:5531:5531))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6926:6926:6926) (6903:6903:6903))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6086:6086:6086) (6096:6096:6096))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5542:5542:5542) (5515:5515:5515))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5744:5744:5744) (5685:5685:5685))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6944:6944:6944) (6921:6921:6921))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6102:6102:6102) (6111:6111:6111))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5509:5509:5509) (5515:5515:5515))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2190:2190:2190) (2301:2301:2301))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5758:5758:5758) (5679:5679:5679))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3722:3722:3722) (3809:3809:3809))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5420:5420:5420) (5408:5408:5408))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2794:2794:2794) (2927:2927:2927))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5758:5758:5758) (5679:5679:5679))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3213:3213:3213) (3354:3354:3354))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_blank_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5593:5593:5593) (5518:5518:5518))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_xclk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (603:603:603))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_sioc\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3952:3952:3952) (4138:4138:4138))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ledsw\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3891:3891:3891) (4018:4018:4018))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ledsw\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3892:3892:3892) (4019:4019:4019))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_siod\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2247:2247:2247) (2157:2157:2157))
        (PORT oe (2294:2294:2294) (2305:2305:2305))
        (IOPATH i o (2746:2746:2746) (2851:2851:2851))
        (IOPATH oe o (2883:2883:2883) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (855:855:855))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (546:546:546))
        (PORT datab (294:294:294) (344:344:344))
        (PORT datac (229:229:229) (275:275:275))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (553:553:553))
        (PORT datab (750:750:750) (763:763:763))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (824:824:824))
        (PORT datab (794:794:794) (807:807:807))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (824:824:824))
        (PORT datab (794:794:794) (807:807:807))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (593:593:593))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (765:765:765))
        (PORT datab (442:442:442) (443:443:443))
        (PORT datad (761:761:761) (765:765:765))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (822:822:822))
        (PORT datab (794:794:794) (808:808:808))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (589:589:589))
        (PORT datab (299:299:299) (390:390:390))
        (PORT datac (266:266:266) (355:355:355))
        (PORT datad (268:268:268) (347:347:347))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (724:724:724))
        (PORT datad (697:697:697) (704:704:704))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (544:544:544))
        (PORT datab (294:294:294) (344:344:344))
        (PORT datac (229:229:229) (276:276:276))
        (PORT datad (223:223:223) (255:255:255))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (821:821:821))
        (PORT datab (795:795:795) (808:808:808))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (838:838:838))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (761:761:761))
        (PORT datab (438:438:438) (437:437:437))
        (PORT datad (763:763:763) (767:767:767))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (799:799:799) (841:841:841))
        (PORT datac (759:759:759) (813:813:813))
        (PORT datad (473:473:473) (530:530:530))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (751:751:751))
        (PORT datac (705:705:705) (721:721:721))
        (PORT datad (261:261:261) (303:303:303))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|taken\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (966:966:966) (1116:1116:1116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (748:748:748) (797:797:797))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_resend\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4976:4976:4976) (4739:4739:4739))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (896:896:896))
        (PORT d[1] (827:827:827) (865:865:865))
        (PORT d[2] (829:829:829) (866:866:866))
        (PORT d[3] (862:862:862) (899:899:899))
        (PORT d[4] (828:828:828) (866:866:866))
        (PORT d[5] (829:829:829) (864:864:864))
        (PORT d[6] (857:857:857) (889:889:889))
        (PORT d[7] (864:864:864) (897:897:897))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (458:458:458))
        (PORT datab (477:477:477) (478:478:478))
        (PORT datac (405:405:405) (415:415:415))
        (PORT datad (430:430:430) (432:432:432))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (487:487:487))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (439:439:439) (444:444:444))
        (PORT datad (431:431:431) (434:434:434))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (770:770:770))
        (PORT datab (803:803:803) (789:789:789))
        (PORT datac (734:734:734) (717:717:717))
        (PORT datad (762:762:762) (750:750:750))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (741:741:741))
        (PORT datab (770:770:770) (756:756:756))
        (PORT datac (724:724:724) (717:717:717))
        (PORT datad (696:696:696) (688:688:688))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (437:437:437) (436:436:436))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (548:548:548))
        (PORT datab (291:291:291) (341:341:341))
        (PORT datac (707:707:707) (723:723:723))
        (PORT datad (696:696:696) (704:704:704))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (535:535:535))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (764:764:764))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datad (761:761:761) (765:765:765))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (577:577:577))
        (PORT datab (800:800:800) (842:842:842))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (476:476:476) (538:538:538))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (299:299:299) (391:391:391))
        (PORT datac (760:760:760) (815:815:815))
        (PORT datad (268:268:268) (346:346:346))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (691:691:691))
        (PORT datad (711:711:711) (716:716:716))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (896:896:896) (960:960:960))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (543:543:543))
        (PORT datab (255:255:255) (296:296:296))
        (PORT datac (230:230:230) (277:277:277))
        (PORT datad (263:263:263) (304:304:304))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (892:892:892) (955:955:955))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (412:412:412))
        (PORT datac (900:900:900) (964:964:964))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datac (894:894:894) (958:958:958))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datac (898:898:898) (963:963:963))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1258:1258:1258))
        (PORT datad (447:447:447) (493:493:493))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datad (1155:1155:1155) (1207:1207:1207))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (1157:1157:1157) (1208:1208:1208))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datad (1146:1146:1146) (1197:1197:1197))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (1148:1148:1148) (1199:1199:1199))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datad (1153:1153:1153) (1205:1205:1205))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (385:385:385))
        (PORT datad (1151:1151:1151) (1202:1202:1202))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1132:1132:1132))
        (PORT datad (451:451:451) (491:491:491))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1099:1099:1099) (1129:1129:1129))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1101:1101:1101) (1131:1131:1131))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1287:1287:1287))
        (PORT datad (448:448:448) (494:494:494))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1165:1165:1165) (1232:1232:1232))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1303:1303:1303))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (1171:1171:1171) (1239:1239:1239))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1101:1101:1101) (1131:1131:1131))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1735:1735:1735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1259:1259:1259))
        (PORT datad (462:462:462) (518:518:518))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datad (1158:1158:1158) (1210:1210:1210))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datad (1154:1154:1154) (1206:1206:1206))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (1153:1153:1153) (1204:1204:1204))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (1156:1156:1156) (1207:1207:1207))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (1157:1157:1157) (1209:1209:1209))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datad (1147:1147:1147) (1198:1198:1198))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1745:1745:1745) (1688:1688:1688))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (898:898:898) (962:962:962))
        (PORT datad (458:458:458) (508:508:508))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (897:897:897) (961:961:961))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (891:891:891) (955:955:955))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1517:1517:1517) (1479:1479:1479))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (545:545:545))
        (PORT datad (803:803:803) (851:851:851))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (320:320:320))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1092:1092:1092))
        (PORT datac (442:442:442) (448:448:448))
        (PORT datad (583:583:583) (647:647:647))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (438:438:438) (443:443:443))
        (PORT datad (583:583:583) (647:647:647))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (481:481:481))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (588:588:588) (652:652:652))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (489:489:489))
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (582:582:582) (645:645:645))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (483:483:483))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (582:582:582) (646:646:646))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (408:408:408) (419:419:419))
        (PORT datad (584:584:584) (648:648:648))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (479:479:479) (478:478:478))
        (PORT datad (590:590:590) (655:655:655))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (462:462:462))
        (PORT datac (258:258:258) (339:339:339))
        (PORT datad (580:580:580) (644:644:644))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datad (589:589:589) (653:653:653))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (736:736:736) (719:719:719))
        (PORT datad (588:588:588) (653:653:653))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (765:765:765) (757:757:757))
        (PORT datad (581:581:581) (645:645:645))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (746:746:746) (730:730:730))
        (PORT datad (587:587:587) (651:651:651))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (806:806:806))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (587:587:587) (651:651:651))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1206:1206:1206) (1192:1192:1192))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (509:509:509))
        (PORT datac (724:724:724) (716:716:716))
        (PORT datad (385:385:385) (499:499:499))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (741:741:741) (726:726:726))
        (PORT datad (383:383:383) (497:497:497))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (710:710:710) (701:701:701))
        (PORT datad (381:381:381) (494:494:494))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (740:740:740))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (382:382:382) (496:496:496))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1027:1027:1027) (1038:1038:1038))
        (PORT datad (1165:1165:1165) (1231:1231:1231))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1294:1294:1294))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1286:1286:1286))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1299:1299:1299))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1288:1288:1288))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1285:1285:1285))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1302:1302:1302))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (1166:1166:1166) (1233:1233:1233))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1169:1169:1169) (1236:1236:1236))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1303:1303:1303))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1171:1171:1171) (1238:1238:1238))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1164:1164:1164) (1230:1230:1230))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1740:1740:1740) (1680:1680:1680))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (387:387:387))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (461:461:461) (517:517:517))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (411:411:411))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (435:435:435) (453:453:453))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (436:436:436) (455:455:455))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (561:561:561))
        (PORT datab (539:539:539) (594:594:594))
        (PORT datac (502:502:502) (560:560:560))
        (PORT datad (457:457:457) (510:510:510))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (593:593:593))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (415:415:415) (426:426:426))
        (PORT datad (495:495:495) (549:549:549))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (496:496:496))
        (PORT datac (205:205:205) (236:236:236))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (590:590:590))
        (PORT datac (500:500:500) (558:558:558))
        (PORT datad (495:495:495) (553:553:553))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (490:490:490) (554:554:554))
        (PORT datac (458:458:458) (521:521:521))
        (PORT datad (494:494:494) (548:548:548))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (405:405:405))
        (PORT datab (302:302:302) (392:392:392))
        (PORT datac (270:270:270) (358:358:358))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (430:430:430) (446:446:446))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (574:574:574))
        (PORT datab (491:491:491) (552:552:552))
        (PORT datac (455:455:455) (514:514:514))
        (PORT datad (481:481:481) (530:530:530))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (712:712:712))
        (PORT datab (539:539:539) (589:589:589))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (468:468:468) (518:518:518))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (270:270:270))
        (PORT datad (434:434:434) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datad (430:430:430) (446:446:446))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (238:238:238))
        (PORT datad (429:429:429) (445:445:445))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1383:1383:1383) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (577:577:577))
        (PORT datab (494:494:494) (555:555:555))
        (PORT datac (455:455:455) (513:513:513))
        (PORT datad (484:484:484) (534:534:534))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (473:473:473))
        (PORT datab (542:542:542) (592:592:592))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (470:470:470) (520:520:520))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (580:580:580))
        (PORT datab (489:489:489) (550:550:550))
        (PORT datac (459:459:459) (518:518:518))
        (PORT datad (478:478:478) (527:527:527))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (475:475:475))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (474:474:474) (524:524:524))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (432:432:432))
        (PORT datab (542:542:542) (593:593:593))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (469:469:469) (519:519:519))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (590:590:590))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (421:421:421) (433:433:433))
        (PORT datad (492:492:492) (546:546:546))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (415:415:415) (437:437:437))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|activeArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (459:459:459))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (472:472:472))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1711:1711:1711))
        (PORT datac (1710:1710:1710) (1723:1723:1723))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2261:2261:2261) (2300:2300:2300))
        (PORT ena (1452:1452:1452) (1421:1421:1421))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (532:532:532))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (457:457:457))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (469:469:469))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (455:455:455))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2305:2305:2305) (2341:2341:2341))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (788:788:788) (840:840:840))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_pclk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_href\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2405:2405:2405))
        (PORT asdata (5512:5512:5512) (5827:5827:5827))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (503:503:503))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3163:3163:3163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1126:1126:1126))
        (PORT datad (1128:1128:1128) (1158:1158:1158))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_vsync\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3993:3993:3993) (4312:4312:4312))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2522:2522:2522))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (878:878:878))
        (PORT datab (857:857:857) (912:912:912))
        (PORT datad (1014:1014:1014) (1035:1035:1035))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3182:3182:3182))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1616:1616:1616) (1693:1693:1693))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1109:1109:1109))
        (PORT datac (824:824:824) (877:877:877))
        (PORT datad (461:461:461) (504:504:504))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3182:3182:3182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (1025:1025:1025) (1065:1065:1065))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3182:3182:3182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1109:1109:1109))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3182:3182:3182))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (679:679:679))
        (PORT datad (787:787:787) (832:832:832))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2594:2594:2594))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1061:1061:1061) (1151:1151:1151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (561:561:561))
        (PORT datab (1102:1102:1102) (1119:1119:1119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3157:3157:3157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1389:1389:1389) (1485:1485:1485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (478:478:478))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (443:443:443))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2659:2659:2659))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1056:1056:1056) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (470:470:470) (517:517:517))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (481:481:481))
        (PORT datac (309:309:309) (407:407:407))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (472:472:472))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (319:319:319) (413:413:413))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4116:4116:4116) (4452:4452:4452))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2432:2432:2432))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (507:507:507))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT asdata (682:682:682) (758:758:758))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2908:2908:2908))
        (PORT clk (3024:3024:3024) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2210:2210:2210))
        (PORT d[1] (1687:1687:1687) (1747:1747:1747))
        (PORT d[2] (1936:1936:1936) (1967:1967:1967))
        (PORT d[3] (2519:2519:2519) (2525:2525:2525))
        (PORT d[4] (1608:1608:1608) (1667:1667:1667))
        (PORT d[5] (2048:2048:2048) (2093:2093:2093))
        (PORT d[6] (2014:2014:2014) (2062:2062:2062))
        (PORT d[7] (1958:1958:1958) (2011:2011:2011))
        (PORT d[8] (1518:1518:1518) (1592:1592:1592))
        (PORT d[9] (2385:2385:2385) (2478:2478:2478))
        (PORT d[10] (2199:2199:2199) (2232:2232:2232))
        (PORT d[11] (2011:2011:2011) (2049:2049:2049))
        (PORT d[12] (1923:1923:1923) (1968:1968:1968))
        (PORT clk (3020:3020:3020) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1785:1785:1785))
        (PORT clk (3020:3020:3020) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3091:3091:3091))
        (PORT d[0] (2497:2497:2497) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3092:3092:3092))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3766:3766:3766))
        (PORT d[1] (4801:4801:4801) (4823:4823:4823))
        (PORT d[2] (4882:4882:4882) (4812:4812:4812))
        (PORT d[3] (5097:5097:5097) (5049:5049:5049))
        (PORT d[4] (3351:3351:3351) (3299:3299:3299))
        (PORT d[5] (5408:5408:5408) (5658:5658:5658))
        (PORT d[6] (2695:2695:2695) (2640:2640:2640))
        (PORT d[7] (4223:4223:4223) (4303:4303:4303))
        (PORT d[8] (2619:2619:2619) (2569:2569:2569))
        (PORT d[9] (2953:2953:2953) (2913:2913:2913))
        (PORT d[10] (3201:3201:3201) (3158:3158:3158))
        (PORT d[11] (5020:5020:5020) (5068:5068:5068))
        (PORT d[12] (4824:4824:4824) (4894:4894:4894))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (4079:4079:4079) (3881:3881:3881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (420:420:420))
        (PORT datac (466:466:466) (528:528:528))
        (PORT datad (466:466:466) (519:519:519))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (717:717:717))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5622:5622:5622) (5765:5765:5765))
        (PORT datac (5476:5476:5476) (5369:5369:5369))
        (PORT datad (790:790:790) (842:842:842))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3007:3007:3007))
        (PORT clk (2654:2654:2654) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3616:3616:3616))
        (PORT d[1] (2842:2842:2842) (2762:2762:2762))
        (PORT d[2] (3308:3308:3308) (3452:3452:3452))
        (PORT d[3] (1889:1889:1889) (1951:1951:1951))
        (PORT d[4] (2899:2899:2899) (2883:2883:2883))
        (PORT d[5] (3037:3037:3037) (3102:3102:3102))
        (PORT d[6] (3115:3115:3115) (3242:3242:3242))
        (PORT d[7] (3320:3320:3320) (3435:3435:3435))
        (PORT d[8] (2540:2540:2540) (2665:2665:2665))
        (PORT d[9] (2901:2901:2901) (3066:3066:3066))
        (PORT d[10] (3924:3924:3924) (4058:4058:4058))
        (PORT d[11] (1913:1913:1913) (1988:1988:1988))
        (PORT d[12] (2137:2137:2137) (2194:2194:2194))
        (PORT clk (2650:2650:2650) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2645:2645:2645))
        (PORT clk (2650:2650:2650) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2668:2668:2668))
        (PORT d[0] (3360:3360:3360) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4166:4166:4166))
        (PORT d[1] (4424:4424:4424) (4617:4617:4617))
        (PORT d[2] (4405:4405:4405) (4484:4484:4484))
        (PORT d[3] (5865:5865:5865) (5889:5889:5889))
        (PORT d[4] (7216:7216:7216) (6972:6972:6972))
        (PORT d[5] (4623:4623:4623) (4810:4810:4810))
        (PORT d[6] (5006:5006:5006) (5007:5007:5007))
        (PORT d[7] (5761:5761:5761) (5910:5910:5910))
        (PORT d[8] (6551:6551:6551) (6668:6668:6668))
        (PORT d[9] (7660:7660:7660) (7867:7867:7867))
        (PORT d[10] (6903:6903:6903) (7042:7042:7042))
        (PORT d[11] (6629:6629:6629) (6673:6673:6673))
        (PORT d[12] (3016:3016:3016) (3159:3159:3159))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (4202:4202:4202) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT asdata (5981:5981:5981) (6125:6125:6125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (481:481:481))
        (PORT datac (310:310:310) (408:408:408))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5627:5627:5627) (5771:5771:5771))
        (PORT datac (5479:5479:5479) (5372:5372:5372))
        (PORT datad (786:786:786) (838:838:838))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1203:1203:1203))
        (PORT clk (2633:2633:2633) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1964:1964:1964))
        (PORT d[1] (1601:1601:1601) (1651:1651:1651))
        (PORT d[2] (1297:1297:1297) (1352:1352:1352))
        (PORT d[3] (2286:2286:2286) (2299:2299:2299))
        (PORT d[4] (1706:1706:1706) (1770:1770:1770))
        (PORT d[5] (1622:1622:1622) (1657:1657:1657))
        (PORT d[6] (2440:2440:2440) (2521:2521:2521))
        (PORT d[7] (1668:1668:1668) (1725:1725:1725))
        (PORT d[8] (2216:2216:2216) (2233:2233:2233))
        (PORT d[9] (2644:2644:2644) (2676:2676:2676))
        (PORT d[10] (1553:1553:1553) (1591:1591:1591))
        (PORT d[11] (1554:1554:1554) (1595:1595:1595))
        (PORT d[12] (1591:1591:1591) (1636:1636:1636))
        (PORT clk (2629:2629:2629) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1401:1401:1401))
        (PORT clk (2629:2629:2629) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2660:2660:2660))
        (PORT d[0] (2094:2094:2094) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3926:3926:3926))
        (PORT d[1] (3939:3939:3939) (4087:4087:4087))
        (PORT d[2] (4422:4422:4422) (4453:4453:4453))
        (PORT d[3] (5201:5201:5201) (5210:5210:5210))
        (PORT d[4] (4917:4917:4917) (4832:4832:4832))
        (PORT d[5] (3220:3220:3220) (3403:3403:3403))
        (PORT d[6] (5327:5327:5327) (5285:5285:5285))
        (PORT d[7] (3881:3881:3881) (3966:3966:3966))
        (PORT d[8] (4097:4097:4097) (4175:4175:4175))
        (PORT d[9] (3989:3989:3989) (3944:3944:3944))
        (PORT d[10] (3612:3612:3612) (3575:3575:3575))
        (PORT d[11] (4095:4095:4095) (4160:4160:4160))
        (PORT d[12] (3605:3605:3605) (3710:3710:3710))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (2002:2002:2002) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (717:717:717))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (470:470:470))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (318:318:318) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (3005:3005:3005))
        (PORT clk (2935:2935:2935) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2503:2503:2503))
        (PORT d[1] (3549:3549:3549) (3421:3421:3421))
        (PORT d[2] (2908:2908:2908) (3028:3028:3028))
        (PORT d[3] (3738:3738:3738) (3957:3957:3957))
        (PORT d[4] (3329:3329:3329) (3406:3406:3406))
        (PORT d[5] (2676:2676:2676) (2743:2743:2743))
        (PORT d[6] (3045:3045:3045) (3186:3186:3186))
        (PORT d[7] (3315:3315:3315) (3505:3505:3505))
        (PORT d[8] (2874:2874:2874) (2943:2943:2943))
        (PORT d[9] (2067:2067:2067) (2204:2204:2204))
        (PORT d[10] (3864:3864:3864) (4033:4033:4033))
        (PORT d[11] (2285:2285:2285) (2359:2359:2359))
        (PORT d[12] (4048:4048:4048) (4181:4181:4181))
        (PORT clk (2931:2931:2931) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2170:2170:2170))
        (PORT clk (2931:2931:2931) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2985:2985:2985))
        (PORT d[0] (2818:2818:2818) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3135:3135:3135))
        (PORT d[1] (4998:4998:4998) (5107:5107:5107))
        (PORT d[2] (5620:5620:5620) (5607:5607:5607))
        (PORT d[3] (7157:7157:7157) (6954:6954:6954))
        (PORT d[4] (7996:7996:7996) (7759:7759:7759))
        (PORT d[5] (4189:4189:4189) (4393:4393:4393))
        (PORT d[6] (5061:5061:5061) (5068:5068:5068))
        (PORT d[7] (5071:5071:5071) (5223:5223:5223))
        (PORT d[8] (6241:6241:6241) (6178:6178:6178))
        (PORT d[9] (6457:6457:6457) (6619:6619:6619))
        (PORT d[10] (6558:6558:6558) (6510:6510:6510))
        (PORT d[11] (5953:5953:5953) (6004:6004:6004))
        (PORT d[12] (5743:5743:5743) (5824:5824:5824))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (3556:3556:3556) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3961:3961:3961) (3951:3951:3951))
        (PORT datab (2438:2438:2438) (2415:2415:2415))
        (PORT datac (1634:1634:1634) (1593:1593:1593))
        (PORT datad (2759:2759:2759) (2717:2717:2717))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3958:3958:3958) (3947:3947:3947))
        (PORT datab (1270:1270:1270) (1249:1249:1249))
        (PORT datac (2325:2325:2325) (2325:2325:2325))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT asdata (5884:5884:5884) (5774:5774:5774))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (480:480:480))
        (PORT datac (308:308:308) (406:406:406))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (472:472:472))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (319:319:319) (413:413:413))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1861:1861:1861))
        (PORT clk (2739:2739:2739) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1285:1285:1285))
        (PORT d[1] (1197:1197:1197) (1210:1210:1210))
        (PORT d[2] (913:913:913) (968:968:968))
        (PORT d[3] (1498:1498:1498) (1508:1508:1508))
        (PORT d[4] (918:918:918) (978:978:978))
        (PORT d[5] (1296:1296:1296) (1335:1335:1335))
        (PORT d[6] (1223:1223:1223) (1269:1269:1269))
        (PORT d[7] (908:908:908) (968:968:968))
        (PORT d[8] (2250:2250:2250) (2309:2309:2309))
        (PORT d[9] (891:891:891) (921:921:921))
        (PORT d[10] (1596:1596:1596) (1636:1636:1636))
        (PORT d[11] (869:869:869) (914:914:914))
        (PORT d[12] (887:887:887) (932:932:932))
        (PORT clk (2735:2735:2735) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (740:740:740))
        (PORT clk (2735:2735:2735) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2796:2796:2796))
        (PORT d[0] (1416:1416:1416) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2573:2573:2573))
        (PORT d[1] (4280:4280:4280) (4425:4425:4425))
        (PORT d[2] (5144:5144:5144) (5168:5168:5168))
        (PORT d[3] (5934:5934:5934) (5939:5939:5939))
        (PORT d[4] (5637:5637:5637) (5550:5550:5550))
        (PORT d[5] (3959:3959:3959) (4140:4140:4140))
        (PORT d[6] (2332:2332:2332) (2281:2281:2281))
        (PORT d[7] (4262:4262:4262) (4349:4349:4349))
        (PORT d[8] (4129:4129:4129) (4214:4214:4214))
        (PORT d[9] (3614:3614:3614) (3570:3570:3570))
        (PORT d[10] (2492:2492:2492) (2452:2452:2452))
        (PORT d[11] (4119:4119:4119) (4182:4182:4182))
        (PORT d[12] (3966:3966:3966) (4067:4067:4067))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (2202:2202:2202) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (715:715:715))
        (PORT datac (566:566:566) (654:654:654))
        (PORT datad (226:226:226) (258:258:258))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (471:471:471))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (319:319:319) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3479:3479:3479))
        (PORT clk (3131:3131:3131) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3669:3669:3669))
        (PORT d[1] (3772:3772:3772) (3962:3962:3962))
        (PORT d[2] (2962:2962:2962) (3088:3088:3088))
        (PORT d[3] (3375:3375:3375) (3574:3574:3574))
        (PORT d[4] (3699:3699:3699) (3777:3777:3777))
        (PORT d[5] (3085:3085:3085) (3193:3193:3193))
        (PORT d[6] (3473:3473:3473) (3689:3689:3689))
        (PORT d[7] (3645:3645:3645) (3827:3827:3827))
        (PORT d[8] (2689:2689:2689) (2827:2827:2827))
        (PORT d[9] (2465:2465:2465) (2590:2590:2590))
        (PORT d[10] (3901:3901:3901) (4068:4068:4068))
        (PORT d[11] (2995:2995:2995) (3130:3130:3130))
        (PORT d[12] (4550:4550:4550) (4551:4551:4551))
        (PORT clk (3127:3127:3127) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2870:2870:2870))
        (PORT clk (3127:3127:3127) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3167:3167:3167))
        (PORT d[0] (3500:3500:3500) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3882:3882:3882))
        (PORT d[1] (3867:3867:3867) (3979:3979:3979))
        (PORT d[2] (4850:4850:4850) (4837:4837:4837))
        (PORT d[3] (6018:6018:6018) (5815:5815:5815))
        (PORT d[4] (9416:9416:9416) (9261:9261:9261))
        (PORT d[5] (3223:3223:3223) (3436:3436:3436))
        (PORT d[6] (5434:5434:5434) (5479:5479:5479))
        (PORT d[7] (3946:3946:3946) (4098:4098:4098))
        (PORT d[8] (5134:5134:5134) (5078:5078:5078))
        (PORT d[9] (5869:5869:5869) (6057:6057:6057))
        (PORT d[10] (5444:5444:5444) (5394:5394:5394))
        (PORT d[11] (4896:4896:4896) (4947:4947:4947))
        (PORT d[12] (4735:4735:4735) (4828:4828:4828))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (2609:2609:2609) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (721:721:721))
        (PORT datac (568:568:568) (656:656:656))
        (PORT datad (231:231:231) (263:263:263))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5621:5621:5621) (5764:5764:5764))
        (PORT datac (5476:5476:5476) (5369:5369:5369))
        (PORT datad (790:790:790) (843:843:843))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1844:1844:1844))
        (PORT clk (2917:2917:2917) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1215:1215:1215))
        (PORT d[1] (913:913:913) (967:967:967))
        (PORT d[2] (1224:1224:1224) (1252:1252:1252))
        (PORT d[3] (1773:1773:1773) (1763:1763:1763))
        (PORT d[4] (923:923:923) (968:968:968))
        (PORT d[5] (1528:1528:1528) (1564:1564:1564))
        (PORT d[6] (1931:1931:1931) (1969:1969:1969))
        (PORT d[7] (1226:1226:1226) (1279:1279:1279))
        (PORT d[8] (1840:1840:1840) (1905:1905:1905))
        (PORT d[9] (2020:2020:2020) (2118:2118:2118))
        (PORT d[10] (1580:1580:1580) (1620:1620:1620))
        (PORT d[11] (1250:1250:1250) (1290:1290:1290))
        (PORT d[12] (1262:1262:1262) (1312:1312:1312))
        (PORT clk (2913:2913:2913) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1452:1452:1452))
        (PORT clk (2913:2913:2913) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2948:2948:2948))
        (PORT d[0] (2153:2153:2153) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2949:2949:2949))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2949:2949:2949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2949:2949:2949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2872:2872:2872))
        (PORT d[1] (4283:4283:4283) (4355:4355:4355))
        (PORT d[2] (5605:5605:5605) (5531:5531:5531))
        (PORT d[3] (5758:5758:5758) (5707:5707:5707))
        (PORT d[4] (5620:5620:5620) (5533:5533:5533))
        (PORT d[5] (2781:2781:2781) (2917:2917:2917))
        (PORT d[6] (2324:2324:2324) (2272:2272:2272))
        (PORT d[7] (4591:4591:4591) (4673:4673:4673))
        (PORT d[8] (4467:4467:4467) (4546:4546:4546))
        (PORT d[9] (3307:3307:3307) (3266:3266:3266))
        (PORT d[10] (2927:2927:2927) (2889:2889:2889))
        (PORT d[11] (4460:4460:4460) (4524:4524:4524))
        (PORT d[12] (4341:4341:4341) (4435:4435:4435))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (3407:3407:3407) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (480:480:480))
        (PORT datac (309:309:309) (407:407:407))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5628:5628:5628) (5772:5772:5772))
        (PORT datac (5479:5479:5479) (5374:5374:5374))
        (PORT datad (785:785:785) (837:837:837))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3558:3558:3558))
        (PORT clk (3379:3379:3379) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2918:2918:2918))
        (PORT d[1] (2492:2492:2492) (2563:2563:2563))
        (PORT d[2] (2677:2677:2677) (2713:2713:2713))
        (PORT d[3] (2950:2950:2950) (2964:2964:2964))
        (PORT d[4] (2274:2274:2274) (2324:2324:2324))
        (PORT d[5] (2800:2800:2800) (2845:2845:2845))
        (PORT d[6] (2731:2731:2731) (2777:2777:2777))
        (PORT d[7] (2684:2684:2684) (2741:2741:2741))
        (PORT d[8] (1995:1995:1995) (2086:2086:2086))
        (PORT d[9] (2023:2023:2023) (2127:2127:2127))
        (PORT d[10] (3526:3526:3526) (3665:3665:3665))
        (PORT d[11] (3136:3136:3136) (3184:3184:3184))
        (PORT d[12] (2991:2991:2991) (3032:3032:3032))
        (PORT clk (3375:3375:3375) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2503:2503:2503))
        (PORT clk (3375:3375:3375) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3480:3480:3480))
        (PORT d[0] (3156:3156:3156) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3046:3046:3046))
        (PORT d[1] (4102:4102:4102) (4130:4130:4130))
        (PORT d[2] (4165:4165:4165) (4095:4095:4095))
        (PORT d[3] (4377:4377:4377) (4326:4326:4326))
        (PORT d[4] (3366:3366:3366) (3321:3321:3321))
        (PORT d[5] (4604:4604:4604) (4842:4842:4842))
        (PORT d[6] (3767:3767:3767) (3703:3703:3703))
        (PORT d[7] (3505:3505:3505) (3587:3587:3587))
        (PORT d[8] (4641:4641:4641) (4544:4544:4544))
        (PORT d[9] (4807:4807:4807) (4688:4688:4688))
        (PORT d[10] (4833:4833:4833) (4760:4760:4760))
        (PORT d[11] (4359:4359:4359) (4408:4408:4408))
        (PORT d[12] (4394:4394:4394) (4454:4454:4454))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (1984:1984:1984) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3963:3963:3963) (3953:3953:3953))
        (PORT datab (949:949:949) (931:931:931))
        (PORT datac (2395:2395:2395) (2382:2382:2382))
        (PORT datad (2078:2078:2078) (2051:2051:2051))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3957:3957:3957) (3946:3946:3946))
        (PORT datab (813:813:813) (802:802:802))
        (PORT datac (2221:2221:2221) (2325:2325:2325))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3144:3144:3144) (3157:3157:3157))
        (PORT datab (412:412:412) (422:422:422))
        (PORT datac (2413:2413:2413) (2470:2470:2470))
        (PORT datad (583:583:583) (569:569:569))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (416:416:416))
        (PORT datac (467:467:467) (529:529:529))
        (PORT datad (465:465:465) (518:518:518))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (716:716:716))
        (PORT datac (566:566:566) (654:654:654))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3128:3128:3128))
        (PORT clk (3149:3149:3149) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3687:3687:3687))
        (PORT d[1] (3809:3809:3809) (3997:3997:3997))
        (PORT d[2] (2976:2976:2976) (3103:3103:3103))
        (PORT d[3] (3363:3363:3363) (3560:3560:3560))
        (PORT d[4] (3373:3373:3373) (3459:3459:3459))
        (PORT d[5] (3086:3086:3086) (3194:3194:3194))
        (PORT d[6] (3195:3195:3195) (3429:3429:3429))
        (PORT d[7] (3654:3654:3654) (3821:3821:3821))
        (PORT d[8] (2827:2827:2827) (2906:2906:2906))
        (PORT d[9] (2406:2406:2406) (2540:2540:2540))
        (PORT d[10] (4221:4221:4221) (4382:4382:4382))
        (PORT d[11] (2979:2979:2979) (3114:3114:3114))
        (PORT d[12] (4068:4068:4068) (4194:4194:4194))
        (PORT clk (3145:3145:3145) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3307:3307:3307))
        (PORT clk (3145:3145:3145) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3181:3181:3181))
        (PORT d[0] (3604:3604:3604) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3182:3182:3182))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3860:3860:3860))
        (PORT d[1] (4213:4213:4213) (4319:4319:4319))
        (PORT d[2] (4822:4822:4822) (4813:4813:4813))
        (PORT d[3] (6036:6036:6036) (5836:5836:5836))
        (PORT d[4] (9686:9686:9686) (9504:9504:9504))
        (PORT d[5] (3914:3914:3914) (4111:4111:4111))
        (PORT d[6] (5420:5420:5420) (5464:5464:5464))
        (PORT d[7] (3985:3985:3985) (4146:4146:4146))
        (PORT d[8] (5151:5151:5151) (5097:5097:5097))
        (PORT d[9] (5816:5816:5816) (5998:5998:5998))
        (PORT d[10] (6160:6160:6160) (6109:6109:6109))
        (PORT d[11] (4894:4894:4894) (4960:4960:4960))
        (PORT d[12] (4711:4711:4711) (4800:4800:4800))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (2985:2985:2985) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (421:421:421))
        (PORT datac (466:466:466) (528:528:528))
        (PORT datad (466:466:466) (519:519:519))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (718:718:718))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1221:1221:1221))
        (PORT clk (2731:2731:2731) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (940:940:940))
        (PORT d[1] (903:903:903) (958:958:958))
        (PORT d[2] (983:983:983) (1044:1044:1044))
        (PORT d[3] (1514:1514:1514) (1526:1526:1526))
        (PORT d[4] (1498:1498:1498) (1538:1538:1538))
        (PORT d[5] (1253:1253:1253) (1289:1289:1289))
        (PORT d[6] (1247:1247:1247) (1283:1283:1283))
        (PORT d[7] (1280:1280:1280) (1336:1336:1336))
        (PORT d[8] (1471:1471:1471) (1491:1491:1491))
        (PORT d[9] (1195:1195:1195) (1233:1233:1233))
        (PORT d[10] (1571:1571:1571) (1609:1609:1609))
        (PORT d[11] (1182:1182:1182) (1223:1223:1223))
        (PORT d[12] (1243:1243:1243) (1283:1283:1283))
        (PORT clk (2727:2727:2727) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1389:1389:1389))
        (PORT clk (2727:2727:2727) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2787:2787:2787))
        (PORT d[0] (2089:2089:2089) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4313:4313:4313))
        (PORT d[1] (3989:3989:3989) (4144:4144:4144))
        (PORT d[2] (5136:5136:5136) (5160:5160:5160))
        (PORT d[3] (5961:5961:5961) (5967:5967:5967))
        (PORT d[4] (5623:5623:5623) (5535:5535:5535))
        (PORT d[5] (3925:3925:3925) (4105:4105:4105))
        (PORT d[6] (2975:2975:2975) (2895:2895:2895))
        (PORT d[7] (4292:4292:4292) (4383:4383:4383))
        (PORT d[8] (4129:4129:4129) (4213:4213:4213))
        (PORT d[9] (3627:3627:3627) (3585:3585:3585))
        (PORT d[10] (3571:3571:3571) (3532:3532:3532))
        (PORT d[11] (3824:3824:3824) (3892:3892:3892))
        (PORT d[12] (3987:3987:3987) (4088:4088:4088))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2201:2201:2201) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (719:719:719))
        (PORT datac (568:568:568) (656:656:656))
        (PORT datad (227:227:227) (261:261:261))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1599:1599:1599))
        (PORT clk (2551:2551:2551) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2339:2339:2339))
        (PORT d[1] (1996:1996:1996) (2039:2039:2039))
        (PORT d[2] (2047:2047:2047) (2112:2112:2112))
        (PORT d[3] (2592:2592:2592) (2600:2600:2600))
        (PORT d[4] (2040:2040:2040) (2106:2106:2106))
        (PORT d[5] (2381:2381:2381) (2416:2416:2416))
        (PORT d[6] (2407:2407:2407) (2485:2485:2485))
        (PORT d[7] (2040:2040:2040) (2100:2100:2100))
        (PORT d[8] (2616:2616:2616) (2632:2632:2632))
        (PORT d[9] (2609:2609:2609) (2642:2642:2642))
        (PORT d[10] (2285:2285:2285) (2334:2334:2334))
        (PORT d[11] (2978:2978:2978) (3130:3130:3130))
        (PORT d[12] (1940:1940:1940) (1979:1979:1979))
        (PORT clk (2547:2547:2547) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (1991:1991:1991))
        (PORT clk (2547:2547:2547) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2554:2554:2554))
        (PORT d[0] (2710:2710:2710) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4171:4171:4171))
        (PORT d[1] (5339:5339:5339) (5492:5492:5492))
        (PORT d[2] (4084:4084:4084) (4107:4107:4107))
        (PORT d[3] (4873:4873:4873) (4883:4883:4883))
        (PORT d[4] (4549:4549:4549) (4464:4464:4464))
        (PORT d[5] (3535:3535:3535) (3704:3704:3704))
        (PORT d[6] (4950:4950:4950) (4913:4913:4913))
        (PORT d[7] (3508:3508:3508) (3559:3559:3559))
        (PORT d[8] (3259:3259:3259) (3204:3204:3204))
        (PORT d[9] (6817:6817:6817) (7050:7050:7050))
        (PORT d[10] (6133:6133:6133) (6238:6238:6238))
        (PORT d[11] (3495:3495:3495) (3540:3540:3540))
        (PORT d[12] (2968:2968:2968) (3053:3053:3053))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (3029:3029:3029) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (719:719:719))
        (PORT datac (568:568:568) (656:656:656))
        (PORT datad (231:231:231) (264:264:264))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3157:3157:3157))
        (PORT clk (3007:3007:3007) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3686:3686:3686))
        (PORT d[1] (3603:3603:3603) (3491:3491:3491))
        (PORT d[2] (3225:3225:3225) (3326:3326:3326))
        (PORT d[3] (2223:2223:2223) (2311:2311:2311))
        (PORT d[4] (3403:3403:3403) (3484:3484:3484))
        (PORT d[5] (3048:3048:3048) (3153:3153:3153))
        (PORT d[6] (3462:3462:3462) (3643:3643:3643))
        (PORT d[7] (3409:3409:3409) (3601:3601:3601))
        (PORT d[8] (2582:2582:2582) (2660:2660:2660))
        (PORT d[9] (2375:2375:2375) (2510:2510:2510))
        (PORT d[10] (3904:3904:3904) (4067:4067:4067))
        (PORT d[11] (2650:2650:2650) (2743:2743:2743))
        (PORT d[12] (3797:3797:3797) (3935:3935:3935))
        (PORT clk (3003:3003:3003) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3430:3430:3430))
        (PORT clk (3003:3003:3003) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3070:3070:3070))
        (PORT d[0] (3969:3969:3969) (4061:4061:4061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3047:3047:3047))
        (PORT d[1] (4244:4244:4244) (4354:4354:4354))
        (PORT d[2] (4865:4865:4865) (4856:4856:4856))
        (PORT d[3] (6407:6407:6407) (6207:6207:6207))
        (PORT d[4] (9795:9795:9795) (9642:9642:9642))
        (PORT d[5] (3552:3552:3552) (3761:3761:3761))
        (PORT d[6] (5739:5739:5739) (5775:5775:5775))
        (PORT d[7] (4374:4374:4374) (4530:4530:4530))
        (PORT d[8] (5580:5580:5580) (5525:5525:5525))
        (PORT d[9] (6196:6196:6196) (6380:6380:6380))
        (PORT d[10] (5847:5847:5847) (5801:5801:5801))
        (PORT d[11] (5266:5266:5266) (5321:5321:5321))
        (PORT d[12] (5084:5084:5084) (5170:5170:5170))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (2414:2414:2414) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1725:1725:1725))
        (PORT datab (2162:2162:2162) (2216:2216:2216))
        (PORT datac (2390:2390:2390) (2374:2374:2374))
        (PORT datad (3923:3923:3923) (3893:3893:3893))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2824:2824:2824) (2918:2918:2918))
        (PORT datab (1004:1004:1004) (975:975:975))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3929:3929:3929) (3901:3901:3901))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (303:303:303))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (748:748:748) (769:769:769))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3580:3580:3580))
        (PORT clk (3408:3408:3408) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2665:2665:2665))
        (PORT d[1] (2494:2494:2494) (2551:2551:2551))
        (PORT d[2] (2691:2691:2691) (2727:2727:2727))
        (PORT d[3] (2896:2896:2896) (2909:2909:2909))
        (PORT d[4] (2308:2308:2308) (2358:2358:2358))
        (PORT d[5] (2821:2821:2821) (2874:2874:2874))
        (PORT d[6] (2699:2699:2699) (2740:2740:2740))
        (PORT d[7] (2675:2675:2675) (2731:2731:2731))
        (PORT d[8] (1956:1956:1956) (2036:2036:2036))
        (PORT d[9] (2006:2006:2006) (2108:2108:2108))
        (PORT d[10] (3828:3828:3828) (3959:3959:3959))
        (PORT d[11] (3091:3091:3091) (3128:3128:3128))
        (PORT d[12] (2671:2671:2671) (2718:2718:2718))
        (PORT clk (3404:3404:3404) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2259:2259:2259))
        (PORT clk (3404:3404:3404) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3507:3507:3507))
        (PORT d[0] (2914:2914:2914) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3349:3349:3349))
        (PORT d[1] (4386:4386:4386) (4389:4389:4389))
        (PORT d[2] (4164:4164:4164) (4093:4093:4093))
        (PORT d[3] (4330:4330:4330) (4277:4277:4277))
        (PORT d[4] (3376:3376:3376) (3316:3316:3316))
        (PORT d[5] (4683:4683:4683) (4926:4926:4926))
        (PORT d[6] (3761:3761:3761) (3697:3697:3697))
        (PORT d[7] (3543:3543:3543) (3635:3635:3635))
        (PORT d[8] (4967:4967:4967) (4861:4861:4861))
        (PORT d[9] (4814:4814:4814) (4696:4696:4696))
        (PORT d[10] (4801:4801:4801) (4727:4727:4727))
        (PORT d[11] (4863:4863:4863) (4870:4870:4870))
        (PORT d[12] (4094:4094:4094) (4158:4158:4158))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (3234:3234:3234) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (717:717:717))
        (PORT datac (567:567:567) (655:655:655))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2246:2246:2246))
        (PORT clk (2479:2479:2479) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3285:3285:3285))
        (PORT d[1] (3264:3264:3264) (3371:3371:3371))
        (PORT d[2] (3306:3306:3306) (3413:3413:3413))
        (PORT d[3] (2248:2248:2248) (2351:2351:2351))
        (PORT d[4] (3373:3373:3373) (3406:3406:3406))
        (PORT d[5] (3353:3353:3353) (3452:3452:3452))
        (PORT d[6] (2434:2434:2434) (2559:2559:2559))
        (PORT d[7] (2514:2514:2514) (2622:2622:2622))
        (PORT d[8] (3191:3191:3191) (3301:3301:3301))
        (PORT d[9] (2774:2774:2774) (2957:2957:2957))
        (PORT d[10] (3723:3723:3723) (3870:3870:3870))
        (PORT d[11] (2633:2633:2633) (2742:2742:2742))
        (PORT d[12] (3578:3578:3578) (3469:3469:3469))
        (PORT clk (2475:2475:2475) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2782:2782:2782))
        (PORT clk (2475:2475:2475) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2452:2452:2452))
        (PORT d[0] (3427:3427:3427) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (4192:4192:4192))
        (PORT d[1] (5414:5414:5414) (5628:5628:5628))
        (PORT d[2] (4736:4736:4736) (4770:4770:4770))
        (PORT d[3] (5101:5101:5101) (5112:5112:5112))
        (PORT d[4] (6513:6513:6513) (6250:6250:6250))
        (PORT d[5] (4230:4230:4230) (4432:4432:4432))
        (PORT d[6] (4524:4524:4524) (4471:4471:4471))
        (PORT d[7] (6854:6854:6854) (7005:7005:7005))
        (PORT d[8] (5846:5846:5846) (5959:5959:5959))
        (PORT d[9] (6641:6641:6641) (6854:6854:6854))
        (PORT d[10] (6525:6525:6525) (6658:6658:6658))
        (PORT d[11] (4906:4906:4906) (4950:4950:4950))
        (PORT d[12] (3831:3831:3831) (3986:3986:3986))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (2960:2960:2960) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (2131:2131:2131))
        (PORT datab (2696:2696:2696) (2729:2729:2729))
        (PORT datac (2396:2396:2396) (2382:2382:2382))
        (PORT datad (3931:3931:3931) (3902:3902:3902))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (720:720:720))
        (PORT datac (568:568:568) (656:656:656))
        (PORT datad (231:231:231) (265:265:265))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2726:2726:2726))
        (PORT clk (2767:2767:2767) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3151:3151:3151))
        (PORT d[1] (2743:2743:2743) (2658:2658:2658))
        (PORT d[2] (3312:3312:3312) (3428:3428:3428))
        (PORT d[3] (3419:3419:3419) (3652:3652:3652))
        (PORT d[4] (3152:3152:3152) (3138:3138:3138))
        (PORT d[5] (2686:2686:2686) (2758:2758:2758))
        (PORT d[6] (3040:3040:3040) (3213:3213:3213))
        (PORT d[7] (2996:2996:2996) (3150:3150:3150))
        (PORT d[8] (2788:2788:2788) (2860:2860:2860))
        (PORT d[9] (2431:2431:2431) (2557:2557:2557))
        (PORT d[10] (3176:3176:3176) (3317:3317:3317))
        (PORT d[11] (1924:1924:1924) (2000:2000:2000))
        (PORT d[12] (2371:2371:2371) (2409:2409:2409))
        (PORT clk (2763:2763:2763) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2972:2972:2972))
        (PORT clk (2763:2763:2763) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2775:2775:2775))
        (PORT d[0] (3487:3487:3487) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3466:3466:3466))
        (PORT d[1] (5079:5079:5079) (5262:5262:5262))
        (PORT d[2] (5965:5965:5965) (5952:5952:5952))
        (PORT d[3] (6545:6545:6545) (6558:6558:6558))
        (PORT d[4] (7602:7602:7602) (7358:7358:7358))
        (PORT d[5] (4267:4267:4267) (4460:4460:4460))
        (PORT d[6] (5352:5352:5352) (5344:5344:5344))
        (PORT d[7] (5442:5442:5442) (5595:5595:5595))
        (PORT d[8] (6648:6648:6648) (6584:6584:6584))
        (PORT d[9] (5655:5655:5655) (5795:5795:5795))
        (PORT d[10] (7499:7499:7499) (7412:7412:7412))
        (PORT d[11] (6312:6312:6312) (6362:6362:6362))
        (PORT d[12] (5213:5213:5213) (5364:5364:5364))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (5148:5148:5148) (5198:5198:5198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (719:719:719))
        (PORT datac (568:568:568) (656:656:656))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2583:2583:2583))
        (PORT clk (2526:2526:2526) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3268:3268:3268))
        (PORT d[1] (3285:3285:3285) (3397:3397:3397))
        (PORT d[2] (2988:2988:2988) (3114:3114:3114))
        (PORT d[3] (3335:3335:3335) (3515:3515:3515))
        (PORT d[4] (2971:2971:2971) (3008:3008:3008))
        (PORT d[5] (3041:3041:3041) (3152:3152:3152))
        (PORT d[6] (2307:2307:2307) (2399:2399:2399))
        (PORT d[7] (2573:2573:2573) (2687:2687:2687))
        (PORT d[8] (2596:2596:2596) (2730:2730:2730))
        (PORT d[9] (2863:2863:2863) (3025:3025:3025))
        (PORT d[10] (3830:3830:3830) (3969:3969:3969))
        (PORT d[11] (2533:2533:2533) (2635:2635:2635))
        (PORT d[12] (2794:2794:2794) (2841:2841:2841))
        (PORT clk (2522:2522:2522) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2489:2489:2489))
        (PORT clk (2522:2522:2522) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2502:2502:2502))
        (PORT d[0] (2827:2827:2827) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3803:3803:3803))
        (PORT d[1] (5053:5053:5053) (5263:5263:5263))
        (PORT d[2] (4386:4386:4386) (4436:4436:4436))
        (PORT d[3] (5136:5136:5136) (5150:5150:5150))
        (PORT d[4] (6869:6869:6869) (6613:6613:6613))
        (PORT d[5] (4564:4564:4564) (4760:4760:4760))
        (PORT d[6] (4626:4626:4626) (4589:4589:4589))
        (PORT d[7] (6550:6550:6550) (6709:6709:6709))
        (PORT d[8] (5816:5816:5816) (5931:5931:5931))
        (PORT d[9] (5799:5799:5799) (6010:6010:6010))
        (PORT d[10] (6229:6229:6229) (6375:6375:6375))
        (PORT d[11] (4282:4282:4282) (4359:4359:4359))
        (PORT d[12] (3799:3799:3799) (3958:3958:3958))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (2362:2362:2362) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (2530:2530:2530) (2512:2512:2512))
        (PORT datac (2395:2395:2395) (2381:2381:2381))
        (PORT datad (3442:3442:3442) (3335:3335:3335))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3145:3145:3145) (3158:3158:3158))
        (PORT datab (690:690:690) (677:677:677))
        (PORT datac (1020:1020:1020) (1011:1011:1011))
        (PORT datad (1035:1035:1035) (1017:1017:1017))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5558:5558:5558) (5592:5592:5592))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5784:5784:5784) (5870:5870:5870))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT asdata (5983:5983:5983) (5989:5989:5989))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5780:5780:5780) (5981:5981:5981))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT asdata (6211:6211:6211) (6234:6234:6234))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6685:6685:6685) (6560:6560:6560))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5892:5892:5892) (5931:5931:5931))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT asdata (6175:6175:6175) (6405:6405:6405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (6098:6098:6098) (6198:6198:6198))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5473:5473:5473) (5826:5826:5826))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5884:5884:5884) (5765:5765:5765))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT asdata (6111:6111:6111) (6145:6145:6145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5791:5791:5791) (5716:5716:5716))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5516:5516:5516) (5416:5416:5416))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5599:5599:5599) (5542:5542:5542))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT asdata (6168:6168:6168) (6084:6084:6084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5574:5574:5574) (5724:5724:5724))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_group_pixels\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\kleur_herkenning\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4187:4187:4187) (4524:4524:4524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE kleur_herkenning)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (938:938:938) (903:903:903))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (292:292:292) (377:377:377))
        (PORT datad (968:968:968) (941:941:941))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2420:2420:2420) (2361:2361:2361))
        (PORT datac (1030:1030:1030) (1015:1015:1015))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1326:1326:1326) (1366:1366:1366))
        (PORT datad (945:945:945) (981:981:981))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3777:3777:3777) (4105:4105:4105))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2483:2483:2483))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (434:434:434) (477:477:477))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1591:1591:1591))
        (PORT clk (2623:2623:2623) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1700:1700:1700))
        (PORT d[1] (1652:1652:1652) (1708:1708:1708))
        (PORT d[2] (1636:1636:1636) (1694:1694:1694))
        (PORT d[3] (2998:2998:2998) (3153:3153:3153))
        (PORT d[4] (1703:1703:1703) (1769:1769:1769))
        (PORT d[5] (1985:1985:1985) (2018:2018:2018))
        (PORT d[6] (2055:2055:2055) (2142:2142:2142))
        (PORT d[7] (2031:2031:2031) (2089:2089:2089))
        (PORT d[8] (2265:2265:2265) (2286:2286:2286))
        (PORT d[9] (1906:1906:1906) (1934:1934:1934))
        (PORT d[10] (2012:2012:2012) (2065:2065:2065))
        (PORT d[11] (1896:1896:1896) (1934:1934:1934))
        (PORT d[12] (1965:1965:1965) (2007:2007:2007))
        (PORT clk (2619:2619:2619) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1977:1977:1977))
        (PORT clk (2619:2619:2619) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2664:2664:2664))
        (PORT d[0] (2693:2693:2693) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (4235:4235:4235))
        (PORT d[1] (5731:5731:5731) (5881:5881:5881))
        (PORT d[2] (4669:4669:4669) (4674:4674:4674))
        (PORT d[3] (5217:5217:5217) (5220:5220:5220))
        (PORT d[4] (4586:4586:4586) (4503:4503:4503))
        (PORT d[5] (2868:2868:2868) (3050:3050:3050))
        (PORT d[6] (5306:5306:5306) (5264:5264:5264))
        (PORT d[7] (3515:3515:3515) (3567:3567:3567))
        (PORT d[8] (4389:4389:4389) (4494:4494:4494))
        (PORT d[9] (7136:7136:7136) (7368:7368:7368))
        (PORT d[10] (3909:3909:3909) (3864:3864:3864))
        (PORT d[11] (3848:3848:3848) (3887:3887:3887))
        (PORT d[12] (3277:3277:3277) (3384:3384:3384))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (1668:1668:1668) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3176:3176:3176))
        (PORT clk (3148:3148:3148) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2669:2669:2669))
        (PORT d[1] (2458:2458:2458) (2526:2526:2526))
        (PORT d[2] (2668:2668:2668) (2693:2693:2693))
        (PORT d[3] (2546:2546:2546) (2563:2563:2563))
        (PORT d[4] (2303:2303:2303) (2352:2352:2352))
        (PORT d[5] (2377:2377:2377) (2417:2417:2417))
        (PORT d[6] (2713:2713:2713) (2755:2755:2755))
        (PORT d[7] (2682:2682:2682) (2743:2743:2743))
        (PORT d[8] (2777:2777:2777) (2849:2849:2849))
        (PORT d[9] (2284:2284:2284) (2366:2366:2366))
        (PORT d[10] (3848:3848:3848) (3964:3964:3964))
        (PORT d[11] (2756:2756:2756) (2793:2793:2793))
        (PORT d[12] (2565:2565:2565) (2588:2588:2588))
        (PORT clk (3144:3144:3144) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2547:2547:2547))
        (PORT clk (3144:3144:3144) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3232:3232:3232))
        (PORT d[0] (3211:3211:3211) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (3026:3026:3026))
        (PORT d[1] (3504:3504:3504) (3575:3575:3575))
        (PORT d[2] (4492:4492:4492) (4417:4417:4417))
        (PORT d[3] (4334:4334:4334) (4282:4282:4282))
        (PORT d[4] (3350:3350:3350) (3304:3304:3304))
        (PORT d[5] (5070:5070:5070) (5326:5326:5326))
        (PORT d[6] (3419:3419:3419) (3359:3359:3359))
        (PORT d[7] (3547:3547:3547) (3641:3641:3641))
        (PORT d[8] (4995:4995:4995) (4891:4891:4891))
        (PORT d[9] (4233:4233:4233) (4150:4150:4150))
        (PORT d[10] (3563:3563:3563) (3516:3516:3516))
        (PORT d[11] (4299:4299:4299) (4353:4353:4353))
        (PORT d[12] (4425:4425:4425) (4482:4482:4482))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (3557:3557:3557) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1525:1525:1525))
        (PORT clk (2768:2768:2768) (2826:2826:2826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (881:881:881))
        (PORT d[1] (878:878:878) (922:922:922))
        (PORT d[2] (1927:1927:1927) (1951:1951:1951))
        (PORT d[3] (1182:1182:1182) (1202:1202:1202))
        (PORT d[4] (871:871:871) (909:909:909))
        (PORT d[5] (901:901:901) (943:943:943))
        (PORT d[6] (940:940:940) (983:983:983))
        (PORT d[7] (1244:1244:1244) (1298:1298:1298))
        (PORT d[8] (2213:2213:2213) (2270:2270:2270))
        (PORT d[9] (1502:1502:1502) (1543:1543:1543))
        (PORT d[10] (1620:1620:1620) (1664:1664:1664))
        (PORT d[11] (1235:1235:1235) (1273:1273:1273))
        (PORT d[12] (1582:1582:1582) (1625:1625:1625))
        (PORT clk (2764:2764:2764) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1332:1332:1332))
        (PORT clk (2764:2764:2764) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2826:2826:2826))
        (PORT d[0] (2033:2033:2033) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2840:2840:2840))
        (PORT d[1] (4321:4321:4321) (4465:4465:4465))
        (PORT d[2] (5122:5122:5122) (5148:5148:5148))
        (PORT d[3] (5889:5889:5889) (5893:5893:5893))
        (PORT d[4] (5645:5645:5645) (5559:5559:5559))
        (PORT d[5] (3928:3928:3928) (4106:4106:4106))
        (PORT d[6] (2818:2818:2818) (2725:2725:2725))
        (PORT d[7] (5282:5282:5282) (5355:5355:5355))
        (PORT d[8] (2281:2281:2281) (2242:2242:2242))
        (PORT d[9] (3316:3316:3316) (3280:3280:3280))
        (PORT d[10] (2548:2548:2548) (2517:2517:2517))
        (PORT d[11] (3845:3845:3845) (3915:3915:3915))
        (PORT d[12] (4346:4346:4346) (4442:4442:4442))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (1600:1600:1600) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2559:2559:2559))
        (PORT clk (2524:2524:2524) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2656:2656:2656))
        (PORT d[1] (2342:2342:2342) (2382:2382:2382))
        (PORT d[2] (2397:2397:2397) (2460:2460:2460))
        (PORT d[3] (2658:2658:2658) (2816:2816:2816))
        (PORT d[4] (2431:2431:2431) (2497:2497:2497))
        (PORT d[5] (2714:2714:2714) (2736:2736:2736))
        (PORT d[6] (2023:2023:2023) (2105:2105:2105))
        (PORT d[7] (2422:2422:2422) (2485:2485:2485))
        (PORT d[8] (3021:3021:3021) (3230:3230:3230))
        (PORT d[9] (2945:2945:2945) (2971:2971:2971))
        (PORT d[10] (2743:2743:2743) (2797:2797:2797))
        (PORT d[11] (2619:2619:2619) (2768:2768:2768))
        (PORT d[12] (3242:3242:3242) (3211:3211:3211))
        (PORT clk (2520:2520:2520) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2301:2301:2301))
        (PORT clk (2520:2520:2520) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2525:2525:2525))
        (PORT d[0] (3031:3031:3031) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3878:3878:3878))
        (PORT d[1] (4681:4681:4681) (4860:4860:4860))
        (PORT d[2] (3706:3706:3706) (3733:3733:3733))
        (PORT d[3] (4394:4394:4394) (4394:4394:4394))
        (PORT d[4] (4189:4189:4189) (4105:4105:4105))
        (PORT d[5] (3188:3188:3188) (3363:3363:3363))
        (PORT d[6] (4882:4882:4882) (4822:4822:4822))
        (PORT d[7] (3495:3495:3495) (3546:3546:3546))
        (PORT d[8] (4749:4749:4749) (4846:4846:4846))
        (PORT d[9] (7096:7096:7096) (7328:7328:7328))
        (PORT d[10] (6193:6193:6193) (6294:6294:6294))
        (PORT d[11] (3793:3793:3793) (3831:3831:3831))
        (PORT d[12] (3054:3054:3054) (3168:3168:3168))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (3115:3115:3115) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2835:2835:2835) (2828:2828:2828))
        (PORT datab (2254:2254:2254) (2356:2356:2356))
        (PORT datac (651:651:651) (628:628:628))
        (PORT datad (2047:2047:2047) (2020:2020:2020))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1621:1621:1621))
        (PORT datab (2251:2251:2251) (2352:2352:2352))
        (PORT datac (1334:1334:1334) (1340:1340:1340))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1169:1169:1169))
        (PORT clk (2656:2656:2656) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1646:1646:1646))
        (PORT d[1] (1265:1265:1265) (1306:1306:1306))
        (PORT d[2] (1276:1276:1276) (1329:1329:1329))
        (PORT d[3] (1880:1880:1880) (1891:1891:1891))
        (PORT d[4] (1326:1326:1326) (1389:1389:1389))
        (PORT d[5] (1656:1656:1656) (1694:1694:1694))
        (PORT d[6] (1947:1947:1947) (1984:1984:1984))
        (PORT d[7] (1300:1300:1300) (1355:1355:1355))
        (PORT d[8] (1904:1904:1904) (1920:1920:1920))
        (PORT d[9] (1578:1578:1578) (1612:1612:1612))
        (PORT d[10] (1213:1213:1213) (1261:1261:1261))
        (PORT d[11] (1237:1237:1237) (1285:1285:1285))
        (PORT d[12] (1593:1593:1593) (1631:1631:1631))
        (PORT clk (2652:2652:2652) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1414:1414:1414))
        (PORT clk (2652:2652:2652) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2701:2701:2701))
        (PORT d[0] (2119:2119:2119) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4345:4345:4345))
        (PORT d[1] (3939:3939:3939) (4089:4089:4089))
        (PORT d[2] (4787:4787:4787) (4810:4810:4810))
        (PORT d[3] (5578:5578:5578) (5582:5582:5582))
        (PORT d[4] (5269:5269:5269) (5182:5182:5182))
        (PORT d[5] (3574:3574:3574) (3755:3755:3755))
        (PORT d[6] (2650:2650:2650) (2594:2594:2594))
        (PORT d[7] (3903:3903:3903) (3992:3992:3992))
        (PORT d[8] (3107:3107:3107) (3040:3040:3040))
        (PORT d[9] (3951:3951:3951) (3902:3902:3902))
        (PORT d[10] (3239:3239:3239) (3203:3203:3203))
        (PORT d[11] (3787:3787:3787) (3862:3862:3862))
        (PORT d[12] (3968:3968:3968) (4067:4067:4067))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (2239:2239:2239) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3035:3035:3035))
        (PORT clk (3656:3656:3656) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3055:3055:3055))
        (PORT d[1] (3427:3427:3427) (3538:3538:3538))
        (PORT d[2] (3805:3805:3805) (3808:3808:3808))
        (PORT d[3] (2302:2302:2302) (2438:2438:2438))
        (PORT d[4] (3780:3780:3780) (3800:3800:3800))
        (PORT d[5] (3877:3877:3877) (3911:3911:3911))
        (PORT d[6] (3138:3138:3138) (3159:3159:3159))
        (PORT d[7] (2990:2990:2990) (3010:3010:3010))
        (PORT d[8] (3054:3054:3054) (3066:3066:3066))
        (PORT d[9] (2209:2209:2209) (2363:2363:2363))
        (PORT d[10] (4493:4493:4493) (4667:4667:4667))
        (PORT d[11] (3075:3075:3075) (3096:3096:3096))
        (PORT d[12] (3334:3334:3334) (3327:3327:3327))
        (PORT clk (3652:3652:3652) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2557:2557:2557))
        (PORT clk (3652:3652:3652) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3735:3735:3735))
        (PORT d[0] (3245:3245:3245) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2755:2755:2755))
        (PORT d[1] (3909:3909:3909) (4023:4023:4023))
        (PORT d[2] (5262:5262:5262) (5258:5258:5258))
        (PORT d[3] (2219:2219:2219) (2263:2263:2263))
        (PORT d[4] (2251:2251:2251) (2283:2283:2283))
        (PORT d[5] (2301:2301:2301) (2340:2340:2340))
        (PORT d[6] (6862:6862:6862) (6975:6975:6975))
        (PORT d[7] (2865:2865:2865) (2969:2969:2969))
        (PORT d[8] (4347:4347:4347) (4369:4369:4369))
        (PORT d[9] (3817:3817:3817) (3846:3846:3846))
        (PORT d[10] (5628:5628:5628) (5600:5600:5600))
        (PORT d[11] (3601:3601:3601) (3615:3615:3615))
        (PORT d[12] (3562:3562:3562) (3570:3570:3570))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (3075:3075:3075) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2832:2832:2832) (2824:2824:2824))
        (PORT datab (2247:2247:2247) (2348:2348:2348))
        (PORT datac (1048:1048:1048) (1033:1033:1033))
        (PORT datad (2324:2324:2324) (2343:2343:2343))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3123:3123:3123))
        (PORT clk (3111:3111:3111) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2649:2649:2649))
        (PORT d[1] (2072:2072:2072) (2136:2136:2136))
        (PORT d[2] (2295:2295:2295) (2324:2324:2324))
        (PORT d[3] (2855:2855:2855) (2857:2857:2857))
        (PORT d[4] (1938:1938:1938) (1993:1993:1993))
        (PORT d[5] (2441:2441:2441) (2486:2486:2486))
        (PORT d[6] (2364:2364:2364) (2410:2410:2410))
        (PORT d[7] (2300:2300:2300) (2354:2354:2354))
        (PORT d[8] (1937:1937:1937) (2009:2009:2009))
        (PORT d[9] (2006:2006:2006) (2098:2098:2098))
        (PORT d[10] (3842:3842:3842) (3957:3957:3957))
        (PORT d[11] (2754:2754:2754) (2791:2791:2791))
        (PORT d[12] (2559:2559:2559) (2581:2581:2581))
        (PORT clk (3107:3107:3107) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2499:2499:2499))
        (PORT clk (3107:3107:3107) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3194:3194:3194))
        (PORT d[0] (3204:3204:3204) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3195:3195:3195))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3410:3410:3410))
        (PORT d[1] (4453:4453:4453) (4478:4478:4478))
        (PORT d[2] (4525:4525:4525) (4452:4452:4452))
        (PORT d[3] (4678:4678:4678) (4626:4626:4626))
        (PORT d[4] (2688:2688:2688) (2655:2655:2655))
        (PORT d[5] (5072:5072:5072) (5316:5316:5316))
        (PORT d[6] (3423:3423:3423) (3361:3361:3361))
        (PORT d[7] (3895:3895:3895) (3985:3985:3985))
        (PORT d[8] (5324:5324:5324) (5215:5215:5215))
        (PORT d[9] (3260:3260:3260) (3215:3215:3215))
        (PORT d[10] (4543:4543:4543) (4481:4481:4481))
        (PORT d[11] (4657:4657:4657) (4706:4706:4706))
        (PORT d[12] (4470:4470:4470) (4530:4530:4530))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (3686:3686:3686) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2526:2526:2526))
        (PORT clk (2482:2482:2482) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3564:3564:3564))
        (PORT d[1] (3281:3281:3281) (3171:3171:3171))
        (PORT d[2] (3232:3232:3232) (3332:3332:3332))
        (PORT d[3] (2758:2758:2758) (2812:2812:2812))
        (PORT d[4] (3346:3346:3346) (3378:3378:3378))
        (PORT d[5] (3256:3256:3256) (3360:3360:3360))
        (PORT d[6] (2289:2289:2289) (2418:2418:2418))
        (PORT d[7] (2560:2560:2560) (2671:2671:2671))
        (PORT d[8] (2895:2895:2895) (3017:3017:3017))
        (PORT d[9] (3290:3290:3290) (3490:3490:3490))
        (PORT d[10] (3446:3446:3446) (3633:3633:3633))
        (PORT d[11] (2564:2564:2564) (2629:2629:2629))
        (PORT d[12] (3810:3810:3810) (3698:3698:3698))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2524:2524:2524))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (PORT d[0] (3173:3173:3173) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3888:3888:3888))
        (PORT d[1] (4721:4721:4721) (4936:4936:4936))
        (PORT d[2] (4710:4710:4710) (4742:4742:4742))
        (PORT d[3] (5082:5082:5082) (5092:5092:5092))
        (PORT d[4] (6806:6806:6806) (6546:6546:6546))
        (PORT d[5] (4231:4231:4231) (4433:4433:4433))
        (PORT d[6] (4581:4581:4581) (4539:4539:4539))
        (PORT d[7] (6864:6864:6864) (7014:7014:7014))
        (PORT d[8] (5841:5841:5841) (5951:5951:5951))
        (PORT d[9] (6647:6647:6647) (6864:6864:6864))
        (PORT d[10] (6174:6174:6174) (6310:6310:6310))
        (PORT d[11] (3879:3879:3879) (3954:3954:3954))
        (PORT d[12] (3830:3830:3830) (3992:3992:3992))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3272:3272:3272) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1962:1962:1962) (1924:1924:1924))
        (PORT datac (2211:2211:2211) (2311:2311:2311))
        (PORT datad (2322:2322:2322) (2347:2347:2347))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1822:1822:1822))
        (PORT clk (2976:2976:2976) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2671:2671:2671))
        (PORT d[1] (3459:3459:3459) (3579:3579:3579))
        (PORT d[2] (2631:2631:2631) (2624:2624:2624))
        (PORT d[3] (1831:1831:1831) (1917:1917:1917))
        (PORT d[4] (3352:3352:3352) (3341:3341:3341))
        (PORT d[5] (1628:1628:1628) (1649:1649:1649))
        (PORT d[6] (2421:2421:2421) (2556:2556:2556))
        (PORT d[7] (3685:3685:3685) (3802:3802:3802))
        (PORT d[8] (1940:1940:1940) (1954:1954:1954))
        (PORT d[9] (2853:2853:2853) (3001:3001:3001))
        (PORT d[10] (2392:2392:2392) (2482:2482:2482))
        (PORT d[11] (3328:3328:3328) (3455:3455:3455))
        (PORT d[12] (2283:2283:2283) (2294:2294:2294))
        (PORT clk (2972:2972:2972) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2045:2045:2045))
        (PORT clk (2972:2972:2972) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3018:3018:3018))
        (PORT d[0] (2794:2794:2794) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3019:3019:3019))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1951:1951:1951))
        (PORT d[1] (3511:3511:3511) (3624:3624:3624))
        (PORT d[2] (2136:2136:2136) (2155:2155:2155))
        (PORT d[3] (1826:1826:1826) (1842:1842:1842))
        (PORT d[4] (2180:2180:2180) (2200:2200:2200))
        (PORT d[5] (1904:1904:1904) (1943:1943:1943))
        (PORT d[6] (1922:1922:1922) (1947:1947:1947))
        (PORT d[7] (3663:3663:3663) (3675:3675:3675))
        (PORT d[8] (3638:3638:3638) (3629:3629:3629))
        (PORT d[9] (1853:1853:1853) (1870:1870:1870))
        (PORT d[10] (1549:1549:1549) (1587:1587:1587))
        (PORT d[11] (2816:2816:2816) (2840:2840:2840))
        (PORT d[12] (4457:4457:4457) (4442:4442:4442))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2742:2742:2742) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3501:3501:3501))
        (PORT clk (3377:3377:3377) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2659:2659:2659))
        (PORT d[1] (2493:2493:2493) (2565:2565:2565))
        (PORT d[2] (2738:2738:2738) (2779:2779:2779))
        (PORT d[3] (2929:2929:2929) (2944:2944:2944))
        (PORT d[4] (2322:2322:2322) (2388:2388:2388))
        (PORT d[5] (2801:2801:2801) (2847:2847:2847))
        (PORT d[6] (2915:2915:2915) (2941:2941:2941))
        (PORT d[7] (2685:2685:2685) (2742:2742:2742))
        (PORT d[8] (1996:1996:1996) (2087:2087:2087))
        (PORT d[9] (2126:2126:2126) (2229:2229:2229))
        (PORT d[10] (3496:3496:3496) (3635:3635:3635))
        (PORT d[11] (3171:3171:3171) (3221:3221:3221))
        (PORT d[12] (2962:2962:2962) (3000:3000:3000))
        (PORT clk (3373:3373:3373) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2811:2811:2811))
        (PORT clk (3373:3373:3373) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3469:3469:3469))
        (PORT d[0] (3157:3157:3157) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3400:3400:3400))
        (PORT d[1] (4730:4730:4730) (4734:4734:4734))
        (PORT d[2] (3811:3811:3811) (3739:3739:3739))
        (PORT d[3] (3967:3967:3967) (3915:3915:3915))
        (PORT d[4] (3679:3679:3679) (3628:3628:3628))
        (PORT d[5] (4648:4648:4648) (4889:4889:4889))
        (PORT d[6] (3748:3748:3748) (3686:3686:3686))
        (PORT d[7] (3486:3486:3486) (3566:3566:3566))
        (PORT d[8] (4959:4959:4959) (4852:4852:4852))
        (PORT d[9] (3614:3614:3614) (3561:3561:3561))
        (PORT d[10] (4479:4479:4479) (4413:4413:4413))
        (PORT d[11] (4287:4287:4287) (4328:4328:4328))
        (PORT d[12] (3713:3713:3713) (3778:3778:3778))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (1687:1687:1687) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2769:2769:2769))
        (PORT clk (2805:2805:2805) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3310:3310:3310))
        (PORT d[1] (2570:2570:2570) (2661:2661:2661))
        (PORT d[2] (3047:3047:3047) (3057:3057:3057))
        (PORT d[3] (2248:2248:2248) (2365:2365:2365))
        (PORT d[4] (3400:3400:3400) (3498:3498:3498))
        (PORT d[5] (2665:2665:2665) (2776:2776:2776))
        (PORT d[6] (2347:2347:2347) (2465:2465:2465))
        (PORT d[7] (2677:2677:2677) (2804:2804:2804))
        (PORT d[8] (3313:3313:3313) (3306:3306:3306))
        (PORT d[9] (3214:3214:3214) (3424:3424:3424))
        (PORT d[10] (3036:3036:3036) (3040:3040:3040))
        (PORT d[11] (2997:2997:2997) (3147:3147:3147))
        (PORT d[12] (3317:3317:3317) (3403:3403:3403))
        (PORT clk (2801:2801:2801) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2740:2740:2740))
        (PORT clk (2801:2801:2801) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2799:2799:2799))
        (PORT d[0] (3466:3466:3466) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3660:3660:3660))
        (PORT d[1] (4371:4371:4371) (4456:4456:4456))
        (PORT d[2] (3058:3058:3058) (3051:3051:3051))
        (PORT d[3] (3784:3784:3784) (3749:3749:3749))
        (PORT d[4] (3099:3099:3099) (3089:3089:3089))
        (PORT d[5] (2536:2536:2536) (2582:2582:2582))
        (PORT d[6] (4872:4872:4872) (4832:4832:4832))
        (PORT d[7] (2818:2818:2818) (2827:2827:2827))
        (PORT d[8] (4550:4550:4550) (4537:4537:4537))
        (PORT d[9] (2893:2893:2893) (2907:2907:2907))
        (PORT d[10] (2693:2693:2693) (2731:2731:2731))
        (PORT d[11] (3135:3135:3135) (3146:3146:3146))
        (PORT d[12] (3435:3435:3435) (3429:3429:3429))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (3030:3030:3030) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2835:2835:2835) (2827:2827:2827))
        (PORT datab (2252:2252:2252) (2354:2354:2354))
        (PORT datac (1415:1415:1415) (1419:1419:1419))
        (PORT datad (2020:2020:2020) (2049:2049:2049))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2300:2300:2300))
        (PORT clk (2811:2811:2811) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2924:2924:2924))
        (PORT d[1] (2806:2806:2806) (2736:2736:2736))
        (PORT d[2] (3614:3614:3614) (3722:3722:3722))
        (PORT d[3] (2175:2175:2175) (2216:2216:2216))
        (PORT d[4] (2845:2845:2845) (2829:2829:2829))
        (PORT d[5] (3030:3030:3030) (3095:3095:3095))
        (PORT d[6] (2705:2705:2705) (2860:2860:2860))
        (PORT d[7] (3642:3642:3642) (3746:3746:3746))
        (PORT d[8] (2591:2591:2591) (2691:2691:2691))
        (PORT d[9] (2855:2855:2855) (3020:3020:3020))
        (PORT d[10] (3566:3566:3566) (3702:3702:3702))
        (PORT d[11] (1816:1816:1816) (1884:1884:1884))
        (PORT d[12] (2007:2007:2007) (2049:2049:2049))
        (PORT clk (2807:2807:2807) (2808:2808:2808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1727:1727:1727))
        (PORT clk (2807:2807:2807) (2808:2808:2808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2812:2812:2812))
        (PORT d[0] (2351:2351:2351) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3867:3867:3867))
        (PORT d[1] (4736:4736:4736) (4923:4923:4923))
        (PORT d[2] (4756:4756:4756) (4827:4827:4827))
        (PORT d[3] (6179:6179:6179) (6200:6200:6200))
        (PORT d[4] (7249:7249:7249) (7008:7008:7008))
        (PORT d[5] (4589:4589:4589) (4775:4775:4775))
        (PORT d[6] (4987:4987:4987) (4987:4987:4987))
        (PORT d[7] (5809:5809:5809) (5963:5963:5963))
        (PORT d[8] (6955:6955:6955) (7071:7071:7071))
        (PORT d[9] (6009:6009:6009) (6150:6150:6150))
        (PORT d[10] (7491:7491:7491) (7404:7404:7404))
        (PORT d[11] (5311:5311:5311) (5373:5373:5373))
        (PORT d[12] (3324:3324:3324) (3461:3461:3461))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (4180:4180:4180) (4099:4099:4099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1606:1606:1606))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2215:2215:2215) (2315:2315:2315))
        (PORT datad (2269:2269:2269) (2254:2254:2254))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1965:1965:1965))
        (PORT clk (2593:2593:2593) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3283:3283:3283))
        (PORT d[1] (3205:3205:3205) (3123:3123:3123))
        (PORT d[2] (2972:2972:2972) (3095:3095:3095))
        (PORT d[3] (3304:3304:3304) (3490:3490:3490))
        (PORT d[4] (3303:3303:3303) (3335:3335:3335))
        (PORT d[5] (3360:3360:3360) (3461:3461:3461))
        (PORT d[6] (2807:2807:2807) (2943:2943:2943))
        (PORT d[7] (2931:2931:2931) (3087:3087:3087))
        (PORT d[8] (2890:2890:2890) (3020:3020:3020))
        (PORT d[9] (2509:2509:2509) (2680:2680:2680))
        (PORT d[10] (3576:3576:3576) (3714:3714:3714))
        (PORT d[11] (2270:2270:2270) (2343:2343:2343))
        (PORT d[12] (2550:2550:2550) (2607:2607:2607))
        (PORT clk (2589:2589:2589) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2624:2624:2624))
        (PORT clk (2589:2589:2589) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2594:2594:2594))
        (PORT d[0] (3337:3337:3337) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4579:4579:4579))
        (PORT d[1] (4364:4364:4364) (4533:4533:4533))
        (PORT d[2] (4673:4673:4673) (4740:4740:4740))
        (PORT d[3] (5501:5501:5501) (5519:5519:5519))
        (PORT d[4] (6863:6863:6863) (6621:6621:6621))
        (PORT d[5] (3190:3190:3190) (3380:3380:3380))
        (PORT d[6] (5215:5215:5215) (5167:5167:5167))
        (PORT d[7] (6130:6130:6130) (6281:6281:6281))
        (PORT d[8] (6180:6180:6180) (6293:6293:6293))
        (PORT d[9] (7321:7321:7321) (7534:7534:7534))
        (PORT d[10] (6579:6579:6579) (6727:6727:6727))
        (PORT d[11] (4645:4645:4645) (4721:4721:4721))
        (PORT d[12] (4154:4154:4154) (4314:4314:4314))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (3877:3877:3877) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3125:3125:3125))
        (PORT clk (3053:3053:3053) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2174:2174:2174))
        (PORT d[1] (1663:1663:1663) (1719:1719:1719))
        (PORT d[2] (2281:2281:2281) (2294:2294:2294))
        (PORT d[3] (1856:1856:1856) (1874:1874:1874))
        (PORT d[4] (1657:1657:1657) (1712:1712:1712))
        (PORT d[5] (1651:1651:1651) (1692:1692:1692))
        (PORT d[6] (2000:2000:2000) (2043:2043:2043))
        (PORT d[7] (1965:1965:1965) (2020:2020:2020))
        (PORT d[8] (1824:1824:1824) (1886:1886:1886))
        (PORT d[9] (2037:2037:2037) (2128:2128:2128))
        (PORT d[10] (1849:1849:1849) (1892:1892:1892))
        (PORT d[11] (2064:2064:2064) (2108:2108:2108))
        (PORT d[12] (1913:1913:1913) (1947:1947:1947))
        (PORT clk (3049:3049:3049) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1828:1828:1828))
        (PORT clk (3049:3049:3049) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3053:3053:3053) (3119:3119:3119))
        (PORT d[0] (2542:2542:2542) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3120:3120:3120))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2976:2976:2976))
        (PORT d[1] (3930:3930:3930) (4004:4004:4004))
        (PORT d[2] (5204:5204:5204) (5130:5130:5130))
        (PORT d[3] (5063:5063:5063) (5019:5019:5019))
        (PORT d[4] (3720:3720:3720) (3662:3662:3662))
        (PORT d[5] (5700:5700:5700) (5941:5941:5941))
        (PORT d[6] (2718:2718:2718) (2665:2665:2665))
        (PORT d[7] (4566:4566:4566) (4643:4643:4643))
        (PORT d[8] (5724:5724:5724) (5614:5614:5614))
        (PORT d[9] (2546:2546:2546) (2508:2508:2508))
        (PORT d[10] (3150:3150:3150) (3104:3104:3104))
        (PORT d[11] (5029:5029:5029) (5078:5078:5078))
        (PORT d[12] (4825:4825:4825) (4895:4895:4895))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (4430:4430:4430) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2510:2510:2510))
        (PORT clk (2327:2327:2327) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3531:3531:3531))
        (PORT d[1] (3182:3182:3182) (3282:3282:3282))
        (PORT d[2] (3271:3271:3271) (3375:3375:3375))
        (PORT d[3] (2625:2625:2625) (2722:2722:2722))
        (PORT d[4] (3430:3430:3430) (3440:3440:3440))
        (PORT d[5] (2673:2673:2673) (2768:2768:2768))
        (PORT d[6] (2335:2335:2335) (2426:2426:2426))
        (PORT d[7] (2894:2894:2894) (2989:2989:2989))
        (PORT d[8] (3174:3174:3174) (3290:3290:3290))
        (PORT d[9] (3192:3192:3192) (3390:3390:3390))
        (PORT d[10] (3786:3786:3786) (3934:3934:3934))
        (PORT d[11] (2546:2546:2546) (2644:2644:2644))
        (PORT d[12] (3642:3642:3642) (3642:3642:3642))
        (PORT clk (2323:2323:2323) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2534:2534:2534))
        (PORT clk (2323:2323:2323) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2221:2221:2221))
        (PORT d[0] (3188:3188:3188) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3564:3564:3564))
        (PORT d[1] (5097:5097:5097) (5314:5314:5314))
        (PORT d[2] (4340:4340:4340) (4373:4373:4373))
        (PORT d[3] (4419:4419:4419) (4447:4447:4447))
        (PORT d[4] (5834:5834:5834) (5602:5602:5602))
        (PORT d[5] (3525:3525:3525) (3736:3736:3736))
        (PORT d[6] (5289:5289:5289) (5241:5241:5241))
        (PORT d[7] (7242:7242:7242) (7392:7392:7392))
        (PORT d[8] (5404:5404:5404) (5511:5511:5511))
        (PORT d[9] (6193:6193:6193) (6399:6399:6399))
        (PORT d[10] (6876:6876:6876) (7004:7004:7004))
        (PORT d[11] (4117:4117:4117) (4163:4163:4163))
        (PORT d[12] (3356:3356:3356) (3512:3512:3512))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (2921:2921:2921) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2094:2094:2094))
        (PORT clk (2697:2697:2697) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3233:3233:3233))
        (PORT d[1] (2458:2458:2458) (2394:2394:2394))
        (PORT d[2] (2439:2439:2439) (2365:2365:2365))
        (PORT d[3] (3398:3398:3398) (3615:3615:3615))
        (PORT d[4] (2536:2536:2536) (2529:2529:2529))
        (PORT d[5] (2986:2986:2986) (3048:3048:3048))
        (PORT d[6] (1784:1784:1784) (1835:1835:1835))
        (PORT d[7] (2996:2996:2996) (3144:3144:3144))
        (PORT d[8] (3248:3248:3248) (3377:3377:3377))
        (PORT d[9] (2874:2874:2874) (3040:3040:3040))
        (PORT d[10] (3565:3565:3565) (3702:3702:3702))
        (PORT d[11] (1870:1870:1870) (1939:1939:1939))
        (PORT d[12] (2300:2300:2300) (2333:2333:2333))
        (PORT clk (2693:2693:2693) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2253:2253:2253))
        (PORT clk (2693:2693:2693) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2650:2650:2650))
        (PORT d[0] (3013:3013:3013) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3836:3836:3836))
        (PORT d[1] (4776:4776:4776) (4967:4967:4967))
        (PORT d[2] (6118:6118:6118) (6131:6131:6131))
        (PORT d[3] (6214:6214:6214) (6237:6237:6237))
        (PORT d[4] (7583:7583:7583) (7336:7336:7336))
        (PORT d[5] (4575:4575:4575) (4760:4760:4760))
        (PORT d[6] (5270:5270:5270) (5244:5244:5244))
        (PORT d[7] (5737:5737:5737) (5883:5883:5883))
        (PORT d[8] (6930:6930:6930) (7045:7045:7045))
        (PORT d[9] (5991:5991:5991) (6128:6128:6128))
        (PORT d[10] (6954:6954:6954) (7095:7095:7095))
        (PORT d[11] (5356:5356:5356) (5423:5423:5423))
        (PORT d[12] (4854:4854:4854) (5011:5011:5011))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (3343:3343:3343) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2834:2834:2834) (2826:2826:2826))
        (PORT datab (2251:2251:2251) (2353:2353:2353))
        (PORT datac (3045:3045:3045) (3048:3048:3048))
        (PORT datad (2161:2161:2161) (2069:2069:2069))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2815:2815:2815) (2764:2764:2764))
        (PORT datab (1605:1605:1605) (1568:1568:1568))
        (PORT datac (2206:2206:2206) (2304:2304:2304))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (4274:4274:4274) (4211:4211:4211))
        (PORT datac (404:404:404) (413:413:413))
        (PORT datad (3084:3084:3084) (3086:3086:3086))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1042:1042:1042))
        (PORT datab (991:991:991) (951:951:951))
        (PORT datac (657:657:657) (640:640:640))
        (PORT datad (3080:3080:3080) (3081:3081:3081))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2638:2638:2638) (2594:2594:2594))
        (PORT datac (1027:1027:1027) (1011:1011:1011))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1324:1324:1324) (1363:1363:1363))
        (PORT datad (989:989:989) (1015:1015:1015))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3779:3779:3779) (4115:4115:4115))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2483:2483:2483))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (499:499:499))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2895:2895:2895))
        (PORT clk (3580:3580:3580) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3612:3612:3612))
        (PORT d[1] (3198:3198:3198) (3391:3391:3391))
        (PORT d[2] (4252:4252:4252) (4357:4357:4357))
        (PORT d[3] (2622:2622:2622) (2744:2744:2744))
        (PORT d[4] (2737:2737:2737) (2807:2807:2807))
        (PORT d[5] (3558:3558:3558) (3755:3755:3755))
        (PORT d[6] (2874:2874:2874) (3092:3092:3092))
        (PORT d[7] (3439:3439:3439) (3644:3644:3644))
        (PORT d[8] (3635:3635:3635) (3814:3814:3814))
        (PORT d[9] (2998:2998:2998) (3237:3237:3237))
        (PORT d[10] (3994:3994:3994) (4193:4193:4193))
        (PORT d[11] (3942:3942:3942) (4209:4209:4209))
        (PORT d[12] (3521:3521:3521) (3550:3550:3550))
        (PORT clk (3576:3576:3576) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3495:3495:3495))
        (PORT clk (3576:3576:3576) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3709:3709:3709))
        (PORT d[0] (3362:3362:3362) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5801:5801:5801))
        (PORT d[1] (5711:5711:5711) (5850:5850:5850))
        (PORT d[2] (5821:5821:5821) (5753:5753:5753))
        (PORT d[3] (5422:5422:5422) (5451:5451:5451))
        (PORT d[4] (6020:6020:6020) (5958:5958:5958))
        (PORT d[5] (5979:5979:5979) (6224:6224:6224))
        (PORT d[6] (5413:5413:5413) (5447:5447:5447))
        (PORT d[7] (6004:6004:6004) (6002:6002:6002))
        (PORT d[8] (4057:4057:4057) (4092:4092:4092))
        (PORT d[9] (6779:6779:6779) (6905:6905:6905))
        (PORT d[10] (7611:7611:7611) (7738:7738:7738))
        (PORT d[11] (5831:5831:5831) (5763:5763:5763))
        (PORT d[12] (5186:5186:5186) (5375:5375:5375))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (3551:3551:3551) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2434:2434:2434))
        (PORT clk (3419:3419:3419) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3681:3681:3681))
        (PORT d[1] (2623:2623:2623) (2731:2731:2731))
        (PORT d[2] (2948:2948:2948) (3038:3038:3038))
        (PORT d[3] (2810:2810:2810) (2892:2892:2892))
        (PORT d[4] (2799:2799:2799) (2913:2913:2913))
        (PORT d[5] (4212:4212:4212) (4394:4394:4394))
        (PORT d[6] (2477:2477:2477) (2655:2655:2655))
        (PORT d[7] (2401:2401:2401) (2480:2480:2480))
        (PORT d[8] (2554:2554:2554) (2668:2668:2668))
        (PORT d[9] (2782:2782:2782) (2933:2933:2933))
        (PORT d[10] (3047:3047:3047) (3148:3148:3148))
        (PORT d[11] (3507:3507:3507) (3739:3739:3739))
        (PORT d[12] (3106:3106:3106) (3105:3105:3105))
        (PORT clk (3415:3415:3415) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2915:2915:2915))
        (PORT clk (3415:3415:3415) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3522:3522:3522))
        (PORT d[0] (3530:3530:3530) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4374:4374:4374))
        (PORT d[1] (3219:3219:3219) (3296:3296:3296))
        (PORT d[2] (5975:5975:5975) (5932:5932:5932))
        (PORT d[3] (2426:2426:2426) (2456:2456:2456))
        (PORT d[4] (4287:4287:4287) (4309:4309:4309))
        (PORT d[5] (2964:2964:2964) (2961:2961:2961))
        (PORT d[6] (2076:2076:2076) (2096:2096:2096))
        (PORT d[7] (1664:1664:1664) (1689:1689:1689))
        (PORT d[8] (5791:5791:5791) (5845:5845:5845))
        (PORT d[9] (4220:4220:4220) (4289:4289:4289))
        (PORT d[10] (2262:2262:2262) (2276:2276:2276))
        (PORT d[11] (4485:4485:4485) (4482:4482:4482))
        (PORT d[12] (5133:5133:5133) (5117:5117:5117))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (4348:4348:4348) (4267:4267:4267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2551:2551:2551))
        (PORT clk (3831:3831:3831) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3821:3821:3821))
        (PORT d[1] (2824:2824:2824) (2981:2981:2981))
        (PORT d[2] (4316:4316:4316) (4390:4390:4390))
        (PORT d[3] (2624:2624:2624) (2750:2750:2750))
        (PORT d[4] (4159:4159:4159) (4315:4315:4315))
        (PORT d[5] (3853:3853:3853) (4043:4043:4043))
        (PORT d[6] (2889:2889:2889) (3107:3107:3107))
        (PORT d[7] (3825:3825:3825) (4064:4064:4064))
        (PORT d[8] (2912:2912:2912) (3054:3054:3054))
        (PORT d[9] (2610:2610:2610) (2811:2811:2811))
        (PORT d[10] (4061:4061:4061) (4284:4284:4284))
        (PORT d[11] (3973:3973:3973) (4242:4242:4242))
        (PORT d[12] (4281:4281:4281) (4476:4476:4476))
        (PORT clk (3827:3827:3827) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2572:2572:2572))
        (PORT clk (3827:3827:3827) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3831:3831:3831) (3985:3985:3985))
        (PORT d[0] (3188:3188:3188) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3986:3986:3986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3487:3487:3487))
        (PORT d[1] (3641:3641:3641) (3757:3757:3757))
        (PORT d[2] (6881:6881:6881) (6806:6806:6806))
        (PORT d[3] (6387:6387:6387) (6402:6402:6402))
        (PORT d[4] (6717:6717:6717) (6650:6650:6650))
        (PORT d[5] (2702:2702:2702) (2841:2841:2841))
        (PORT d[6] (6682:6682:6682) (6806:6806:6806))
        (PORT d[7] (3386:3386:3386) (3367:3367:3367))
        (PORT d[8] (3704:3704:3704) (3743:3743:3743))
        (PORT d[9] (7432:7432:7432) (7545:7545:7545))
        (PORT d[10] (5439:5439:5439) (5510:5510:5510))
        (PORT d[11] (6538:6538:6538) (6679:6679:6679))
        (PORT d[12] (6197:6197:6197) (6373:6373:6373))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (3253:3253:3253) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2961:2961:2961))
        (PORT clk (3530:3530:3530) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4192:4192:4192))
        (PORT d[1] (3402:3402:3402) (3571:3571:3571))
        (PORT d[2] (3474:3474:3474) (3660:3660:3660))
        (PORT d[3] (2665:2665:2665) (2827:2827:2827))
        (PORT d[4] (3854:3854:3854) (3988:3988:3988))
        (PORT d[5] (3510:3510:3510) (3663:3663:3663))
        (PORT d[6] (2509:2509:2509) (2690:2690:2690))
        (PORT d[7] (3423:3423:3423) (3628:3628:3628))
        (PORT d[8] (3319:3319:3319) (3502:3502:3502))
        (PORT d[9] (2997:2997:2997) (3242:3242:3242))
        (PORT d[10] (3966:3966:3966) (4168:4168:4168))
        (PORT d[11] (4127:4127:4127) (4330:4330:4330))
        (PORT d[12] (4195:4195:4195) (4370:4370:4370))
        (PORT clk (3526:3526:3526) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3221:3221:3221))
        (PORT clk (3526:3526:3526) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3530:3530:3530) (3647:3647:3647))
        (PORT d[0] (3829:3829:3829) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3531:3531:3531) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (5092:5092:5092))
        (PORT d[1] (5286:5286:5286) (5421:5421:5421))
        (PORT d[2] (5450:5450:5450) (5397:5397:5397))
        (PORT d[3] (5302:5302:5302) (5308:5308:5308))
        (PORT d[4] (5325:5325:5325) (5270:5270:5270))
        (PORT d[5] (4995:4995:4995) (5264:5264:5264))
        (PORT d[6] (5714:5714:5714) (5720:5720:5720))
        (PORT d[7] (5291:5291:5291) (5297:5297:5297))
        (PORT d[8] (4403:4403:4403) (4435:4435:4435))
        (PORT d[9] (5403:5403:5403) (5546:5546:5546))
        (PORT d[10] (6855:6855:6855) (6988:6988:6988))
        (PORT d[11] (5453:5453:5453) (5389:5389:5389))
        (PORT d[12] (6079:6079:6079) (6242:6242:6242))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (3782:3782:3782) (3974:3974:3974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1604:1604:1604))
        (PORT datab (2695:2695:2695) (2674:2674:2674))
        (PORT datac (2320:2320:2320) (2364:2364:2364))
        (PORT datad (2914:2914:2914) (2938:2938:2938))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2251:2251:2251))
        (PORT datab (703:703:703) (678:678:678))
        (PORT datac (2321:2321:2321) (2364:2364:2364))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2606:2606:2606))
        (PORT clk (3149:3149:3149) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2295:2295:2295))
        (PORT d[1] (3091:3091:3091) (3209:3209:3209))
        (PORT d[2] (3071:3071:3071) (3059:3059:3059))
        (PORT d[3] (1734:1734:1734) (1812:1812:1812))
        (PORT d[4] (2589:2589:2589) (2604:2604:2604))
        (PORT d[5] (2357:2357:2357) (2369:2369:2369))
        (PORT d[6] (3006:3006:3006) (3007:3007:3007))
        (PORT d[7] (1933:1933:1933) (1952:1952:1952))
        (PORT d[8] (1614:1614:1614) (1619:1619:1619))
        (PORT d[9] (2487:2487:2487) (2640:2640:2640))
        (PORT d[10] (2396:2396:2396) (2508:2508:2508))
        (PORT d[11] (1598:1598:1598) (1620:1620:1620))
        (PORT d[12] (1636:1636:1636) (1668:1668:1668))
        (PORT clk (3145:3145:3145) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2052:2052:2052))
        (PORT clk (3145:3145:3145) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3250:3250:3250))
        (PORT d[0] (2789:2789:2789) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3251:3251:3251))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1880:1880:1880))
        (PORT d[1] (1257:1257:1257) (1290:1290:1290))
        (PORT d[2] (1760:1760:1760) (1766:1766:1766))
        (PORT d[3] (1476:1476:1476) (1494:1494:1494))
        (PORT d[4] (2508:2508:2508) (2524:2524:2524))
        (PORT d[5] (1199:1199:1199) (1241:1241:1241))
        (PORT d[6] (1231:1231:1231) (1263:1263:1263))
        (PORT d[7] (1907:1907:1907) (1936:1936:1936))
        (PORT d[8] (3283:3283:3283) (3277:3277:3277))
        (PORT d[9] (2218:2218:2218) (2227:2227:2227))
        (PORT d[10] (1475:1475:1475) (1509:1509:1509))
        (PORT d[11] (1187:1187:1187) (1232:1232:1232))
        (PORT d[12] (1918:1918:1918) (1952:1952:1952))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (932:932:932) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2285:2285:2285))
        (PORT clk (3217:3217:3217) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2281:2281:2281))
        (PORT d[1] (2727:2727:2727) (2844:2844:2844))
        (PORT d[2] (2754:2754:2754) (2742:2742:2742))
        (PORT d[3] (2145:2145:2145) (2222:2222:2222))
        (PORT d[4] (3397:3397:3397) (3395:3395:3395))
        (PORT d[5] (2377:2377:2377) (2390:2390:2390))
        (PORT d[6] (2645:2645:2645) (2649:2649:2649))
        (PORT d[7] (2854:2854:2854) (2859:2859:2859))
        (PORT d[8] (1943:1943:1943) (1946:1946:1946))
        (PORT d[9] (2204:2204:2204) (2366:2366:2366))
        (PORT d[10] (2753:2753:2753) (2859:2859:2859))
        (PORT d[11] (1654:1654:1654) (1686:1686:1686))
        (PORT d[12] (1979:1979:1979) (1999:1999:1999))
        (PORT clk (3213:3213:3213) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1883:1883:1883))
        (PORT clk (3213:3213:3213) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3274:3274:3274))
        (PORT d[0] (2603:2603:2603) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2269:2269:2269))
        (PORT d[1] (885:885:885) (910:910:910))
        (PORT d[2] (908:908:908) (949:949:949))
        (PORT d[3] (884:884:884) (921:921:921))
        (PORT d[4] (1539:1539:1539) (1571:1571:1571))
        (PORT d[5] (1564:1564:1564) (1604:1604:1604))
        (PORT d[6] (917:917:917) (958:958:958))
        (PORT d[7] (2305:2305:2305) (2335:2335:2335))
        (PORT d[8] (847:847:847) (883:883:883))
        (PORT d[9] (1168:1168:1168) (1206:1206:1206))
        (PORT d[10] (1562:1562:1562) (1597:1597:1597))
        (PORT d[11] (1586:1586:1586) (1627:1627:1627))
        (PORT d[12] (1930:1930:1930) (1956:1956:1956))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (937:937:937) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2278:2278:2278))
        (PORT datab (1061:1061:1061) (1047:1047:1047))
        (PORT datac (2051:2051:2051) (2087:2087:2087))
        (PORT datad (1033:1033:1033) (1023:1023:1023))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1828:1828:1828))
        (PORT clk (2965:2965:2965) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3070:3070:3070))
        (PORT d[1] (3467:3467:3467) (3575:3575:3575))
        (PORT d[2] (2302:2302:2302) (2319:2319:2319))
        (PORT d[3] (2613:2613:2613) (2726:2726:2726))
        (PORT d[4] (2389:2389:2389) (2396:2396:2396))
        (PORT d[5] (1993:1993:1993) (1999:1999:1999))
        (PORT d[6] (2089:2089:2089) (2230:2230:2230))
        (PORT d[7] (3331:3331:3331) (3454:3454:3454))
        (PORT d[8] (2607:2607:2607) (2606:2606:2606))
        (PORT d[9] (2845:2845:2845) (2995:2995:2995))
        (PORT d[10] (2060:2060:2060) (2168:2168:2168))
        (PORT d[11] (1928:1928:1928) (1938:1938:1938))
        (PORT d[12] (2297:2297:2297) (2317:2317:2317))
        (PORT clk (2961:2961:2961) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2198:2198:2198))
        (PORT clk (2961:2961:2961) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (2999:2999:2999))
        (PORT d[0] (2910:2910:2910) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3000:3000:3000))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1950:1950:1950))
        (PORT d[1] (1883:1883:1883) (1905:1905:1905))
        (PORT d[2] (4199:4199:4199) (4179:4179:4179))
        (PORT d[3] (3276:3276:3276) (3287:3287:3287))
        (PORT d[4] (1833:1833:1833) (1864:1864:1864))
        (PORT d[5] (2247:2247:2247) (2275:2275:2275))
        (PORT d[6] (1918:1918:1918) (1945:1945:1945))
        (PORT d[7] (1893:1893:1893) (1917:1917:1917))
        (PORT d[8] (3634:3634:3634) (3626:3626:3626))
        (PORT d[9] (2215:2215:2215) (2236:2236:2236))
        (PORT d[10] (1905:1905:1905) (1945:1945:1945))
        (PORT d[11] (2473:2473:2473) (2500:2500:2500))
        (PORT d[12] (4128:4128:4128) (4118:4118:4118))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (2576:2576:2576) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2926:2926:2926))
        (PORT clk (3712:3712:3712) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3503:3503:3503))
        (PORT d[1] (3032:3032:3032) (3159:3159:3159))
        (PORT d[2] (4309:4309:4309) (4392:4392:4392))
        (PORT d[3] (2602:2602:2602) (2725:2725:2725))
        (PORT d[4] (3945:3945:3945) (4125:4125:4125))
        (PORT d[5] (3528:3528:3528) (3724:3724:3724))
        (PORT d[6] (3228:3228:3228) (3437:3437:3437))
        (PORT d[7] (3474:3474:3474) (3682:3682:3682))
        (PORT d[8] (3873:3873:3873) (3950:3950:3950))
        (PORT d[9] (2636:2636:2636) (2843:2843:2843))
        (PORT d[10] (4677:4677:4677) (4865:4865:4865))
        (PORT d[11] (4143:4143:4143) (4380:4380:4380))
        (PORT d[12] (4605:4605:4605) (4829:4829:4829))
        (PORT clk (3708:3708:3708) (3824:3824:3824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2961:2961:2961))
        (PORT clk (3708:3708:3708) (3824:3824:3824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3828:3828:3828))
        (PORT d[0] (3574:3574:3574) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3829:3829:3829))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3510:3510:3510))
        (PORT d[1] (3589:3589:3589) (3686:3686:3686))
        (PORT d[2] (6530:6530:6530) (6473:6473:6473))
        (PORT d[3] (5747:5747:5747) (5779:5779:5779))
        (PORT d[4] (6686:6686:6686) (6614:6614:6614))
        (PORT d[5] (2723:2723:2723) (2862:2862:2862))
        (PORT d[6] (5384:5384:5384) (5421:5421:5421))
        (PORT d[7] (3459:3459:3459) (3441:3441:3441))
        (PORT d[8] (3667:3667:3667) (3710:3710:3710))
        (PORT d[9] (5266:5266:5266) (5363:5363:5363))
        (PORT d[10] (5774:5774:5774) (5841:5841:5841))
        (PORT d[11] (6356:6356:6356) (6279:6279:6279))
        (PORT d[12] (5866:5866:5866) (6048:6048:6048))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (1984:1984:1984) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2276:2276:2276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1439:1439:1439) (1429:1429:1429))
        (PORT datad (1845:1845:1845) (1779:1779:1779))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1937:1937:1937))
        (PORT clk (2936:2936:2936) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2200:2200:2200))
        (PORT d[1] (911:911:911) (967:967:967))
        (PORT d[2] (1270:1270:1270) (1303:1303:1303))
        (PORT d[3] (1823:1823:1823) (1817:1817:1817))
        (PORT d[4] (906:906:906) (965:965:965))
        (PORT d[5] (1299:1299:1299) (1338:1338:1338))
        (PORT d[6] (1925:1925:1925) (1963:1963:1963))
        (PORT d[7] (1235:1235:1235) (1289:1289:1289))
        (PORT d[8] (1841:1841:1841) (1910:1910:1910))
        (PORT d[9] (1846:1846:1846) (1874:1874:1874))
        (PORT d[10] (1515:1515:1515) (1552:1552:1552))
        (PORT d[11] (1290:1290:1290) (1336:1336:1336))
        (PORT d[12] (1235:1235:1235) (1281:1281:1281))
        (PORT clk (2932:2932:2932) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1365:1365:1365))
        (PORT clk (2932:2932:2932) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2967:2967:2967))
        (PORT d[0] (2073:2073:2073) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2968:2968:2968))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2573:2573:2573))
        (PORT d[1] (4260:4260:4260) (4329:4329:4329))
        (PORT d[2] (1614:1614:1614) (1590:1590:1590))
        (PORT d[3] (5400:5400:5400) (5349:5349:5349))
        (PORT d[4] (5989:5989:5989) (5899:5899:5899))
        (PORT d[5] (4295:4295:4295) (4472:4472:4472))
        (PORT d[6] (1989:1989:1989) (1946:1946:1946))
        (PORT d[7] (4598:4598:4598) (4680:4680:4680))
        (PORT d[8] (4793:4793:4793) (4863:4863:4863))
        (PORT d[9] (3265:3265:3265) (3225:3225:3225))
        (PORT d[10] (3588:3588:3588) (3547:3547:3547))
        (PORT d[11] (4499:4499:4499) (4568:4568:4568))
        (PORT d[12] (4707:4707:4707) (4798:4798:4798))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (1827:1827:1827) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1876:1876:1876))
        (PORT clk (2935:2935:2935) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2199:2199:2199))
        (PORT d[1] (937:937:937) (995:995:995))
        (PORT d[2] (1579:1579:1579) (1598:1598:1598))
        (PORT d[3] (1514:1514:1514) (1532:1532:1532))
        (PORT d[4] (1265:1265:1265) (1322:1322:1322))
        (PORT d[5] (1273:1273:1273) (1312:1312:1312))
        (PORT d[6] (1945:1945:1945) (1983:1983:1983))
        (PORT d[7] (1601:1601:1601) (1654:1654:1654))
        (PORT d[8] (1841:1841:1841) (1909:1909:1909))
        (PORT d[9] (2296:2296:2296) (2382:2382:2382))
        (PORT d[10] (1498:1498:1498) (1541:1541:1541))
        (PORT d[11] (1659:1659:1659) (1701:1701:1701))
        (PORT d[12] (1585:1585:1585) (1623:1623:1623))
        (PORT clk (2931:2931:2931) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1458:1458:1458))
        (PORT clk (2931:2931:2931) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2995:2995:2995))
        (PORT d[0] (2146:2146:2146) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2936:2936:2936) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2590:2590:2590))
        (PORT d[1] (4287:4287:4287) (4359:4359:4359))
        (PORT d[2] (5585:5585:5585) (5509:5509:5509))
        (PORT d[3] (5420:5420:5420) (5375:5375:5375))
        (PORT d[4] (5970:5970:5970) (5880:5880:5880))
        (PORT d[5] (3092:3092:3092) (3223:3223:3223))
        (PORT d[6] (2302:2302:2302) (2247:2247:2247))
        (PORT d[7] (4897:4897:4897) (4973:4973:4973))
        (PORT d[8] (4773:4773:4773) (4842:4842:4842))
        (PORT d[9] (2971:2971:2971) (2938:2938:2938))
        (PORT d[10] (2921:2921:2921) (2882:2882:2882))
        (PORT d[11] (5420:5420:5420) (5475:5475:5475))
        (PORT d[12] (5191:5191:5191) (5259:5259:5259))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (4739:4739:4739) (4534:4534:4534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1470:1470:1470))
        (PORT clk (2679:2679:2679) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1357:1357:1357))
        (PORT d[1] (1289:1289:1289) (1345:1345:1345))
        (PORT d[2] (1296:1296:1296) (1351:1351:1351))
        (PORT d[3] (1915:1915:1915) (1928:1928:1928))
        (PORT d[4] (1337:1337:1337) (1402:1402:1402))
        (PORT d[5] (1621:1621:1621) (1656:1656:1656))
        (PORT d[6] (1603:1603:1603) (1647:1647:1647))
        (PORT d[7] (1633:1633:1633) (1688:1688:1688))
        (PORT d[8] (1910:1910:1910) (1935:1935:1935))
        (PORT d[9] (1914:1914:1914) (1951:1951:1951))
        (PORT d[10] (1546:1546:1546) (1586:1586:1586))
        (PORT d[11] (1579:1579:1579) (1622:1622:1622))
        (PORT d[12] (1569:1569:1569) (1605:1605:1605))
        (PORT clk (2675:2675:2675) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1421:1421:1421))
        (PORT clk (2675:2675:2675) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2731:2731:2731))
        (PORT d[0] (2113:2113:2113) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2732:2732:2732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3968:3968:3968))
        (PORT d[1] (4273:4273:4273) (4406:4406:4406))
        (PORT d[2] (4696:4696:4696) (4710:4710:4710))
        (PORT d[3] (5570:5570:5570) (5573:5573:5573))
        (PORT d[4] (4946:4946:4946) (4862:4862:4862))
        (PORT d[5] (3195:3195:3195) (3377:3377:3377))
        (PORT d[6] (5287:5287:5287) (5248:5248:5248))
        (PORT d[7] (3895:3895:3895) (3983:3983:3983))
        (PORT d[8] (4090:4090:4090) (4168:4168:4168))
        (PORT d[9] (7440:7440:7440) (7669:7669:7669))
        (PORT d[10] (3247:3247:3247) (3212:3212:3212))
        (PORT d[11] (4101:4101:4101) (4161:4161:4161))
        (PORT d[12] (3647:3647:3647) (3750:3750:3750))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (2004:2004:2004) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1579:1579:1579))
        (PORT clk (3024:3024:3024) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2185:2185:2185))
        (PORT d[1] (1340:1340:1340) (1400:1400:1400))
        (PORT d[2] (1637:1637:1637) (1672:1672:1672))
        (PORT d[3] (1882:1882:1882) (1895:1895:1895))
        (PORT d[4] (1244:1244:1244) (1305:1305:1305))
        (PORT d[5] (1676:1676:1676) (1718:1718:1718))
        (PORT d[6] (1958:1958:1958) (1998:1998:1998))
        (PORT d[7] (1592:1592:1592) (1644:1644:1644))
        (PORT d[8] (1539:1539:1539) (1617:1617:1617))
        (PORT d[9] (1997:1997:1997) (2094:2094:2094))
        (PORT d[10] (1874:1874:1874) (1919:1919:1919))
        (PORT d[11] (1999:1999:1999) (2038:2038:2038))
        (PORT d[12] (2299:2299:2299) (2335:2335:2335))
        (PORT clk (3020:3020:3020) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1748:1748:1748))
        (PORT clk (3020:3020:3020) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3090:3090:3090))
        (PORT d[0] (2098:2098:2098) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4078:4078:4078))
        (PORT d[1] (4242:4242:4242) (4304:4304:4304))
        (PORT d[2] (5220:5220:5220) (5148:5148:5148))
        (PORT d[3] (5064:5064:5064) (5020:5020:5020))
        (PORT d[4] (3720:3720:3720) (3662:3662:3662))
        (PORT d[5] (4603:4603:4603) (4771:4771:4771))
        (PORT d[6] (2376:2376:2376) (2330:2330:2330))
        (PORT d[7] (4245:4245:4245) (4321:4321:4321))
        (PORT d[8] (2814:2814:2814) (2734:2734:2734))
        (PORT d[9] (2916:2916:2916) (2874:2874:2874))
        (PORT d[10] (3967:3967:3967) (3919:3919:3919))
        (PORT d[11] (5390:5390:5390) (5441:5441:5441))
        (PORT d[12] (4812:4812:4812) (4886:4886:4886))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (1636:1636:1636) (1611:1611:1611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1629:1629:1629))
        (PORT datab (1022:1022:1022) (992:992:992))
        (PORT datac (3255:3255:3255) (3240:3240:3240))
        (PORT datad (2118:2118:2118) (2199:2199:2199))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (734:734:734))
        (PORT datab (425:425:425) (436:436:436))
        (PORT datac (3255:3255:3255) (3240:3240:3240))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4309:4309:4309) (4409:4409:4409))
        (PORT datab (2140:2140:2140) (2155:2155:2155))
        (PORT datac (1211:1211:1211) (1189:1189:1189))
        (PORT datad (1622:1622:1622) (1648:1648:1648))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2732:2732:2732))
        (PORT clk (3070:3070:3070) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3671:3671:3671))
        (PORT d[1] (2788:2788:2788) (2947:2947:2947))
        (PORT d[2] (3811:3811:3811) (3877:3877:3877))
        (PORT d[3] (2617:2617:2617) (2746:2746:2746))
        (PORT d[4] (2795:2795:2795) (2853:2853:2853))
        (PORT d[5] (3650:3650:3650) (3785:3785:3785))
        (PORT d[6] (3246:3246:3246) (3344:3344:3344))
        (PORT d[7] (3815:3815:3815) (4013:4013:4013))
        (PORT d[8] (2931:2931:2931) (3082:3082:3082))
        (PORT d[9] (2776:2776:2776) (2959:2959:2959))
        (PORT d[10] (3462:3462:3462) (3598:3598:3598))
        (PORT d[11] (3153:3153:3153) (3356:3356:3356))
        (PORT d[12] (4230:4230:4230) (4418:4418:4418))
        (PORT clk (3066:3066:3066) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2630:2630:2630))
        (PORT clk (3066:3066:3066) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3154:3154:3154))
        (PORT d[0] (3245:3245:3245) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3155:3155:3155))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (5437:5437:5437))
        (PORT d[1] (4307:4307:4307) (4399:4399:4399))
        (PORT d[2] (4935:4935:4935) (4903:4903:4903))
        (PORT d[3] (4394:4394:4394) (4386:4386:4386))
        (PORT d[4] (4631:4631:4631) (4614:4614:4614))
        (PORT d[5] (2701:2701:2701) (2855:2855:2855))
        (PORT d[6] (3337:3337:3337) (3335:3335:3335))
        (PORT d[7] (4785:4785:4785) (4768:4768:4768))
        (PORT d[8] (4522:4522:4522) (4526:4526:4526))
        (PORT d[9] (5252:5252:5252) (5323:5323:5323))
        (PORT d[10] (2974:2974:2974) (2986:2986:2986))
        (PORT d[11] (4276:4276:4276) (4262:4262:4262))
        (PORT d[12] (4118:4118:4118) (4271:4271:4271))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (2382:2382:2382) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2780:2780:2780))
        (PORT clk (3501:3501:3501) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3324:3324:3324))
        (PORT d[1] (2987:2987:2987) (3086:3086:3086))
        (PORT d[2] (3846:3846:3846) (3957:3957:3957))
        (PORT d[3] (2851:2851:2851) (2931:2931:2931))
        (PORT d[4] (3883:3883:3883) (4063:4063:4063))
        (PORT d[5] (4205:4205:4205) (4420:4420:4420))
        (PORT d[6] (2738:2738:2738) (2913:2913:2913))
        (PORT d[7] (3871:3871:3871) (4110:4110:4110))
        (PORT d[8] (2513:2513:2513) (2630:2630:2630))
        (PORT d[9] (2840:2840:2840) (3001:3001:3001))
        (PORT d[10] (4297:4297:4297) (4481:4481:4481))
        (PORT d[11] (3728:3728:3728) (3943:3943:3943))
        (PORT d[12] (3807:3807:3807) (3790:3790:3790))
        (PORT clk (3497:3497:3497) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2319:2319:2319))
        (PORT clk (3497:3497:3497) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3501:3501:3501) (3620:3620:3620))
        (PORT d[0] (2944:2944:2944) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4058:4058:4058))
        (PORT d[1] (4288:4288:4288) (4393:4393:4393))
        (PORT d[2] (6847:6847:6847) (6815:6815:6815))
        (PORT d[3] (4463:4463:4463) (4472:4472:4472))
        (PORT d[4] (3910:3910:3910) (3934:3934:3934))
        (PORT d[5] (2394:2394:2394) (2531:2531:2531))
        (PORT d[6] (2420:2420:2420) (2436:2436:2436))
        (PORT d[7] (2839:2839:2839) (2898:2898:2898))
        (PORT d[8] (5789:5789:5789) (5841:5841:5841))
        (PORT d[9] (4903:4903:4903) (4924:4924:4924))
        (PORT d[10] (2673:2673:2673) (2685:2685:2685))
        (PORT d[11] (4114:4114:4114) (4113:4113:4113))
        (PORT d[12] (4740:4740:4740) (4721:4721:4721))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (1896:1896:1896) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2714:2714:2714))
        (PORT clk (3122:3122:3122) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3743:3743:3743))
        (PORT d[1] (2740:2740:2740) (2895:2895:2895))
        (PORT d[2] (3857:3857:3857) (3974:3974:3974))
        (PORT d[3] (2610:2610:2610) (2739:2739:2739))
        (PORT d[4] (3780:3780:3780) (3910:3910:3910))
        (PORT d[5] (3020:3020:3020) (2982:2982:2982))
        (PORT d[6] (2739:2739:2739) (2861:2861:2861))
        (PORT d[7] (3453:3453:3453) (3659:3659:3659))
        (PORT d[8] (2908:2908:2908) (3056:3056:3056))
        (PORT d[9] (3085:3085:3085) (3265:3265:3265))
        (PORT d[10] (2380:2380:2380) (2492:2492:2492))
        (PORT d[11] (3549:3549:3549) (3747:3747:3747))
        (PORT d[12] (3047:3047:3047) (3036:3036:3036))
        (PORT clk (3118:3118:3118) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2235:2235:2235))
        (PORT clk (3118:3118:3118) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3122:3122:3122) (3209:3209:3209))
        (PORT d[0] (2870:2870:2870) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3210:3210:3210))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3210:3210:3210))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3123:3123:3123) (3210:3210:3210))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5757:5757:5757))
        (PORT d[1] (3912:3912:3912) (4013:4013:4013))
        (PORT d[2] (5602:5602:5602) (5556:5556:5556))
        (PORT d[3] (4692:4692:4692) (4684:4684:4684))
        (PORT d[4] (5012:5012:5012) (4987:4987:4987))
        (PORT d[5] (4358:4358:4358) (4670:4670:4670))
        (PORT d[6] (2702:2702:2702) (2710:2710:2710))
        (PORT d[7] (5498:5498:5498) (5476:5476:5476))
        (PORT d[8] (4784:4784:4784) (4748:4748:4748))
        (PORT d[9] (5231:5231:5231) (5307:5307:5307))
        (PORT d[10] (2330:2330:2330) (2352:2352:2352))
        (PORT d[11] (4628:4628:4628) (4608:4608:4608))
        (PORT d[12] (4521:4521:4521) (4674:4674:4674))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (1905:1905:1905) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (987:987:987))
        (PORT datab (2356:2356:2356) (2402:2402:2402))
        (PORT datac (1320:1320:1320) (1280:1280:1280))
        (PORT datad (2909:2909:2909) (2932:2932:2932))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2413:2413:2413))
        (PORT clk (3456:3456:3456) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3325:3325:3325))
        (PORT d[1] (2982:2982:2982) (3083:3083:3083))
        (PORT d[2] (3886:3886:3886) (3997:3997:3997))
        (PORT d[3] (2795:2795:2795) (2874:2874:2874))
        (PORT d[4] (4198:4198:4198) (4371:4371:4371))
        (PORT d[5] (4199:4199:4199) (4415:4415:4415))
        (PORT d[6] (2711:2711:2711) (2880:2880:2880))
        (PORT d[7] (2429:2429:2429) (2498:2498:2498))
        (PORT d[8] (3169:3169:3169) (3236:3236:3236))
        (PORT d[9] (2799:2799:2799) (2956:2956:2956))
        (PORT d[10] (4267:4267:4267) (4446:4446:4446))
        (PORT d[11] (4154:4154:4154) (4365:4365:4365))
        (PORT d[12] (3414:3414:3414) (3408:3408:3408))
        (PORT clk (3452:3452:3452) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2661:2661:2661))
        (PORT clk (3452:3452:3452) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3564:3564:3564))
        (PORT d[0] (3348:3348:3348) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3565:3565:3565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4089:4089:4089))
        (PORT d[1] (3276:3276:3276) (3356:3356:3356))
        (PORT d[2] (6842:6842:6842) (6824:6824:6824))
        (PORT d[3] (4464:4464:4464) (4472:4472:4472))
        (PORT d[4] (3883:3883:3883) (3905:3905:3905))
        (PORT d[5] (2425:2425:2425) (2565:2565:2565))
        (PORT d[6] (2375:2375:2375) (2382:2382:2382))
        (PORT d[7] (2808:2808:2808) (2864:2864:2864))
        (PORT d[8] (5752:5752:5752) (5800:5800:5800))
        (PORT d[9] (4877:4877:4877) (4909:4909:4909))
        (PORT d[10] (6653:6653:6653) (6619:6619:6619))
        (PORT d[11] (4465:4465:4465) (4459:4459:4459))
        (PORT d[12] (4750:4750:4750) (4726:4726:4726))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (4015:4015:4015) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1767:1767:1767))
        (PORT datab (2361:2361:2361) (2407:2407:2407))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1032:1032:1032) (996:996:996))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (863:863:863))
        (PORT datab (683:683:683) (658:658:658))
        (PORT datac (1147:1147:1147) (1112:1112:1112))
        (PORT datad (4256:4256:4256) (4358:4358:4358))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (701:701:701))
        (PORT datab (2240:2240:2240) (2193:2193:2193))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1326:1326:1326) (1365:1365:1365))
        (PORT datad (655:655:655) (685:685:685))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3748:3748:3748) (4087:4087:4087))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2483:2483:2483))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (500:500:500))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT asdata (848:848:848) (899:899:899))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4046:4046:4046))
        (PORT clk (3780:3780:3780) (3913:3913:3913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3479:3479:3479))
        (PORT d[1] (3167:3167:3167) (3298:3298:3298))
        (PORT d[2] (3228:3228:3228) (3320:3320:3320))
        (PORT d[3] (2616:2616:2616) (2742:2742:2742))
        (PORT d[4] (4254:4254:4254) (4419:4419:4419))
        (PORT d[5] (3560:3560:3560) (3760:3760:3760))
        (PORT d[6] (3234:3234:3234) (3445:3445:3445))
        (PORT d[7] (3875:3875:3875) (4117:4117:4117))
        (PORT d[8] (3840:3840:3840) (3914:3914:3914))
        (PORT d[9] (2605:2605:2605) (2803:2803:2803))
        (PORT d[10] (4367:4367:4367) (4585:4585:4585))
        (PORT d[11] (3925:3925:3925) (4191:4191:4191))
        (PORT d[12] (4264:4264:4264) (4458:4458:4458))
        (PORT clk (3776:3776:3776) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2831:2831:2831))
        (PORT clk (3776:3776:3776) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3913:3913:3913))
        (PORT d[0] (3454:3454:3454) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3914:3914:3914))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3914:3914:3914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3914:3914:3914))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3914:3914:3914))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3509:3509:3509))
        (PORT d[1] (3519:3519:3519) (3619:3619:3619))
        (PORT d[2] (6538:6538:6538) (6482:6482:6482))
        (PORT d[3] (6289:6289:6289) (6277:6277:6277))
        (PORT d[4] (6410:6410:6410) (6350:6350:6350))
        (PORT d[5] (3013:3013:3013) (3150:3150:3150))
        (PORT d[6] (6719:6719:6719) (6710:6710:6710))
        (PORT d[7] (3448:3448:3448) (3429:3429:3429))
        (PORT d[8] (3698:3698:3698) (3731:3731:3731))
        (PORT d[9] (4966:4966:4966) (5077:5077:5077))
        (PORT d[10] (5766:5766:5766) (5830:5830:5830))
        (PORT d[11] (6883:6883:6883) (7012:7012:7012))
        (PORT d[12] (6476:6476:6476) (6620:6620:6620))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (5187:5187:5187) (5286:5286:5286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3526:3526:3526))
        (PORT clk (2956:2956:2956) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3736:3736:3736))
        (PORT d[1] (3577:3577:3577) (3801:3801:3801))
        (PORT d[2] (2911:2911:2911) (3029:3029:3029))
        (PORT d[3] (2229:2229:2229) (2324:2324:2324))
        (PORT d[4] (3543:3543:3543) (3519:3519:3519))
        (PORT d[5] (3792:3792:3792) (3994:3994:3994))
        (PORT d[6] (3170:3170:3170) (3361:3361:3361))
        (PORT d[7] (3735:3735:3735) (3914:3914:3914))
        (PORT d[8] (2549:2549:2549) (2626:2626:2626))
        (PORT d[9] (2425:2425:2425) (2561:2561:2561))
        (PORT d[10] (3887:3887:3887) (4058:4058:4058))
        (PORT d[11] (2636:2636:2636) (2705:2705:2705))
        (PORT d[12] (3756:3756:3756) (3890:3890:3890))
        (PORT clk (2952:2952:2952) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2214:2214:2214))
        (PORT clk (2952:2952:2952) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3009:3009:3009))
        (PORT d[0] (2870:2870:2870) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2952:2952:2952))
        (PORT d[1] (4620:4620:4620) (4734:4734:4734))
        (PORT d[2] (5254:5254:5254) (5246:5246:5246))
        (PORT d[3] (6812:6812:6812) (6612:6612:6612))
        (PORT d[4] (10203:10203:10203) (10048:10048:10048))
        (PORT d[5] (3511:3511:3511) (3708:3708:3708))
        (PORT d[6] (5390:5390:5390) (5428:5428:5428))
        (PORT d[7] (4708:4708:4708) (4861:4861:4861))
        (PORT d[8] (5942:5942:5942) (5889:5889:5889))
        (PORT d[9] (6549:6549:6549) (6729:6729:6729))
        (PORT d[10] (6199:6199:6199) (6152:6152:6152))
        (PORT d[11] (5623:5623:5623) (5680:5680:5680))
        (PORT d[12] (5412:5412:5412) (5494:5494:5494))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3496:3496:3496) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2196:2196:2196))
        (PORT clk (3148:3148:3148) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2304:2304:2304))
        (PORT d[1] (3082:3082:3082) (3202:3202:3202))
        (PORT d[2] (3097:3097:3097) (3078:3078:3078))
        (PORT d[3] (1833:1833:1833) (1917:1917:1917))
        (PORT d[4] (2572:2572:2572) (2588:2588:2588))
        (PORT d[5] (2032:2032:2032) (2055:2055:2055))
        (PORT d[6] (3018:3018:3018) (3019:3019:3019))
        (PORT d[7] (1885:1885:1885) (1906:1906:1906))
        (PORT d[8] (1317:1317:1317) (1344:1344:1344))
        (PORT d[9] (2555:2555:2555) (2712:2712:2712))
        (PORT d[10] (2419:2419:2419) (2534:2534:2534))
        (PORT d[11] (1927:1927:1927) (1933:1933:1933))
        (PORT d[12] (2263:2263:2263) (2273:2273:2273))
        (PORT clk (3144:3144:3144) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1477:1477:1477))
        (PORT clk (3144:3144:3144) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3148:3148:3148) (3249:3249:3249))
        (PORT d[0] (2193:2193:2193) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3149:3149:3149) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1559:1559:1559))
        (PORT d[1] (1232:1232:1232) (1264:1264:1264))
        (PORT d[2] (1821:1821:1821) (1829:1829:1829))
        (PORT d[3] (2202:2202:2202) (2212:2212:2212))
        (PORT d[4] (2515:2515:2515) (2530:2530:2530))
        (PORT d[5] (2416:2416:2416) (2502:2502:2502))
        (PORT d[6] (1585:1585:1585) (1615:1615:1615))
        (PORT d[7] (1955:1955:1955) (1990:1990:1990))
        (PORT d[8] (3507:3507:3507) (3496:3496:3496))
        (PORT d[9] (2191:2191:2191) (2199:2199:2199))
        (PORT d[10] (1999:1999:1999) (2005:2005:2005))
        (PORT d[11] (3178:3178:3178) (3198:3198:3198))
        (PORT d[12] (1204:1204:1204) (1250:1250:1250))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (2431:2431:2431) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1910:1910:1910))
        (PORT clk (3013:3013:3013) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2663:2663:2663))
        (PORT d[1] (3809:3809:3809) (3925:3925:3925))
        (PORT d[2] (3018:3018:3018) (3028:3028:3028))
        (PORT d[3] (2508:2508:2508) (2615:2615:2615))
        (PORT d[4] (3698:3698:3698) (3786:3786:3786))
        (PORT d[5] (2311:2311:2311) (2314:2314:2314))
        (PORT d[6] (2025:2025:2025) (2157:2157:2157))
        (PORT d[7] (3328:3328:3328) (3446:3446:3446))
        (PORT d[8] (2598:2598:2598) (2596:2596:2596))
        (PORT d[9] (3190:3190:3190) (3334:3334:3334))
        (PORT d[10] (2088:2088:2088) (2201:2201:2201))
        (PORT d[11] (2935:2935:2935) (3070:3070:3070))
        (PORT d[12] (2635:2635:2635) (2654:2654:2654))
        (PORT clk (3009:3009:3009) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2401:2401:2401))
        (PORT clk (3009:3009:3009) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3087:3087:3087))
        (PORT d[0] (3148:3148:3148) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3671:3671:3671))
        (PORT d[1] (3882:3882:3882) (3993:3993:3993))
        (PORT d[2] (3824:3824:3824) (3811:3811:3811))
        (PORT d[3] (2905:2905:2905) (2920:2920:2920))
        (PORT d[4] (2189:2189:2189) (2212:2212:2212))
        (PORT d[5] (2893:2893:2893) (2938:2938:2938))
        (PORT d[6] (2253:2253:2253) (2274:2274:2274))
        (PORT d[7] (3330:3330:3330) (3348:3348:3348))
        (PORT d[8] (4673:4673:4673) (4739:4739:4739))
        (PORT d[9] (2588:2588:2588) (2603:2603:2603))
        (PORT d[10] (1931:1931:1931) (1974:1974:1974))
        (PORT d[11] (2451:2451:2451) (2475:2475:2475))
        (PORT d[12] (2182:2182:2182) (2212:2212:2212))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (2353:2353:2353) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (864:864:864))
        (PORT datab (455:455:455) (520:520:520))
        (PORT datac (754:754:754) (743:743:743))
        (PORT datad (1662:1662:1662) (1616:1616:1616))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1576:1576:1576))
        (PORT datab (1934:1934:1934) (1925:1925:1925))
        (PORT datac (3023:3023:3023) (2924:2924:2924))
        (PORT datad (905:905:905) (871:871:871))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3396:3396:3396))
        (PORT clk (3395:3395:3395) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2594:2594:2594))
        (PORT d[1] (2869:2869:2869) (2937:2937:2937))
        (PORT d[2] (3035:3035:3035) (3067:3067:3067))
        (PORT d[3] (3041:3041:3041) (3239:3239:3239))
        (PORT d[4] (2673:2673:2673) (2730:2730:2730))
        (PORT d[5] (3185:3185:3185) (3229:3229:3229))
        (PORT d[6] (3643:3643:3643) (3900:3900:3900))
        (PORT d[7] (3029:3029:3029) (3083:3083:3083))
        (PORT d[8] (2343:2343:2343) (2427:2427:2427))
        (PORT d[9] (2360:2360:2360) (2485:2485:2485))
        (PORT d[10] (3867:3867:3867) (4000:4000:4000))
        (PORT d[11] (3486:3486:3486) (3525:3525:3525))
        (PORT d[12] (3372:3372:3372) (3413:3413:3413))
        (PORT clk (3391:3391:3391) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2872:2872:2872))
        (PORT clk (3391:3391:3391) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3489:3489:3489))
        (PORT d[0] (3561:3561:3561) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3490:3490:3490))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3307:3307:3307))
        (PORT d[1] (3743:3743:3743) (3771:3771:3771))
        (PORT d[2] (4360:4360:4360) (4240:4240:4240))
        (PORT d[3] (3942:3942:3942) (3886:3886:3886))
        (PORT d[4] (3710:3710:3710) (3658:3658:3658))
        (PORT d[5] (3885:3885:3885) (4124:4124:4124))
        (PORT d[6] (4084:4084:4084) (4017:4017:4017))
        (PORT d[7] (3248:3248:3248) (3341:3341:3341))
        (PORT d[8] (4309:4309:4309) (4210:4210:4210))
        (PORT d[9] (4785:4785:4785) (4664:4664:4664))
        (PORT d[10] (4461:4461:4461) (4393:4393:4393))
        (PORT d[11] (3902:3902:3902) (3946:3946:3946))
        (PORT d[12] (3690:3690:3690) (3758:3758:3758))
        (PORT clk (2499:2499:2499) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2495:2495:2495))
        (PORT d[0] (2322:2322:2322) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2641:2641:2641))
        (PORT clk (2959:2959:2959) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3016:3016:3016))
        (PORT d[1] (3413:3413:3413) (3591:3591:3591))
        (PORT d[2] (2955:2955:2955) (2964:2964:2964))
        (PORT d[3] (2563:2563:2563) (2674:2674:2674))
        (PORT d[4] (3780:3780:3780) (3865:3865:3865))
        (PORT d[5] (2977:2977:2977) (3079:3079:3079))
        (PORT d[6] (2095:2095:2095) (2233:2233:2233))
        (PORT d[7] (3012:3012:3012) (3130:3130:3130))
        (PORT d[8] (2977:2977:2977) (2976:2976:2976))
        (PORT d[9] (3419:3419:3419) (3581:3581:3581))
        (PORT d[10] (2968:2968:2968) (2966:2966:2966))
        (PORT d[11] (2988:2988:2988) (3126:3126:3126))
        (PORT d[12] (3336:3336:3336) (3340:3340:3340))
        (PORT clk (2955:2955:2955) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2462:2462:2462))
        (PORT clk (2955:2955:2955) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3009:3009:3009))
        (PORT d[0] (3192:3192:3192) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3960:3960:3960))
        (PORT d[1] (4709:4709:4709) (4789:4789:4789))
        (PORT d[2] (3441:3441:3441) (3433:3433:3433))
        (PORT d[3] (2883:2883:2883) (2894:2894:2894))
        (PORT d[4] (3443:3443:3443) (3428:3428:3428))
        (PORT d[5] (2532:2532:2532) (2582:2582:2582))
        (PORT d[6] (5022:5022:5022) (4974:4974:4974))
        (PORT d[7] (2940:2940:2940) (2959:2959:2959))
        (PORT d[8] (4957:4957:4957) (4947:4947:4947))
        (PORT d[9] (6996:6996:6996) (7291:7291:7291))
        (PORT d[10] (2330:2330:2330) (2371:2371:2371))
        (PORT d[11] (2472:2472:2472) (2498:2498:2498))
        (PORT d[12] (3765:3765:3765) (3755:3755:3755))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (2727:2727:2727) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1823:1823:1823))
        (PORT clk (2533:2533:2533) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2060:2060:2060))
        (PORT d[1] (2020:2020:2020) (2079:2079:2079))
        (PORT d[2] (2003:2003:2003) (2066:2066:2066))
        (PORT d[3] (2945:2945:2945) (3081:3081:3081))
        (PORT d[4] (2076:2076:2076) (2146:2146:2146))
        (PORT d[5] (2346:2346:2346) (2378:2378:2378))
        (PORT d[6] (1702:1702:1702) (1796:1796:1796))
        (PORT d[7] (2411:2411:2411) (2474:2474:2474))
        (PORT d[8] (2988:2988:2988) (3004:3004:3004))
        (PORT d[9] (2662:2662:2662) (2701:2701:2701))
        (PORT d[10] (2304:2304:2304) (2356:2356:2356))
        (PORT d[11] (2220:2220:2220) (2251:2251:2251))
        (PORT d[12] (3250:3250:3250) (3215:3215:3215))
        (PORT clk (2529:2529:2529) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2312:2312:2312))
        (PORT clk (2529:2529:2529) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2534:2534:2534))
        (PORT d[0] (3034:3034:3034) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3873:3873:3873))
        (PORT d[1] (5343:5343:5343) (5496:5496:5496))
        (PORT d[2] (4018:4018:4018) (4036:4036:4036))
        (PORT d[3] (4422:4422:4422) (4427:4427:4427))
        (PORT d[4] (4226:4226:4226) (4144:4144:4144))
        (PORT d[5] (3227:3227:3227) (3407:3407:3407))
        (PORT d[6] (4620:4620:4620) (4583:4583:4583))
        (PORT d[7] (3140:3140:3140) (3200:3200:3200))
        (PORT d[8] (4753:4753:4753) (4851:4851:4851))
        (PORT d[9] (6511:6511:6511) (6747:6747:6747))
        (PORT d[10] (5863:5863:5863) (5971:5971:5971))
        (PORT d[11] (3498:3498:3498) (3542:3542:3542))
        (PORT d[12] (3461:3461:3461) (3572:3572:3572))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (2701:2701:2701) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3508:3508:3508))
        (PORT clk (3314:3314:3314) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2978:2978:2978))
        (PORT d[1] (3474:3474:3474) (3677:3677:3677))
        (PORT d[2] (3304:3304:3304) (3450:3450:3450))
        (PORT d[3] (3674:3674:3674) (3864:3864:3864))
        (PORT d[4] (3724:3724:3724) (3807:3807:3807))
        (PORT d[5] (4025:4025:4025) (4193:4193:4193))
        (PORT d[6] (3418:3418:3418) (3632:3632:3632))
        (PORT d[7] (3704:3704:3704) (3926:3926:3926))
        (PORT d[8] (2710:2710:2710) (2843:2843:2843))
        (PORT d[9] (2481:2481:2481) (2657:2657:2657))
        (PORT d[10] (3903:3903:3903) (4074:4074:4074))
        (PORT d[11] (2620:2620:2620) (2762:2762:2762))
        (PORT d[12] (4472:4472:4472) (4489:4489:4489))
        (PORT clk (3310:3310:3310) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3789:3789:3789))
        (PORT clk (3310:3310:3310) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3397:3397:3397))
        (PORT d[0] (4338:4338:4338) (4420:4420:4420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3439:3439:3439))
        (PORT d[1] (3893:3893:3893) (3994:3994:3994))
        (PORT d[2] (5503:5503:5503) (5457:5457:5457))
        (PORT d[3] (5385:5385:5385) (5192:5192:5192))
        (PORT d[4] (9388:9388:9388) (9224:9224:9224))
        (PORT d[5] (3545:3545:3545) (3751:3751:3751))
        (PORT d[6] (5825:5825:5825) (5871:5871:5871))
        (PORT d[7] (3671:3671:3671) (3835:3835:3835))
        (PORT d[8] (4692:4692:4692) (4619:4619:4619))
        (PORT d[9] (5457:5457:5457) (5635:5635:5635))
        (PORT d[10] (4764:4764:4764) (4723:4723:4723))
        (PORT d[11] (4284:4284:4284) (4344:4344:4344))
        (PORT d[12] (4001:4001:4001) (4087:4087:4087))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (2373:2373:2373) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2364:2364:2364) (2317:2317:2317))
        (PORT datab (2891:2891:2891) (2929:2929:2929))
        (PORT datac (2087:2087:2087) (2065:2065:2065))
        (PORT datad (3470:3470:3470) (3450:3450:3450))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1855:1855:1855))
        (PORT datab (2468:2468:2468) (2471:2471:2471))
        (PORT datac (2006:2006:2006) (1987:1987:1987))
        (PORT datad (1464:1464:1464) (1435:1435:1435))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (426:426:426))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2633:2633:2633) (2677:2677:2677))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2308:2308:2308))
        (PORT clk (2654:2654:2654) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3589:3589:3589))
        (PORT d[1] (2706:2706:2706) (2622:2622:2622))
        (PORT d[2] (2704:2704:2704) (2621:2621:2621))
        (PORT d[3] (3373:3373:3373) (3606:3606:3606))
        (PORT d[4] (3236:3236:3236) (3267:3267:3267))
        (PORT d[5] (3445:3445:3445) (3612:3612:3612))
        (PORT d[6] (3140:3140:3140) (3270:3270:3270))
        (PORT d[7] (3321:3321:3321) (3435:3435:3435))
        (PORT d[8] (3241:3241:3241) (3370:3370:3370))
        (PORT d[9] (2882:2882:2882) (3048:3048:3048))
        (PORT d[10] (3741:3741:3741) (3848:3848:3848))
        (PORT d[11] (1899:1899:1899) (1971:1971:1971))
        (PORT d[12] (2121:2121:2121) (2176:2176:2176))
        (PORT clk (2650:2650:2650) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2655:2655:2655))
        (PORT clk (2650:2650:2650) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2669:2669:2669))
        (PORT d[0] (3263:3263:3263) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3839:3839:3839))
        (PORT d[1] (4425:4425:4425) (4618:4618:4618))
        (PORT d[2] (5782:5782:5782) (5805:5805:5805))
        (PORT d[3] (6180:6180:6180) (6202:6202:6202))
        (PORT d[4] (7525:7525:7525) (7263:7263:7263))
        (PORT d[5] (4596:4596:4596) (4782:4782:4782))
        (PORT d[6] (4971:4971:4971) (4968:4968:4968))
        (PORT d[7] (5791:5791:5791) (5945:5945:5945))
        (PORT d[8] (6948:6948:6948) (7063:7063:7063))
        (PORT d[9] (6010:6010:6010) (6151:6151:6151))
        (PORT d[10] (7523:7523:7523) (7440:7440:7440))
        (PORT d[11] (4990:4990:4990) (5061:5061:5061))
        (PORT d[12] (3049:3049:3049) (3195:3195:3195))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (2599:2599:2599) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3345:3345:3345))
        (PORT clk (3164:3164:3164) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3574:3574:3574))
        (PORT d[1] (3919:3919:3919) (3805:3805:3805))
        (PORT d[2] (3309:3309:3309) (3428:3428:3428))
        (PORT d[3] (3381:3381:3381) (3581:3581:3581))
        (PORT d[4] (3397:3397:3397) (3486:3486:3486))
        (PORT d[5] (3079:3079:3079) (3188:3188:3188))
        (PORT d[6] (3178:3178:3178) (3397:3397:3397))
        (PORT d[7] (3699:3699:3699) (3877:3877:3877))
        (PORT d[8] (2673:2673:2673) (2810:2810:2810))
        (PORT d[9] (2766:2766:2766) (2892:2892:2892))
        (PORT d[10] (3879:3879:3879) (4048:4048:4048))
        (PORT d[11] (3013:3013:3013) (3142:3142:3142))
        (PORT d[12] (4237:4237:4237) (4255:4255:4255))
        (PORT clk (3160:3160:3160) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2889:2889:2889))
        (PORT clk (3160:3160:3160) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3164:3164:3164) (3202:3202:3202))
        (PORT d[0] (3519:3519:3519) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3524:3524:3524))
        (PORT d[1] (4238:4238:4238) (4346:4346:4346))
        (PORT d[2] (4856:4856:4856) (4832:4832:4832))
        (PORT d[3] (5717:5717:5717) (5504:5504:5504))
        (PORT d[4] (9669:9669:9669) (9486:9486:9486))
        (PORT d[5] (3525:3525:3525) (3730:3730:3730))
        (PORT d[6] (5468:5468:5468) (5516:5516:5516))
        (PORT d[7] (3580:3580:3580) (3733:3733:3733))
        (PORT d[8] (5114:5114:5114) (5058:5058:5058))
        (PORT d[9] (5754:5754:5754) (5930:5930:5930))
        (PORT d[10] (5102:5102:5102) (5054:5054:5054))
        (PORT d[11] (5230:5230:5230) (5287:5287:5287))
        (PORT d[12] (4326:4326:4326) (4415:4415:4415))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (2650:2650:2650) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1575:1575:1575))
        (PORT datab (2469:2469:2469) (2472:2472:2472))
        (PORT datac (2679:2679:2679) (2689:2689:2689))
        (PORT datad (3632:3632:3632) (3719:3719:3719))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3101:3101:3101))
        (PORT clk (3311:3311:3311) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2588:2588:2588))
        (PORT d[1] (2845:2845:2845) (2903:2903:2903))
        (PORT d[2] (3391:3391:3391) (3408:3408:3408))
        (PORT d[3] (2884:2884:2884) (2897:2897:2897))
        (PORT d[4] (2621:2621:2621) (2663:2663:2663))
        (PORT d[5] (3207:3207:3207) (3255:3255:3255))
        (PORT d[6] (3300:3300:3300) (3569:3569:3569))
        (PORT d[7] (3041:3041:3041) (3096:3096:3096))
        (PORT d[8] (2324:2324:2324) (2405:2405:2405))
        (PORT d[9] (2384:2384:2384) (2480:2480:2480))
        (PORT d[10] (4221:4221:4221) (4348:4348:4348))
        (PORT d[11] (3142:3142:3142) (3183:3183:3183))
        (PORT d[12] (3018:3018:3018) (3061:3061:3061))
        (PORT clk (3307:3307:3307) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (2969:2969:2969))
        (PORT clk (3307:3307:3307) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3394:3394:3394))
        (PORT d[0] (3270:3270:3270) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3358:3358:3358))
        (PORT d[1] (4764:4764:4764) (4769:4769:4769))
        (PORT d[2] (3838:3838:3838) (3767:3767:3767))
        (PORT d[3] (3966:3966:3966) (3914:3914:3914))
        (PORT d[4] (3676:3676:3676) (3622:3622:3622))
        (PORT d[5] (4295:4295:4295) (4538:4538:4538))
        (PORT d[6] (3755:3755:3755) (3694:3694:3694))
        (PORT d[7] (2877:2877:2877) (2976:2976:2976))
        (PORT d[8] (4602:4602:4602) (4499:4499:4499))
        (PORT d[9] (4184:4184:4184) (4097:4097:4097))
        (PORT d[10] (3872:3872:3872) (3823:3823:3823))
        (PORT d[11] (3925:3925:3925) (3972:3972:3972))
        (PORT d[12] (3712:3712:3712) (3777:3777:3777))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2605:2605:2605) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3340:3340:3340))
        (PORT clk (3380:3380:3380) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4383:4383:4383))
        (PORT d[1] (3449:3449:3449) (3650:3650:3650))
        (PORT d[2] (3914:3914:3914) (4022:4022:4022))
        (PORT d[3] (2901:2901:2901) (3037:3037:3037))
        (PORT d[4] (3498:3498:3498) (3623:3623:3623))
        (PORT d[5] (3136:3136:3136) (3293:3293:3293))
        (PORT d[6] (3154:3154:3154) (3308:3308:3308))
        (PORT d[7] (3087:3087:3087) (3256:3256:3256))
        (PORT d[8] (4200:4200:4200) (4319:4319:4319))
        (PORT d[9] (3077:3077:3077) (3330:3330:3330))
        (PORT d[10] (4395:4395:4395) (4653:4653:4653))
        (PORT d[11] (3512:3512:3512) (3756:3756:3756))
        (PORT d[12] (4218:4218:4218) (4400:4400:4400))
        (PORT clk (3376:3376:3376) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3217:3217:3217))
        (PORT clk (3376:3376:3376) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3461:3461:3461))
        (PORT d[0] (3793:3793:3793) (3848:3848:3848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4707:4707:4707))
        (PORT d[1] (4300:4300:4300) (4457:4457:4457))
        (PORT d[2] (4707:4707:4707) (4637:4637:4637))
        (PORT d[3] (4340:4340:4340) (4374:4374:4374))
        (PORT d[4] (4666:4666:4666) (4618:4618:4618))
        (PORT d[5] (4232:4232:4232) (4490:4490:4490))
        (PORT d[6] (5034:5034:5034) (5040:5040:5040))
        (PORT d[7] (4935:4935:4935) (4941:4941:4941))
        (PORT d[8] (4779:4779:4779) (4808:4808:4808))
        (PORT d[9] (5395:5395:5395) (5538:5538:5538))
        (PORT d[10] (6519:6519:6519) (6649:6649:6649))
        (PORT d[11] (4753:4753:4753) (4698:4698:4698))
        (PORT d[12] (4153:4153:4153) (4350:4350:4350))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (3403:3403:3403) (3599:3599:3599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1792:1792:1792) (1848:1848:1848))
        (PORT datac (2434:2434:2434) (2438:2438:2438))
        (PORT datad (4266:4266:4266) (4130:4130:4130))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3134:3134:3134))
        (PORT clk (3361:3361:3361) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2618:2618:2618))
        (PORT d[1] (3052:3052:3052) (3163:3163:3163))
        (PORT d[2] (3096:3096:3096) (3093:3093:3093))
        (PORT d[3] (2202:2202:2202) (2326:2326:2326))
        (PORT d[4] (3108:3108:3108) (3103:3103:3103))
        (PORT d[5] (3128:3128:3128) (3151:3151:3151))
        (PORT d[6] (2382:2382:2382) (2397:2397:2397))
        (PORT d[7] (2332:2332:2332) (2362:2362:2362))
        (PORT d[8] (2362:2362:2362) (2381:2381:2381))
        (PORT d[9] (2177:2177:2177) (2325:2325:2325))
        (PORT d[10] (3824:3824:3824) (3994:3994:3994))
        (PORT d[11] (2373:2373:2373) (2398:2398:2398))
        (PORT d[12] (2719:2719:2719) (2726:2726:2726))
        (PORT clk (3357:3357:3357) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2188:2188:2188))
        (PORT clk (3357:3357:3357) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3428:3428:3428))
        (PORT d[0] (2890:2890:2890) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3429:3429:3429))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2121:2121:2121))
        (PORT d[1] (4285:4285:4285) (4399:4399:4399))
        (PORT d[2] (1551:1551:1551) (1588:1588:1588))
        (PORT d[3] (2882:2882:2882) (2906:2906:2906))
        (PORT d[4] (2192:2192:2192) (2213:2213:2213))
        (PORT d[5] (1616:1616:1616) (1665:1665:1665))
        (PORT d[6] (1904:1904:1904) (1928:1928:1928))
        (PORT d[7] (3583:3583:3583) (3682:3682:3682))
        (PORT d[8] (3979:3979:3979) (4000:4000:4000))
        (PORT d[9] (1496:1496:1496) (1527:1527:1527))
        (PORT d[10] (2226:2226:2226) (2257:2257:2257))
        (PORT d[11] (2212:2212:2212) (2233:2233:2233))
        (PORT d[12] (1916:1916:1916) (1942:1942:1942))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (1665:1665:1665) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1534:1534:1534))
        (PORT clk (2545:2545:2545) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2022:2022:2022))
        (PORT d[1] (1994:1994:1994) (2052:2052:2052))
        (PORT d[2] (2002:2002:2002) (2066:2066:2066))
        (PORT d[3] (2990:2990:2990) (3139:3139:3139))
        (PORT d[4] (2075:2075:2075) (2145:2145:2145))
        (PORT d[5] (2339:2339:2339) (2370:2370:2370))
        (PORT d[6] (2374:2374:2374) (2449:2449:2449))
        (PORT d[7] (2399:2399:2399) (2466:2466:2466))
        (PORT d[8] (2642:2642:2642) (2660:2660:2660))
        (PORT d[9] (2983:2983:2983) (3007:3007:3007))
        (PORT d[10] (2613:2613:2613) (2665:2665:2665))
        (PORT d[11] (3019:3019:3019) (3161:3161:3161))
        (PORT d[12] (2232:2232:2232) (2265:2265:2265))
        (PORT clk (2541:2541:2541) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2188:2188:2188))
        (PORT clk (2541:2541:2541) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2547:2547:2547))
        (PORT d[0] (2860:2860:2860) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3903:3903:3903))
        (PORT d[1] (5342:5342:5342) (5483:5483:5483))
        (PORT d[2] (4076:4076:4076) (4099:4099:4099))
        (PORT d[3] (4848:4848:4848) (4841:4841:4841))
        (PORT d[4] (4537:4537:4537) (4449:4449:4449))
        (PORT d[5] (3528:3528:3528) (3698:3698:3698))
        (PORT d[6] (4603:4603:4603) (4563:4563:4563))
        (PORT d[7] (3800:3800:3800) (3852:3852:3852))
        (PORT d[8] (4741:4741:4741) (4835:4835:4835))
        (PORT d[9] (6811:6811:6811) (7044:7044:7044))
        (PORT d[10] (4254:4254:4254) (4204:4204:4204))
        (PORT d[11] (3513:3513:3513) (3559:3559:3559))
        (PORT d[12] (2700:2700:2700) (2820:2820:2820))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (1480:1480:1480) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1570:1570:1570))
        (PORT datab (1030:1030:1030) (991:991:991))
        (PORT datac (2435:2435:2435) (2439:2439:2439))
        (PORT datad (2759:2759:2759) (2765:2765:2765))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3212:3212:3212))
        (PORT clk (3033:3033:3033) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3698:3698:3698))
        (PORT d[1] (3586:3586:3586) (3805:3805:3805))
        (PORT d[2] (3258:3258:3258) (3360:3360:3360))
        (PORT d[3] (3389:3389:3389) (3577:3577:3577))
        (PORT d[4] (3357:3357:3357) (3436:3436:3436))
        (PORT d[5] (3827:3827:3827) (4029:4029:4029))
        (PORT d[6] (3433:3433:3433) (3616:3616:3616))
        (PORT d[7] (3690:3690:3690) (3862:3862:3862))
        (PORT d[8] (1937:1937:1937) (2045:2045:2045))
        (PORT d[9] (2439:2439:2439) (2571:2571:2571))
        (PORT d[10] (3933:3933:3933) (4107:4107:4107))
        (PORT d[11] (2564:2564:2564) (2662:2662:2662))
        (PORT d[12] (3804:3804:3804) (3942:3942:3942))
        (PORT clk (3029:3029:3029) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3140:3140:3140))
        (PORT clk (3029:3029:3029) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3033:3033:3033) (3098:3098:3098))
        (PORT d[0] (3750:3750:3750) (3771:3771:3771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3076:3076:3076))
        (PORT d[1] (4594:4594:4594) (4704:4704:4704))
        (PORT d[2] (4866:4866:4866) (4857:4857:4857))
        (PORT d[3] (6396:6396:6396) (6196:6196:6196))
        (PORT d[4] (9823:9823:9823) (9673:9673:9673))
        (PORT d[5] (3534:3534:3534) (3746:3746:3746))
        (PORT d[6] (5414:5414:5414) (5453:5453:5453))
        (PORT d[7] (4343:4343:4343) (4495:4495:4495))
        (PORT d[8] (5870:5870:5870) (5812:5812:5812))
        (PORT d[9] (6501:6501:6501) (6677:6677:6677))
        (PORT d[10] (6209:6209:6209) (6164:6164:6164))
        (PORT d[11] (5216:5216:5216) (5266:5266:5266))
        (PORT d[12] (5057:5057:5057) (5144:5144:5144))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (5173:5173:5173) (5219:5219:5219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1864:1864:1864))
        (PORT clk (3084:3084:3084) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3075:3075:3075))
        (PORT d[1] (3476:3476:3476) (3598:3598:3598))
        (PORT d[2] (2652:2652:2652) (2660:2660:2660))
        (PORT d[3] (2188:2188:2188) (2271:2271:2271))
        (PORT d[4] (3043:3043:3043) (3040:3040:3040))
        (PORT d[5] (2282:2282:2282) (2283:2283:2283))
        (PORT d[6] (2448:2448:2448) (2583:2583:2583))
        (PORT d[7] (1925:1925:1925) (1938:1938:1938))
        (PORT d[8] (2276:2276:2276) (2280:2280:2280))
        (PORT d[9] (2896:2896:2896) (3050:3050:3050))
        (PORT d[10] (2318:2318:2318) (2412:2412:2412))
        (PORT d[11] (2953:2953:2953) (3089:3089:3089))
        (PORT d[12] (2288:2288:2288) (2306:2306:2306))
        (PORT clk (3080:3080:3080) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2049:2049:2049))
        (PORT clk (3080:3080:3080) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3174:3174:3174))
        (PORT d[0] (2782:2782:2782) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3085:3085:3085) (3175:3175:3175))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1998:1998:1998))
        (PORT d[1] (1583:1583:1583) (1612:1612:1612))
        (PORT d[2] (1823:1823:1823) (1847:1847:1847))
        (PORT d[3] (1850:1850:1850) (1870:1870:1870))
        (PORT d[4] (2524:2524:2524) (2514:2514:2514))
        (PORT d[5] (2039:2039:2039) (2131:2131:2131))
        (PORT d[6] (1925:1925:1925) (1954:1954:1954))
        (PORT d[7] (3662:3662:3662) (3674:3674:3674))
        (PORT d[8] (3983:3983:3983) (4063:4063:4063))
        (PORT d[9] (7670:7670:7670) (7955:7955:7955))
        (PORT d[10] (1557:1557:1557) (1596:1596:1596))
        (PORT d[11] (2842:2842:2842) (2868:2868:2868))
        (PORT d[12] (1564:1564:1564) (1606:1606:1606))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (2623:2623:2623) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2470:2470:2470) (2473:2473:2473))
        (PORT datac (2776:2776:2776) (2738:2738:2738))
        (PORT datad (1643:1643:1643) (1590:1590:1590))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (371:371:371) (373:373:373))
        (PORT datad (2634:2634:2634) (2677:2677:2677))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (645:645:645) (633:633:633))
        (PORT datac (1029:1029:1029) (1014:1014:1014))
        (PORT datad (4188:4188:4188) (4160:4160:4160))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT asdata (2730:2730:2730) (2700:2700:2700))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1409:1409:1409))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3131:3131:3131))
        (PORT clk (3573:3573:3573) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3326:3326:3326))
        (PORT d[1] (3642:3642:3642) (3724:3724:3724))
        (PORT d[2] (4304:4304:4304) (4349:4349:4349))
        (PORT d[3] (2580:2580:2580) (2726:2726:2726))
        (PORT d[4] (4290:4290:4290) (4471:4471:4471))
        (PORT d[5] (4238:4238:4238) (4458:4458:4458))
        (PORT d[6] (3151:3151:3151) (3363:3363:3363))
        (PORT d[7] (3891:3891:3891) (4132:4132:4132))
        (PORT d[8] (2194:2194:2194) (2299:2299:2299))
        (PORT d[9] (3494:3494:3494) (3678:3678:3678))
        (PORT d[10] (4230:4230:4230) (4410:4410:4410))
        (PORT d[11] (4236:4236:4236) (4491:4491:4491))
        (PORT d[12] (4103:4103:4103) (4237:4237:4237))
        (PORT clk (3569:3569:3569) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3082:3082:3082))
        (PORT clk (3569:3569:3569) (3699:3699:3699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3703:3703:3703))
        (PORT d[0] (3651:3651:3651) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3345:3345:3345))
        (PORT d[1] (3613:3613:3613) (3723:3723:3723))
        (PORT d[2] (6104:6104:6104) (6087:6087:6087))
        (PORT d[3] (3417:3417:3417) (3436:3436:3436))
        (PORT d[4] (3145:3145:3145) (3164:3164:3164))
        (PORT d[5] (4616:4616:4616) (4901:4901:4901))
        (PORT d[6] (3101:3101:3101) (3109:3109:3109))
        (PORT d[7] (2395:2395:2395) (2409:2409:2409))
        (PORT d[8] (5052:5052:5052) (5102:5102:5102))
        (PORT d[9] (4220:4220:4220) (4252:4252:4252))
        (PORT d[10] (5576:5576:5576) (5547:5547:5547))
        (PORT d[11] (3770:3770:3770) (3768:3768:3768))
        (PORT d[12] (4055:4055:4055) (4038:4038:4038))
        (PORT clk (2512:2512:2512) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (PORT d[0] (3923:3923:3923) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2287:2287:2287))
        (PORT clk (2944:2944:2944) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3732:3732:3732))
        (PORT d[1] (3460:3460:3460) (3601:3601:3601))
        (PORT d[2] (3735:3735:3735) (3780:3780:3780))
        (PORT d[3] (2271:2271:2271) (2394:2394:2394))
        (PORT d[4] (3453:3453:3453) (3557:3557:3557))
        (PORT d[5] (2596:2596:2596) (2708:2708:2708))
        (PORT d[6] (2352:2352:2352) (2479:2479:2479))
        (PORT d[7] (3386:3386:3386) (3535:3535:3535))
        (PORT d[8] (3250:3250:3250) (3417:3417:3417))
        (PORT d[9] (3409:3409:3409) (3574:3574:3574))
        (PORT d[10] (3963:3963:3963) (4182:4182:4182))
        (PORT d[11] (3189:3189:3189) (3393:3393:3393))
        (PORT d[12] (3839:3839:3839) (3999:3999:3999))
        (PORT clk (2940:2940:2940) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2682:2682:2682))
        (PORT clk (2940:2940:2940) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (2984:2984:2984))
        (PORT d[0] (3337:3337:3337) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (5022:5022:5022))
        (PORT d[1] (3963:3963:3963) (4059:4059:4059))
        (PORT d[2] (3606:3606:3606) (3586:3586:3586))
        (PORT d[3] (4303:4303:4303) (4267:4267:4267))
        (PORT d[4] (3904:3904:3904) (3892:3892:3892))
        (PORT d[5] (4228:4228:4228) (4495:4495:4495))
        (PORT d[6] (3369:3369:3369) (3366:3366:3366))
        (PORT d[7] (4061:4061:4061) (4056:4056:4056))
        (PORT d[8] (4420:4420:4420) (4490:4490:4490))
        (PORT d[9] (6997:6997:6997) (7283:7283:7283))
        (PORT d[10] (6499:6499:6499) (6616:6616:6616))
        (PORT d[11] (3913:3913:3913) (3903:3903:3903))
        (PORT d[12] (3409:3409:3409) (3575:3575:3575))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (3377:3377:3377) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3129:3129:3129))
        (PORT clk (3559:3559:3559) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3024:3024:3024))
        (PORT d[1] (3315:3315:3315) (3410:3410:3410))
        (PORT d[2] (4238:4238:4238) (4279:4279:4279))
        (PORT d[3] (2690:2690:2690) (2854:2854:2854))
        (PORT d[4] (4303:4303:4303) (4486:4486:4486))
        (PORT d[5] (4224:4224:4224) (4443:4443:4443))
        (PORT d[6] (3078:3078:3078) (3249:3249:3249))
        (PORT d[7] (3857:3857:3857) (4097:4097:4097))
        (PORT d[8] (2257:2257:2257) (2361:2361:2361))
        (PORT d[9] (2512:2512:2512) (2693:2693:2693))
        (PORT d[10] (4255:4255:4255) (4436:4436:4436))
        (PORT d[11] (4242:4242:4242) (4497:4497:4497))
        (PORT d[12] (4114:4114:4114) (4257:4257:4257))
        (PORT clk (3555:3555:3555) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2803:2803:2803))
        (PORT clk (3555:3555:3555) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3687:3687:3687))
        (PORT d[0] (3444:3444:3444) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3660:3660:3660))
        (PORT d[1] (4233:4233:4233) (4334:4334:4334))
        (PORT d[2] (6136:6136:6136) (6120:6120:6120))
        (PORT d[3] (3750:3750:3750) (3769:3769:3769))
        (PORT d[4] (3517:3517:3517) (3537:3537:3537))
        (PORT d[5] (4715:4715:4715) (5008:5008:5008))
        (PORT d[6] (3100:3100:3100) (3108:3108:3108))
        (PORT d[7] (2470:2470:2470) (2533:2533:2533))
        (PORT d[8] (4372:4372:4372) (4435:4435:4435))
        (PORT d[9] (4221:4221:4221) (4253:4253:4253))
        (PORT d[10] (5947:5947:5947) (5920:5920:5920))
        (PORT d[11] (3755:3755:3755) (3751:3751:3751))
        (PORT d[12] (4086:4086:4086) (4078:4078:4078))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (2633:2633:2633) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2258:2258:2258))
        (PORT clk (3019:3019:3019) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (4017:4017:4017))
        (PORT d[1] (3452:3452:3452) (3592:3592:3592))
        (PORT d[2] (3823:3823:3823) (3890:3890:3890))
        (PORT d[3] (2254:2254:2254) (2390:2390:2390))
        (PORT d[4] (3191:3191:3191) (3283:3283:3283))
        (PORT d[5] (3289:3289:3289) (3381:3381:3381))
        (PORT d[6] (2913:2913:2913) (3013:3013:3013))
        (PORT d[7] (3594:3594:3594) (3734:3734:3734))
        (PORT d[8] (3208:3208:3208) (3374:3374:3374))
        (PORT d[9] (3081:3081:3081) (3266:3266:3266))
        (PORT d[10] (3826:3826:3826) (3983:3983:3983))
        (PORT d[11] (3181:3181:3181) (3384:3384:3384))
        (PORT d[12] (3854:3854:3854) (4009:4009:4009))
        (PORT clk (3015:3015:3015) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3142:3142:3142))
        (PORT clk (3015:3015:3015) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3067:3067:3067))
        (PORT d[0] (3340:3340:3340) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4674:4674:4674))
        (PORT d[1] (3656:3656:3656) (3761:3761:3761))
        (PORT d[2] (3979:3979:3979) (3963:3963:3963))
        (PORT d[3] (4286:4286:4286) (4264:4264:4264))
        (PORT d[4] (3948:3948:3948) (3936:3936:3936))
        (PORT d[5] (4218:4218:4218) (4484:4484:4484))
        (PORT d[6] (2995:2995:2995) (3000:3000:3000))
        (PORT d[7] (4346:4346:4346) (4325:4325:4325))
        (PORT d[8] (4749:4749:4749) (4818:4818:4818))
        (PORT d[9] (5600:5600:5600) (5665:5665:5665))
        (PORT d[10] (6502:6502:6502) (6616:6616:6616))
        (PORT d[11] (3606:3606:3606) (3593:3593:3593))
        (PORT d[12] (3008:3008:3008) (3173:3173:3173))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (2510:2510:2510) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2945:2945:2945) (2987:2987:2987))
        (PORT datab (1639:1639:1639) (1592:1592:1592))
        (PORT datac (2319:2319:2319) (2362:2362:2362))
        (PORT datad (2294:2294:2294) (2232:2232:2232))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1658:1658:1658))
        (PORT datab (2279:2279:2279) (2244:2244:2244))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2911:2911:2911) (2934:2934:2934))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3121:3121:3121))
        (PORT clk (3511:3511:3511) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2995:2995:2995))
        (PORT d[1] (2922:2922:2922) (3016:3016:3016))
        (PORT d[2] (4211:4211:4211) (4241:4241:4241))
        (PORT d[3] (3037:3037:3037) (3197:3197:3197))
        (PORT d[4] (3871:3871:3871) (4051:4051:4051))
        (PORT d[5] (4206:4206:4206) (4422:4422:4422))
        (PORT d[6] (2799:2799:2799) (3011:3011:3011))
        (PORT d[7] (3847:3847:3847) (4084:4084:4084))
        (PORT d[8] (2528:2528:2528) (2638:2638:2638))
        (PORT d[9] (2918:2918:2918) (3091:3091:3091))
        (PORT d[10] (3974:3974:3974) (4167:4167:4167))
        (PORT d[11] (4221:4221:4221) (4435:4435:4435))
        (PORT d[12] (3733:3733:3733) (3722:3722:3722))
        (PORT clk (3507:3507:3507) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (2969:2969:2969))
        (PORT clk (3507:3507:3507) (3626:3626:3626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3630:3630:3630))
        (PORT d[0] (3249:3249:3249) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3631:3631:3631))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3631:3631:3631))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3631:3631:3631))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3719:3719:3719))
        (PORT d[1] (3958:3958:3958) (4068:4068:4068))
        (PORT d[2] (6462:6462:6462) (6446:6446:6446))
        (PORT d[3] (4123:4123:4123) (4139:4139:4139))
        (PORT d[4] (3514:3514:3514) (3535:3535:3535))
        (PORT d[5] (5089:5089:5089) (5373:5373:5373))
        (PORT d[6] (2754:2754:2754) (2766:2766:2766))
        (PORT d[7] (2462:2462:2462) (2524:2524:2524))
        (PORT d[8] (5427:5427:5427) (5479:5479:5479))
        (PORT d[9] (4574:4574:4574) (4604:4604:4604))
        (PORT d[10] (6272:6272:6272) (6240:6240:6240))
        (PORT d[11] (4130:4130:4130) (4122:4122:4122))
        (PORT d[12] (4421:4421:4421) (4408:4408:4408))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2192:2192:2192) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3066:3066:3066))
        (PORT clk (3465:3465:3465) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3345:3345:3345))
        (PORT d[1] (2657:2657:2657) (2765:2765:2765))
        (PORT d[2] (4220:4220:4220) (4255:4255:4255))
        (PORT d[3] (3055:3055:3055) (3215:3215:3215))
        (PORT d[4] (4223:4223:4223) (4395:4395:4395))
        (PORT d[5] (2434:2434:2434) (2522:2522:2522))
        (PORT d[6] (2772:2772:2772) (2949:2949:2949))
        (PORT d[7] (3896:3896:3896) (4136:4136:4136))
        (PORT d[8] (3059:3059:3059) (3128:3128:3128))
        (PORT d[9] (2817:2817:2817) (2974:2974:2974))
        (PORT d[10] (4259:4259:4259) (4437:4437:4437))
        (PORT d[11] (3875:3875:3875) (4098:4098:4098))
        (PORT d[12] (3447:3447:3447) (3444:3444:3444))
        (PORT clk (3461:3461:3461) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3016:3016:3016))
        (PORT clk (3461:3461:3461) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3569:3569:3569))
        (PORT d[0] (3379:3379:3379) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (4033:4033:4033))
        (PORT d[1] (4541:4541:4541) (4634:4634:4634))
        (PORT d[2] (6523:6523:6523) (6512:6512:6512))
        (PORT d[3] (4079:4079:4079) (4092:4092:4092))
        (PORT d[4] (3928:3928:3928) (3952:3952:3952))
        (PORT d[5] (5400:5400:5400) (5676:5676:5676))
        (PORT d[6] (2438:2438:2438) (2461:2461:2461))
        (PORT d[7] (2069:2069:2069) (2089:2089:2089))
        (PORT d[8] (5465:5465:5465) (5526:5526:5526))
        (PORT d[9] (4878:4878:4878) (4904:4904:4904))
        (PORT d[10] (6280:6280:6280) (6249:6249:6249))
        (PORT d[11] (4138:4138:4138) (4130:4130:4130))
        (PORT d[12] (4771:4771:4771) (4755:4755:4755))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (4008:4008:4008) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2729:2729:2729))
        (PORT clk (3393:3393:3393) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4276:4276:4276))
        (PORT d[1] (3494:3494:3494) (3673:3673:3673))
        (PORT d[2] (3544:3544:3544) (3663:3663:3663))
        (PORT d[3] (2934:2934:2934) (3072:3072:3072))
        (PORT d[4] (3528:3528:3528) (3649:3649:3649))
        (PORT d[5] (3115:3115:3115) (3268:3268:3268))
        (PORT d[6] (2828:2828:2828) (2989:2989:2989))
        (PORT d[7] (3053:3053:3053) (3220:3220:3220))
        (PORT d[8] (4219:4219:4219) (4338:4338:4338))
        (PORT d[9] (3255:3255:3255) (3494:3494:3494))
        (PORT d[10] (3113:3113:3113) (3284:3284:3284))
        (PORT d[11] (3790:3790:3790) (3999:3999:3999))
        (PORT d[12] (4326:4326:4326) (4457:4457:4457))
        (PORT clk (3389:3389:3389) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3288:3288:3288))
        (PORT clk (3389:3389:3389) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3461:3461:3461))
        (PORT d[0] (3609:3609:3609) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4981:4981:4981))
        (PORT d[1] (4276:4276:4276) (4430:4430:4430))
        (PORT d[2] (4597:4597:4597) (4536:4536:4536))
        (PORT d[3] (4601:4601:4601) (4620:4620:4620))
        (PORT d[4] (4644:4644:4644) (4595:4595:4595))
        (PORT d[5] (3962:3962:3962) (4241:4241:4241))
        (PORT d[6] (5480:5480:5480) (5486:5486:5486))
        (PORT d[7] (4620:4620:4620) (4636:4636:4636))
        (PORT d[8] (4169:4169:4169) (4255:4255:4255))
        (PORT d[9] (5435:5435:5435) (5584:5584:5584))
        (PORT d[10] (6846:6846:6846) (6970:6970:6970))
        (PORT d[11] (4697:4697:4697) (4647:4647:4647))
        (PORT d[12] (4129:4129:4129) (4329:4329:4329))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3478:3478:3478) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2949:2949:2949) (2992:2992:2992))
        (PORT datab (1306:1306:1306) (1277:1277:1277))
        (PORT datac (2321:2321:2321) (2364:2364:2364))
        (PORT datad (3599:3599:3599) (3453:3453:3453))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2323:2323:2323))
        (PORT clk (2948:2948:2948) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3703:3703:3703))
        (PORT d[1] (3104:3104:3104) (3270:3270:3270))
        (PORT d[2] (3707:3707:3707) (3766:3766:3766))
        (PORT d[3] (2642:2642:2642) (2771:2771:2771))
        (PORT d[4] (3466:3466:3466) (3571:3571:3571))
        (PORT d[5] (2932:2932:2932) (3035:3035:3035))
        (PORT d[6] (2596:2596:2596) (2706:2706:2706))
        (PORT d[7] (3426:3426:3426) (3626:3626:3626))
        (PORT d[8] (3226:3226:3226) (3394:3394:3394))
        (PORT d[9] (3019:3019:3019) (3200:3200:3200))
        (PORT d[10] (3997:3997:3997) (4131:4131:4131))
        (PORT d[11] (3033:3033:3033) (3229:3229:3229))
        (PORT d[12] (3805:3805:3805) (3956:3956:3956))
        (PORT clk (2944:2944:2944) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3190:3190:3190))
        (PORT clk (2944:2944:2944) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2948:2948:2948) (2978:2978:2978))
        (PORT d[0] (3503:3503:3503) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4642:4642:4642))
        (PORT d[1] (3942:3942:3942) (4036:4036:4036))
        (PORT d[2] (3601:3601:3601) (3589:3589:3589))
        (PORT d[3] (3973:3973:3973) (3964:3964:3964))
        (PORT d[4] (3647:3647:3647) (3640:3640:3640))
        (PORT d[5] (3920:3920:3920) (4190:4190:4190))
        (PORT d[6] (3353:3353:3353) (3347:3347:3347))
        (PORT d[7] (4021:4021:4021) (4006:4006:4006))
        (PORT d[8] (4425:4425:4425) (4496:4496:4496))
        (PORT d[9] (6959:6959:6959) (7241:7241:7241))
        (PORT d[10] (6484:6484:6484) (6599:6599:6599))
        (PORT d[11] (3612:3612:3612) (3600:3600:3600))
        (PORT d[12] (3682:3682:3682) (3841:3841:3841))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2543:2543:2543) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1723:1723:1723))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2265:2265:2265) (2216:2216:2216))
        (PORT datad (2916:2916:2916) (2939:2939:2939))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2295:2295:2295))
        (PORT clk (2962:2962:2962) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3921:3921:3921))
        (PORT d[1] (3379:3379:3379) (3530:3530:3530))
        (PORT d[2] (3743:3743:3743) (3803:3803:3803))
        (PORT d[3] (2627:2627:2627) (2754:2754:2754))
        (PORT d[4] (3472:3472:3472) (3578:3578:3578))
        (PORT d[5] (2935:2935:2935) (3035:3035:3035))
        (PORT d[6] (2032:2032:2032) (2171:2171:2171))
        (PORT d[7] (3287:3287:3287) (3437:3437:3437))
        (PORT d[8] (3276:3276:3276) (3448:3448:3448))
        (PORT d[9] (3401:3401:3401) (3579:3579:3579))
        (PORT d[10] (3509:3509:3509) (3673:3673:3673))
        (PORT d[11] (3098:3098:3098) (3282:3282:3282))
        (PORT d[12] (3817:3817:3817) (3969:3969:3969))
        (PORT clk (2958:2958:2958) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2618:2618:2618))
        (PORT clk (2958:2958:2958) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2993:2993:2993))
        (PORT d[0] (3214:3214:3214) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2994:2994:2994))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4314:4314:4314))
        (PORT d[1] (3841:3841:3841) (3938:3938:3938))
        (PORT d[2] (3925:3925:3925) (3891:3891:3891))
        (PORT d[3] (3989:3989:3989) (3974:3974:3974))
        (PORT d[4] (3608:3608:3608) (3600:3600:3600))
        (PORT d[5] (3931:3931:3931) (4201:4201:4201))
        (PORT d[6] (3391:3391:3391) (3390:3390:3390))
        (PORT d[7] (4029:4029:4029) (4012:4012:4012))
        (PORT d[8] (4440:4440:4440) (4515:4515:4515))
        (PORT d[9] (6946:6946:6946) (7226:7226:7226))
        (PORT d[10] (6163:6163:6163) (6282:6282:6282))
        (PORT d[11] (3238:3238:3238) (3228:3228:3228))
        (PORT d[12] (3373:3373:3373) (3541:3541:3541))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2222:2222:2222) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3095:3095:3095))
        (PORT clk (3534:3534:3534) (3657:3657:3657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2978:2978:2978))
        (PORT d[1] (2743:2743:2743) (2885:2885:2885))
        (PORT d[2] (4283:4283:4283) (4323:4323:4323))
        (PORT d[3] (2709:2709:2709) (2875:2875:2875))
        (PORT d[4] (4257:4257:4257) (4438:4438:4438))
        (PORT d[5] (4224:4224:4224) (4441:4441:4441))
        (PORT d[6] (3091:3091:3091) (3262:3262:3262))
        (PORT d[7] (3854:3854:3854) (4100:4100:4100))
        (PORT d[8] (2528:2528:2528) (2628:2628:2628))
        (PORT d[9] (3129:3129:3129) (3282:3282:3282))
        (PORT d[10] (4210:4210:4210) (4389:4389:4389))
        (PORT d[11] (4173:4173:4173) (4384:4384:4384))
        (PORT d[12] (4421:4421:4421) (4545:4545:4545))
        (PORT clk (3530:3530:3530) (3653:3653:3653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3175:3175:3175))
        (PORT clk (3530:3530:3530) (3653:3653:3653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3534:3534:3534) (3657:3657:3657))
        (PORT d[0] (3774:3774:3774) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3658:3658:3658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3689:3689:3689))
        (PORT d[1] (3958:3958:3958) (4067:4067:4067))
        (PORT d[2] (6175:6175:6175) (6165:6165:6165))
        (PORT d[3] (4055:4055:4055) (4065:4065:4065))
        (PORT d[4] (3541:3541:3541) (3563:3563:3563))
        (PORT d[5] (5021:5021:5021) (5301:5301:5301))
        (PORT d[6] (2757:2757:2757) (2771:2771:2771))
        (PORT d[7] (2492:2492:2492) (2558:2558:2558))
        (PORT d[8] (5072:5072:5072) (5130:5130:5130))
        (PORT d[9] (4527:4527:4527) (4560:4560:4560))
        (PORT d[10] (6283:6283:6283) (6250:6250:6250))
        (PORT d[11] (3821:3821:3821) (3825:3825:3825))
        (PORT d[12] (4354:4354:4354) (4330:4330:4330))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (4022:4022:4022) (4048:4048:4048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3384:3384:3384))
        (PORT clk (3756:3756:3756) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3577:3577:3577))
        (PORT d[1] (2811:2811:2811) (2968:2968:2968))
        (PORT d[2] (3135:3135:3135) (3221:3221:3221))
        (PORT d[3] (2624:2624:2624) (2750:2750:2750))
        (PORT d[4] (3945:3945:3945) (4126:4126:4126))
        (PORT d[5] (3874:3874:3874) (4065:4065:4065))
        (PORT d[6] (2910:2910:2910) (3128:3128:3128))
        (PORT d[7] (3869:3869:3869) (4111:4111:4111))
        (PORT d[8] (3833:3833:3833) (3906:3906:3906))
        (PORT d[9] (2626:2626:2626) (2830:2830:2830))
        (PORT d[10] (4304:4304:4304) (4522:4522:4522))
        (PORT d[11] (3965:3965:3965) (4234:4234:4234))
        (PORT d[12] (4264:4264:4264) (4457:4457:4457))
        (PORT clk (3752:3752:3752) (3889:3889:3889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2825:2825:2825))
        (PORT clk (3752:3752:3752) (3889:3889:3889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3893:3893:3893))
        (PORT d[0] (3506:3506:3506) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3894:3894:3894))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3531:3531:3531))
        (PORT d[1] (3600:3600:3600) (3712:3712:3712))
        (PORT d[2] (6577:6577:6577) (6509:6509:6509))
        (PORT d[3] (6108:6108:6108) (6136:6136:6136))
        (PORT d[4] (6731:6731:6731) (6665:6665:6665))
        (PORT d[5] (2653:2653:2653) (2780:2780:2780))
        (PORT d[6] (6651:6651:6651) (6772:6772:6772))
        (PORT d[7] (3446:3446:3446) (3420:3420:3420))
        (PORT d[8] (3679:3679:3679) (3711:3711:3711))
        (PORT d[9] (7426:7426:7426) (7539:7539:7539))
        (PORT d[10] (5781:5781:5781) (5845:5845:5845))
        (PORT d[11] (6336:6336:6336) (6260:6260:6260))
        (PORT d[12] (6487:6487:6487) (6632:6632:6632))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (1971:1971:1971) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2691:2691:2691))
        (PORT clk (3453:3453:3453) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4197:4197:4197))
        (PORT d[1] (3265:3265:3265) (3460:3460:3460))
        (PORT d[2] (3869:3869:3869) (3973:3973:3973))
        (PORT d[3] (3019:3019:3019) (3177:3177:3177))
        (PORT d[4] (3528:3528:3528) (3668:3668:3668))
        (PORT d[5] (3151:3151:3151) (3309:3309:3309))
        (PORT d[6] (2812:2812:2812) (2978:2978:2978))
        (PORT d[7] (3402:3402:3402) (3565:3565:3565))
        (PORT d[8] (3317:3317:3317) (3501:3501:3501))
        (PORT d[9] (3068:3068:3068) (3320:3320:3320))
        (PORT d[10] (4369:4369:4369) (4633:4633:4633))
        (PORT d[11] (3515:3515:3515) (3747:3747:3747))
        (PORT d[12] (4406:4406:4406) (4544:4544:4544))
        (PORT clk (3449:3449:3449) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3410:3410:3410))
        (PORT clk (3449:3449:3449) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3548:3548:3548))
        (PORT d[0] (4062:4062:4062) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4831:4831:4831) (5110:5110:5110))
        (PORT d[1] (4960:4960:4960) (5097:5097:5097))
        (PORT d[2] (5057:5057:5057) (4998:4998:4998))
        (PORT d[3] (4709:4709:4709) (4742:4742:4742))
        (PORT d[4] (4995:4995:4995) (4945:4945:4945))
        (PORT d[5] (4631:4631:4631) (4903:4903:4903))
        (PORT d[6] (5631:5631:5631) (5618:5618:5618))
        (PORT d[7] (4975:4975:4975) (4986:4986:4986))
        (PORT d[8] (4427:4427:4427) (4480:4480:4480))
        (PORT d[9] (6087:6087:6087) (6218:6218:6218))
        (PORT d[10] (6879:6879:6879) (7005:7005:7005))
        (PORT d[11] (5020:5020:5020) (4963:4963:4963))
        (PORT d[12] (3809:3809:3809) (3998:3998:3998))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (3511:3511:3511) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2941:2941:2941) (2982:2982:2982))
        (PORT datab (2081:2081:2081) (1960:1960:1960))
        (PORT datac (2317:2317:2317) (2359:2359:2359))
        (PORT datad (3048:3048:3048) (2992:2992:2992))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1959:1959:1959))
        (PORT datab (1338:1338:1338) (1293:1293:1293))
        (PORT datac (2318:2318:2318) (2361:2361:2361))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3376:3376:3376))
        (PORT clk (3489:3489:3489) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3000:3000:3000))
        (PORT d[1] (2975:2975:2975) (3075:3075:3075))
        (PORT d[2] (3935:3935:3935) (3988:3988:3988))
        (PORT d[3] (2650:2650:2650) (2812:2812:2812))
        (PORT d[4] (3896:3896:3896) (4060:4060:4060))
        (PORT d[5] (3890:3890:3890) (4116:4116:4116))
        (PORT d[6] (2853:2853:2853) (3066:3066:3066))
        (PORT d[7] (3899:3899:3899) (4143:4143:4143))
        (PORT d[8] (2207:2207:2207) (2314:2314:2314))
        (PORT d[9] (3162:3162:3162) (3316:3316:3316))
        (PORT d[10] (3906:3906:3906) (4096:4096:4096))
        (PORT d[11] (4228:4228:4228) (4442:4442:4442))
        (PORT d[12] (4142:4142:4142) (4280:4280:4280))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2633:2633:2633))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3603:3603:3603))
        (PORT d[0] (3275:3275:3275) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2499:2499:2499))
        (PORT d[1] (4208:4208:4208) (4308:4308:4308))
        (PORT d[2] (6116:6116:6116) (6102:6102:6102))
        (PORT d[3] (3750:3750:3750) (3767:3767:3767))
        (PORT d[4] (3559:3559:3559) (3581:3581:3581))
        (PORT d[5] (5051:5051:5051) (5331:5331:5331))
        (PORT d[6] (2764:2764:2764) (2778:2778:2778))
        (PORT d[7] (2454:2454:2454) (2514:2514:2514))
        (PORT d[8] (5069:5069:5069) (5120:5120:5120))
        (PORT d[9] (4534:4534:4534) (4562:4562:4562))
        (PORT d[10] (5916:5916:5916) (5886:5886:5886))
        (PORT d[11] (3789:3789:3789) (3788:3788:3788))
        (PORT d[12] (4395:4395:4395) (4376:4376:4376))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2992:2992:2992) (3109:3109:3109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2302:2302:2302))
        (PORT clk (3270:3270:3270) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2322:2322:2322))
        (PORT d[1] (2710:2710:2710) (2823:2823:2823))
        (PORT d[2] (2438:2438:2438) (2448:2448:2448))
        (PORT d[3] (1851:1851:1851) (1940:1940:1940))
        (PORT d[4] (3385:3385:3385) (3382:3382:3382))
        (PORT d[5] (2360:2360:2360) (2379:2379:2379))
        (PORT d[6] (2662:2662:2662) (2668:2668:2668))
        (PORT d[7] (2840:2840:2840) (2843:2843:2843))
        (PORT d[8] (1944:1944:1944) (1947:1947:1947))
        (PORT d[9] (2158:2158:2158) (2311:2311:2311))
        (PORT d[10] (2971:2971:2971) (3085:3085:3085))
        (PORT d[11] (1943:1943:1943) (1963:1963:1963))
        (PORT d[12] (1957:1957:1957) (1982:1982:1982))
        (PORT clk (3266:3266:3266) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2432:2432:2432))
        (PORT clk (3266:3266:3266) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3309:3309:3309))
        (PORT d[0] (3052:3052:3052) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2277:2277:2277))
        (PORT d[1] (1195:1195:1195) (1226:1226:1226))
        (PORT d[2] (1210:1210:1210) (1248:1248:1248))
        (PORT d[3] (1207:1207:1207) (1242:1242:1242))
        (PORT d[4] (1188:1188:1188) (1221:1221:1221))
        (PORT d[5] (1590:1590:1590) (1632:1632:1632))
        (PORT d[6] (1191:1191:1191) (1219:1219:1219))
        (PORT d[7] (1445:1445:1445) (1459:1459:1459))
        (PORT d[8] (2121:2121:2121) (2108:2108:2108))
        (PORT d[9] (1212:1212:1212) (1252:1252:1252))
        (PORT d[10] (1540:1540:1540) (1580:1580:1580))
        (PORT d[11] (1561:1561:1561) (1600:1600:1600))
        (PORT d[12] (2343:2343:2343) (2377:2377:2377))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (953:953:953) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1268:1268:1268))
        (PORT datab (1302:1302:1302) (1277:1277:1277))
        (PORT datac (2319:2319:2319) (2361:2361:2361))
        (PORT datad (2912:2912:2912) (2935:2935:2935))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2543:2543:2543))
        (PORT clk (3008:3008:3008) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3636:3636:3636))
        (PORT d[1] (3116:3116:3116) (3262:3262:3262))
        (PORT d[2] (3037:3037:3037) (3100:3100:3100))
        (PORT d[3] (2607:2607:2607) (2737:2737:2737))
        (PORT d[4] (2804:2804:2804) (2907:2907:2907))
        (PORT d[5] (3583:3583:3583) (3669:3669:3669))
        (PORT d[6] (2332:2332:2332) (2455:2455:2455))
        (PORT d[7] (3636:3636:3636) (3780:3780:3780))
        (PORT d[8] (2919:2919:2919) (3067:3067:3067))
        (PORT d[9] (3109:3109:3109) (3293:3293:3293))
        (PORT d[10] (3846:3846:3846) (4003:4003:4003))
        (PORT d[11] (3543:3543:3543) (3740:3740:3740))
        (PORT d[12] (4200:4200:4200) (4385:4385:4385))
        (PORT clk (3004:3004:3004) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (2872:2872:2872))
        (PORT clk (3004:3004:3004) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3075:3075:3075))
        (PORT d[0] (3578:3578:3578) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (5054:5054:5054))
        (PORT d[1] (3974:3974:3974) (4078:4078:4078))
        (PORT d[2] (4579:4579:4579) (4546:4546:4546))
        (PORT d[3] (4038:4038:4038) (4034:4034:4034))
        (PORT d[4] (4289:4289:4289) (4274:4274:4274))
        (PORT d[5] (3575:3575:3575) (3778:3778:3778))
        (PORT d[6] (2994:2994:2994) (2998:2998:2998))
        (PORT d[7] (4429:4429:4429) (4416:4416:4416))
        (PORT d[8] (3864:3864:3864) (3891:3891:3891))
        (PORT d[9] (4608:4608:4608) (4707:4707:4707))
        (PORT d[10] (3301:3301:3301) (3304:3304:3304))
        (PORT d[11] (3968:3968:3968) (3951:3951:3951))
        (PORT d[12] (3730:3730:3730) (3888:3888:3888))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (2634:2634:2634) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
        (PORT clk (3306:3306:3306) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3249:3249:3249))
        (PORT d[1] (2747:2747:2747) (2864:2864:2864))
        (PORT d[2] (2811:2811:2811) (2813:2813:2813))
        (PORT d[3] (2263:2263:2263) (2377:2377:2377))
        (PORT d[4] (3068:3068:3068) (3064:3064:3064))
        (PORT d[5] (2732:2732:2732) (2749:2749:2749))
        (PORT d[6] (3002:3002:3002) (2999:2999:2999))
        (PORT d[7] (2276:2276:2276) (2298:2298:2298))
        (PORT d[8] (2410:2410:2410) (2438:2438:2438))
        (PORT d[9] (2145:2145:2145) (2295:2295:2295))
        (PORT d[10] (3887:3887:3887) (4061:4061:4061))
        (PORT d[11] (2333:2333:2333) (2353:2353:2353))
        (PORT d[12] (2291:2291:2291) (2307:2307:2307))
        (PORT clk (3302:3302:3302) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2539:2539:2539))
        (PORT clk (3302:3302:3302) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3364:3364:3364))
        (PORT d[0] (3126:3126:3126) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3195:3195:3195))
        (PORT d[1] (1564:1564:1564) (1597:1597:1597))
        (PORT d[2] (1557:1557:1557) (1595:1595:1595))
        (PORT d[3] (1536:1536:1536) (1568:1568:1568))
        (PORT d[4] (1520:1520:1520) (1553:1553:1553))
        (PORT d[5] (1952:1952:1952) (1993:1993:1993))
        (PORT d[6] (1886:1886:1886) (1908:1908:1908))
        (PORT d[7] (3957:3957:3957) (4046:4046:4046))
        (PORT d[8] (1612:1612:1612) (1640:1640:1640))
        (PORT d[9] (4530:4530:4530) (4558:4558:4558))
        (PORT d[10] (1896:1896:1896) (1934:1934:1934))
        (PORT d[11] (2203:2203:2203) (2224:2224:2224))
        (PORT d[12] (2681:2681:2681) (2709:2709:2709))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (1596:1596:1596) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1972:1972:1972) (1939:1939:1939))
        (PORT datac (2319:2319:2319) (2361:2361:2361))
        (PORT datad (1603:1603:1603) (1559:1559:1559))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4307:4307:4307) (4407:4407:4407))
        (PORT datab (2140:2140:2140) (2155:2155:2155))
        (PORT datac (374:374:374) (380:380:380))
        (PORT datad (609:609:609) (589:589:589))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (936:936:936))
        (PORT datab (941:941:941) (907:907:907))
        (PORT datac (915:915:915) (886:886:886))
        (PORT datad (4253:4253:4253) (4354:4354:4354))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2143:2143:2143) (2079:2079:2079))
        (PORT datac (656:656:656) (659:659:659))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1153:1153:1153))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4211:4211:4211) (4593:4593:4593))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2432:2432:2432))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (480:480:480))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3681:3681:3681))
        (PORT clk (2999:2999:2999) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3402:3402:3402))
        (PORT d[1] (3558:3558:3558) (3780:3780:3780))
        (PORT d[2] (3286:3286:3286) (3390:3390:3390))
        (PORT d[3] (3748:3748:3748) (3971:3971:3971))
        (PORT d[4] (3358:3358:3358) (3437:3437:3437))
        (PORT d[5] (3828:3828:3828) (4020:4020:4020))
        (PORT d[6] (3667:3667:3667) (3957:3957:3957))
        (PORT d[7] (3637:3637:3637) (3815:3815:3815))
        (PORT d[8] (2559:2559:2559) (2637:2637:2637))
        (PORT d[9] (2693:2693:2693) (2812:2812:2812))
        (PORT d[10] (3964:3964:3964) (4139:4139:4139))
        (PORT d[11] (2305:2305:2305) (2408:2408:2408))
        (PORT d[12] (3836:3836:3836) (3978:3978:3978))
        (PORT clk (2995:2995:2995) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2556:2556:2556))
        (PORT clk (2995:2995:2995) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3061:3061:3061))
        (PORT d[0] (3181:3181:3181) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3066:3066:3066))
        (PORT d[1] (4612:4612:4612) (4726:4726:4726))
        (PORT d[2] (5272:5272:5272) (5266:5266:5266))
        (PORT d[3] (6441:6441:6441) (6231:6231:6231))
        (PORT d[4] (10142:10142:10142) (9983:9983:9983))
        (PORT d[5] (3535:3535:3535) (3747:3747:3747))
        (PORT d[6] (5371:5371:5371) (5407:5407:5407))
        (PORT d[7] (4656:4656:4656) (4803:4803:4803))
        (PORT d[8] (5537:5537:5537) (5489:5489:5489))
        (PORT d[9] (5831:5831:5831) (6006:6006:6006))
        (PORT d[10] (6191:6191:6191) (6144:6144:6144))
        (PORT d[11] (5576:5576:5576) (5637:5637:5637))
        (PORT d[12] (5083:5083:5083) (5173:5173:5173))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (2971:2971:2971) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2615:2615:2615))
        (PORT clk (2771:2771:2771) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2931:2931:2931))
        (PORT d[1] (3301:3301:3301) (3182:3182:3182))
        (PORT d[2] (2925:2925:2925) (3046:3046:3046))
        (PORT d[3] (2172:2172:2172) (2211:2211:2211))
        (PORT d[4] (2884:2884:2884) (2861:2861:2861))
        (PORT d[5] (2641:2641:2641) (2708:2708:2708))
        (PORT d[6] (3311:3311:3311) (3570:3570:3570))
        (PORT d[7] (3299:3299:3299) (3439:3439:3439))
        (PORT d[8] (2783:2783:2783) (2854:2854:2854))
        (PORT d[9] (2445:2445:2445) (2616:2616:2616))
        (PORT d[10] (3504:3504:3504) (3634:3634:3634))
        (PORT d[11] (2230:2230:2230) (2298:2298:2298))
        (PORT d[12] (3812:3812:3812) (3952:3952:3952))
        (PORT clk (2767:2767:2767) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3165:3165:3165))
        (PORT clk (2767:2767:2767) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2779:2779:2779))
        (PORT d[0] (3796:3796:3796) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3492:3492:3492))
        (PORT d[1] (5116:5116:5116) (5300:5300:5300))
        (PORT d[2] (5964:5964:5964) (5951:5951:5951))
        (PORT d[3] (6555:6555:6555) (6573:6573:6573))
        (PORT d[4] (7970:7970:7970) (7729:7729:7729))
        (PORT d[5] (3919:3919:3919) (4115:4115:4115))
        (PORT d[6] (5038:5038:5038) (5043:5043:5043))
        (PORT d[7] (5370:5370:5370) (5514:5514:5514))
        (PORT d[8] (7260:7260:7260) (7369:7369:7369))
        (PORT d[9] (5655:5655:5655) (5797:5797:5797))
        (PORT d[10] (7478:7478:7478) (7391:7391:7391))
        (PORT d[11] (5686:5686:5686) (5745:5745:5745))
        (PORT d[12] (5763:5763:5763) (5845:5845:5845))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (3038:3038:3038) (3047:3047:3047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2232:2232:2232))
        (PORT datab (3866:3866:3866) (3885:3885:3885))
        (PORT datac (2945:2945:2945) (3044:3044:3044))
        (PORT datad (2302:2302:2302) (2289:2289:2289))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3342:3342:3342))
        (PORT clk (2547:2547:2547) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3517:3517:3517))
        (PORT d[1] (3193:3193:3193) (3125:3125:3125))
        (PORT d[2] (3187:3187:3187) (3279:3279:3279))
        (PORT d[3] (3026:3026:3026) (3219:3219:3219))
        (PORT d[4] (3276:3276:3276) (3307:3307:3307))
        (PORT d[5] (3405:3405:3405) (3569:3569:3569))
        (PORT d[6] (2961:2961:2961) (3043:3043:3043))
        (PORT d[7] (2928:2928:2928) (3039:3039:3039))
        (PORT d[8] (2551:2551:2551) (2686:2686:2686))
        (PORT d[9] (2842:2842:2842) (3002:3002:3002))
        (PORT d[10] (3551:3551:3551) (3686:3686:3686))
        (PORT d[11] (2246:2246:2246) (2316:2316:2316))
        (PORT d[12] (2551:2551:2551) (2607:2607:2607))
        (PORT clk (2543:2543:2543) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2835:2835:2835))
        (PORT clk (2543:2543:2543) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2560:2560:2560))
        (PORT d[0] (3449:3449:3449) (3466:3466:3466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4243:4243:4243))
        (PORT d[1] (5096:5096:5096) (5307:5307:5307))
        (PORT d[2] (5447:5447:5447) (5473:5473:5473))
        (PORT d[3] (5447:5447:5447) (5462:5462:5462))
        (PORT d[4] (7396:7396:7396) (7102:7102:7102))
        (PORT d[5] (3625:3625:3625) (3844:3844:3844))
        (PORT d[6] (4919:4919:4919) (4873:4873:4873))
        (PORT d[7] (6496:6496:6496) (6646:6646:6646))
        (PORT d[8] (6210:6210:6210) (6328:6328:6328))
        (PORT d[9] (7019:7019:7019) (7241:7241:7241))
        (PORT d[10] (6285:6285:6285) (6440:6440:6440))
        (PORT d[11] (4599:4599:4599) (4668:4668:4668))
        (PORT d[12] (4179:4179:4179) (4340:4340:4340))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (2599:2599:2599) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3089:3089:3089))
        (PORT clk (2470:2470:2470) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3327:3327:3327))
        (PORT d[1] (3224:3224:3224) (3333:3333:3333))
        (PORT d[2] (3193:3193:3193) (3301:3301:3301))
        (PORT d[3] (2536:2536:2536) (2627:2627:2627))
        (PORT d[4] (3325:3325:3325) (3354:3354:3354))
        (PORT d[5] (3187:3187:3187) (3250:3250:3250))
        (PORT d[6] (2304:2304:2304) (2397:2397:2397))
        (PORT d[7] (2610:2610:2610) (2729:2729:2729))
        (PORT d[8] (2917:2917:2917) (3042:3042:3042))
        (PORT d[9] (2839:2839:2839) (3018:3018:3018))
        (PORT d[10] (3473:3473:3473) (3683:3683:3683))
        (PORT d[11] (2594:2594:2594) (2700:2700:2700))
        (PORT d[12] (2485:2485:2485) (2559:2559:2559))
        (PORT clk (2466:2466:2466) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2120:2120:2120))
        (PORT clk (2466:2466:2466) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2423:2423:2423))
        (PORT d[0] (2767:2767:2767) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3593:3593:3593))
        (PORT d[1] (5425:5425:5425) (5625:5625:5625))
        (PORT d[2] (4043:4043:4043) (4096:4096:4096))
        (PORT d[3] (4758:4758:4758) (4771:4771:4771))
        (PORT d[4] (6170:6170:6170) (5933:5933:5933))
        (PORT d[5] (3951:3951:3951) (4160:4160:4160))
        (PORT d[6] (4597:4597:4597) (4557:4557:4557))
        (PORT d[7] (7209:7209:7209) (7360:7360:7360))
        (PORT d[8] (5430:5430:5430) (5540:5540:5540))
        (PORT d[9] (6245:6245:6245) (6455:6455:6455))
        (PORT d[10] (6542:6542:6542) (6677:6677:6677))
        (PORT d[11] (3888:3888:3888) (3964:3964:3964))
        (PORT d[12] (3450:3450:3450) (3608:3608:3608))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (3249:3249:3249) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2232:2232:2232))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2247:2247:2247) (2233:2233:2233))
        (PORT datad (3749:3749:3749) (3648:3648:3648))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2157:2157:2157))
        (PORT clk (3017:3017:3017) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2121:2121:2121))
        (PORT d[1] (1338:1338:1338) (1396:1396:1396))
        (PORT d[2] (1576:1576:1576) (1607:1607:1607))
        (PORT d[3] (2187:2187:2187) (2174:2174:2174))
        (PORT d[4] (1269:1269:1269) (1330:1330:1330))
        (PORT d[5] (1668:1668:1668) (1709:1709:1709))
        (PORT d[6] (1512:1512:1512) (1552:1552:1552))
        (PORT d[7] (1591:1591:1591) (1644:1644:1644))
        (PORT d[8] (1924:1924:1924) (1999:1999:1999))
        (PORT d[9] (2277:2277:2277) (2363:2363:2363))
        (PORT d[10] (1834:1834:1834) (1871:1871:1871))
        (PORT d[11] (1669:1669:1669) (1712:1712:1712))
        (PORT d[12] (2304:2304:2304) (2341:2341:2341))
        (PORT clk (3013:3013:3013) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1459:1459:1459))
        (PORT clk (3013:3013:3013) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3082:3082:3082))
        (PORT d[0] (2128:2128:2128) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3083:3083:3083))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2596:2596:2596))
        (PORT d[1] (4269:4269:4269) (4338:4338:4338))
        (PORT d[2] (5254:5254:5254) (5184:5184:5184))
        (PORT d[3] (5465:5465:5465) (5422:5422:5422))
        (PORT d[4] (3680:3680:3680) (3623:3623:3623))
        (PORT d[5] (4597:4597:4597) (4765:4765:4765))
        (PORT d[6] (2375:2375:2375) (2329:2329:2329))
        (PORT d[7] (4593:4593:4593) (4675:4675:4675))
        (PORT d[8] (2618:2618:2618) (2573:2573:2573))
        (PORT d[9] (2932:2932:2932) (2892:2892:2892))
        (PORT d[10] (3170:3170:3170) (3124:3124:3124))
        (PORT d[11] (5408:5408:5408) (5462:5462:5462))
        (PORT d[12] (5032:5032:5032) (5114:5114:5114))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (4420:4420:4420) (4216:4216:4216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3045:3045:3045))
        (PORT clk (2491:2491:2491) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3248:3248:3248))
        (PORT d[1] (3243:3243:3243) (3355:3355:3355))
        (PORT d[2] (3238:3238:3238) (3123:3123:3123))
        (PORT d[3] (2511:2511:2511) (2603:2603:2603))
        (PORT d[4] (3280:3280:3280) (3311:3311:3311))
        (PORT d[5] (3429:3429:3429) (3596:3596:3596))
        (PORT d[6] (2478:2478:2478) (2618:2618:2618))
        (PORT d[7] (2611:2611:2611) (2729:2729:2729))
        (PORT d[8] (2924:2924:2924) (3045:3045:3045))
        (PORT d[9] (2862:2862:2862) (3024:3024:3024))
        (PORT d[10] (3206:3206:3206) (3416:3416:3416))
        (PORT d[11] (2589:2589:2589) (2689:2689:2689))
        (PORT d[12] (2783:2783:2783) (2829:2829:2829))
        (PORT clk (2487:2487:2487) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2606:2606:2606))
        (PORT clk (2487:2487:2487) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2494:2494:2494))
        (PORT d[0] (3152:3152:3152) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (4203:4203:4203))
        (PORT d[1] (5063:5063:5063) (5272:5272:5272))
        (PORT d[2] (4728:4728:4728) (4771:4771:4771))
        (PORT d[3] (5442:5442:5442) (5446:5446:5446))
        (PORT d[4] (6849:6849:6849) (6591:6591:6591))
        (PORT d[5] (4570:4570:4570) (4767:4767:4767))
        (PORT d[6] (4600:4600:4600) (4561:4561:4561))
        (PORT d[7] (6519:6519:6519) (6672:6672:6672))
        (PORT d[8] (6220:6220:6220) (6327:6327:6327))
        (PORT d[9] (6978:6978:6978) (7193:7193:7193))
        (PORT d[10] (6245:6245:6245) (6393:6393:6393))
        (PORT d[11] (4259:4259:4259) (4332:4332:4332))
        (PORT d[12] (4100:4100:4100) (4253:4253:4253))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (3263:3263:3263) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2233:2233:2233))
        (PORT datab (3864:3864:3864) (3882:3882:3882))
        (PORT datac (1432:1432:1432) (1417:1417:1417))
        (PORT datad (3122:3122:3122) (3043:3043:3043))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1181:1181:1181))
        (PORT clk (2597:2597:2597) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1733:1733:1733))
        (PORT d[1] (1625:1625:1625) (1680:1680:1680))
        (PORT d[2] (1635:1635:1635) (1693:1693:1693))
        (PORT d[3] (2281:2281:2281) (2295:2295:2295))
        (PORT d[4] (1702:1702:1702) (1769:1769:1769))
        (PORT d[5] (1977:1977:1977) (2010:2010:2010))
        (PORT d[6] (2458:2458:2458) (2540:2540:2540))
        (PORT d[7] (2020:2020:2020) (2080:2080:2080))
        (PORT d[8] (2264:2264:2264) (2285:2285:2285))
        (PORT d[9] (2271:2271:2271) (2300:2300:2300))
        (PORT d[10] (1995:1995:1995) (2050:2050:2050))
        (PORT d[11] (3388:3388:3388) (3522:3522:3522))
        (PORT d[12] (1946:1946:1946) (1986:1986:1986))
        (PORT clk (2593:2593:2593) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2134:2134:2134))
        (PORT clk (2593:2593:2593) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2624:2624:2624))
        (PORT d[0] (2867:2867:2867) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3623:3623:3623))
        (PORT d[1] (5710:5710:5710) (5859:5859:5859))
        (PORT d[2] (4429:4429:4429) (4452:4452:4452))
        (PORT d[3] (5252:5252:5252) (5257:5257:5257))
        (PORT d[4] (4897:4897:4897) (4809:4809:4809))
        (PORT d[5] (3139:3139:3139) (3314:3314:3314))
        (PORT d[6] (5319:5319:5319) (5277:5277:5277))
        (PORT d[7] (4452:4452:4452) (4479:4479:4479))
        (PORT d[8] (4437:4437:4437) (4508:4508:4508))
        (PORT d[9] (7427:7427:7427) (7652:7652:7652))
        (PORT d[10] (4202:4202:4202) (4127:4127:4127))
        (PORT d[11] (3860:3860:3860) (3900:3900:3900))
        (PORT d[12] (2648:2648:2648) (2742:2742:2742))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (2132:2132:2132) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3309:3309:3309))
        (PORT clk (2983:2983:2983) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3703:3703:3703))
        (PORT d[1] (3620:3620:3620) (3495:3495:3495))
        (PORT d[2] (2926:2926:2926) (3046:3046:3046))
        (PORT d[3] (2215:2215:2215) (2309:2309:2309))
        (PORT d[4] (3695:3695:3695) (3768:3768:3768))
        (PORT d[5] (2682:2682:2682) (2749:2749:2749))
        (PORT d[6] (3488:3488:3488) (3621:3621:3621))
        (PORT d[7] (3349:3349:3349) (3542:3542:3542))
        (PORT d[8] (2581:2581:2581) (2662:2662:2662))
        (PORT d[9] (2418:2418:2418) (2553:2553:2553))
        (PORT d[10] (3626:3626:3626) (3809:3809:3809))
        (PORT d[11] (2598:2598:2598) (2663:2663:2663))
        (PORT d[12] (3745:3745:3745) (3877:3877:3877))
        (PORT clk (2979:2979:2979) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2913:2913:2913))
        (PORT clk (2979:2979:2979) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3037:3037:3037))
        (PORT d[0] (3524:3524:3524) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3038:3038:3038))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3038:3038:3038))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3038:3038:3038))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3076:3076:3076))
        (PORT d[1] (4964:4964:4964) (5072:5072:5072))
        (PORT d[2] (5641:5641:5641) (5628:5628:5628))
        (PORT d[3] (6833:6833:6833) (6621:6621:6621))
        (PORT d[4] (8301:8301:8301) (8055:8055:8055))
        (PORT d[5] (3866:3866:3866) (4076:4076:4076))
        (PORT d[6] (5404:5404:5404) (5443:5443:5443))
        (PORT d[7] (4735:4735:4735) (4889:4889:4889))
        (PORT d[8] (5943:5943:5943) (5890:5890:5890))
        (PORT d[9] (5001:5001:5001) (5143:5143:5143))
        (PORT d[10] (6567:6567:6567) (6521:6521:6521))
        (PORT d[11] (5630:5630:5630) (5688:5688:5688))
        (PORT d[12] (5401:5401:5401) (5487:5487:5487))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (4899:4899:4899) (4956:4956:4956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1393:1393:1393) (1390:1390:1390))
        (PORT datac (3823:3823:3823) (3850:3850:3850))
        (PORT datad (3672:3672:3672) (3755:3755:3755))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3585:3585:3585))
        (PORT clk (3141:3141:3141) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3330:3330:3330))
        (PORT d[1] (3475:3475:3475) (3673:3673:3673))
        (PORT d[2] (3336:3336:3336) (3456:3456:3456))
        (PORT d[3] (3822:3822:3822) (4089:4089:4089))
        (PORT d[4] (3705:3705:3705) (3785:3785:3785))
        (PORT d[5] (3086:3086:3086) (3196:3196:3196))
        (PORT d[6] (2699:2699:2699) (2858:2858:2858))
        (PORT d[7] (3688:3688:3688) (3865:3865:3865))
        (PORT d[8] (2297:2297:2297) (2437:2437:2437))
        (PORT d[9] (2773:2773:2773) (2934:2934:2934))
        (PORT d[10] (3907:3907:3907) (4079:4079:4079))
        (PORT d[11] (2647:2647:2647) (2791:2791:2791))
        (PORT d[12] (4500:4500:4500) (4498:4498:4498))
        (PORT clk (3137:3137:3137) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3432:3432:3432))
        (PORT clk (3137:3137:3137) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3167:3167:3167))
        (PORT d[0] (3976:3976:3976) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3493:3493:3493))
        (PORT d[1] (4213:4213:4213) (4306:4306:4306))
        (PORT d[2] (4847:4847:4847) (4835:4835:4835))
        (PORT d[3] (5671:5671:5671) (5469:5469:5469))
        (PORT d[4] (9351:9351:9351) (9181:9181:9181))
        (PORT d[5] (3524:3524:3524) (3725:3725:3725))
        (PORT d[6] (6062:6062:6062) (6103:6103:6103))
        (PORT d[7] (3819:3819:3819) (3950:3950:3950))
        (PORT d[8] (4788:4788:4788) (4733:4733:4733))
        (PORT d[9] (6193:6193:6193) (6373:6373:6373))
        (PORT d[10] (5146:5146:5146) (5104:5104:5104))
        (PORT d[11] (4530:4530:4530) (4592:4592:4592))
        (PORT d[12] (4023:4023:4023) (4114:4114:4114))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2669:2669:2669) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4412:4412:4412))
        (PORT clk (3357:3357:3357) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4287:4287:4287))
        (PORT d[1] (3518:3518:3518) (3731:3731:3731))
        (PORT d[2] (3915:3915:3915) (4023:4023:4023))
        (PORT d[3] (2643:2643:2643) (2802:2802:2802))
        (PORT d[4] (3503:3503:3503) (3639:3639:3639))
        (PORT d[5] (3025:3025:3025) (3183:3183:3183))
        (PORT d[6] (2843:2843:2843) (3007:3007:3007))
        (PORT d[7] (3060:3060:3060) (3228:3228:3228))
        (PORT d[8] (3663:3663:3663) (3846:3846:3846))
        (PORT d[9] (3625:3625:3625) (3856:3856:3856))
        (PORT d[10] (4368:4368:4368) (4624:4624:4624))
        (PORT d[11] (3533:3533:3533) (3762:3762:3762))
        (PORT d[12] (4209:4209:4209) (4397:4397:4397))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3026:3026:3026))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3447:3447:3447))
        (PORT d[0] (3609:3609:3609) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4723:4723:4723))
        (PORT d[1] (4319:4319:4319) (4478:4478:4478))
        (PORT d[2] (4564:4564:4564) (4505:4505:4505))
        (PORT d[3] (4622:4622:4622) (4640:4640:4640))
        (PORT d[4] (4672:4672:4672) (4625:4625:4625))
        (PORT d[5] (4577:4577:4577) (4842:4842:4842))
        (PORT d[6] (5325:5325:5325) (5315:5315:5315))
        (PORT d[7] (4639:4639:4639) (4657:4657:4657))
        (PORT d[8] (4150:4150:4150) (4231:4231:4231))
        (PORT d[9] (5434:5434:5434) (5583:5583:5583))
        (PORT d[10] (6512:6512:6512) (6649:6649:6649))
        (PORT d[11] (4696:4696:4696) (4634:4634:4634))
        (PORT d[12] (4168:4168:4168) (4369:4369:4369))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (3154:3154:3154) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3043:3043:3043))
        (PORT clk (3382:3382:3382) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2622:2622:2622))
        (PORT d[1] (2843:2843:2843) (2909:2909:2909))
        (PORT d[2] (3049:3049:3049) (3081:3081:3081))
        (PORT d[3] (3418:3418:3418) (3627:3627:3627))
        (PORT d[4] (2673:2673:2673) (2727:2727:2727))
        (PORT d[5] (3210:3210:3210) (3255:3255:3255))
        (PORT d[6] (3630:3630:3630) (3885:3885:3885))
        (PORT d[7] (3053:3053:3053) (3107:3107:3107))
        (PORT d[8] (2323:2323:2323) (2402:2402:2402))
        (PORT d[9] (2075:2075:2075) (2211:2211:2211))
        (PORT d[10] (4215:4215:4215) (4341:4341:4341))
        (PORT d[11] (3464:3464:3464) (3498:3498:3498))
        (PORT d[12] (2987:2987:2987) (3027:3027:3027))
        (PORT clk (3378:3378:3378) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2836:2836:2836))
        (PORT clk (3378:3378:3378) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3474:3474:3474))
        (PORT d[0] (3527:3527:3527) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3475:3475:3475))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3475:3475:3475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3475:3475:3475))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3475:3475:3475))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3027:3027:3027))
        (PORT d[1] (4019:4019:4019) (4021:4021:4021))
        (PORT d[2] (3804:3804:3804) (3731:3731:3731))
        (PORT d[3] (3984:3984:3984) (3931:3931:3931))
        (PORT d[4] (3714:3714:3714) (3666:3666:3666))
        (PORT d[5] (4299:4299:4299) (4546:4546:4546))
        (PORT d[6] (4078:4078:4078) (4011:4011:4011))
        (PORT d[7] (3203:3203:3203) (3290:3290:3290))
        (PORT d[8] (4619:4619:4619) (4518:4518:4518))
        (PORT d[9] (4222:4222:4222) (4138:4138:4138))
        (PORT d[10] (4209:4209:4209) (4149:4149:4149))
        (PORT d[11] (3917:3917:3917) (3963:3963:3963))
        (PORT d[12] (3703:3703:3703) (3766:3766:3766))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (2662:2662:2662) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1864:1864:1864))
        (PORT clk (3019:3019:3019) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2986:2986:2986))
        (PORT d[1] (3831:3831:3831) (3948:3948:3948))
        (PORT d[2] (3078:3078:3078) (3092:3092:3092))
        (PORT d[3] (2578:2578:2578) (2689:2689:2689))
        (PORT d[4] (3733:3733:3733) (3823:3823:3823))
        (PORT d[5] (2305:2305:2305) (2307:2307:2307))
        (PORT d[6] (2277:2277:2277) (2400:2400:2400))
        (PORT d[7] (3392:3392:3392) (3515:3515:3515))
        (PORT d[8] (2626:2626:2626) (2628:2628:2628))
        (PORT d[9] (3100:3100:3100) (3262:3262:3262))
        (PORT d[10] (2056:2056:2056) (2165:2165:2165))
        (PORT d[11] (2646:2646:2646) (2804:2804:2804))
        (PORT d[12] (2626:2626:2626) (2644:2644:2644))
        (PORT clk (3015:3015:3015) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2166:2166:2166))
        (PORT clk (3015:3015:3015) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3094:3094:3094))
        (PORT d[0] (2893:2893:2893) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3650:3650:3650))
        (PORT d[1] (3891:3891:3891) (4000:4000:4000))
        (PORT d[2] (3797:3797:3797) (3783:3783:3783))
        (PORT d[3] (3229:3229:3229) (3236:3236:3236))
        (PORT d[4] (2185:2185:2185) (2200:2200:2200))
        (PORT d[5] (2900:2900:2900) (2946:2946:2946))
        (PORT d[6] (5318:5318:5318) (5267:5267:5267))
        (PORT d[7] (3307:3307:3307) (3322:3322:3322))
        (PORT d[8] (4640:4640:4640) (4708:4708:4708))
        (PORT d[9] (7336:7336:7336) (7628:7628:7628))
        (PORT d[10] (1930:1930:1930) (1973:1973:1973))
        (PORT d[11] (2496:2496:2496) (2526:2526:2526))
        (PORT d[12] (1909:1909:1909) (1949:1949:1949))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (3101:3101:3101) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2232:2232:2232))
        (PORT datab (2054:2054:2054) (2070:2070:2070))
        (PORT datac (3824:3824:3824) (3851:3851:3851))
        (PORT datad (1759:1759:1759) (1677:1677:1677))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4365:4365:4365) (4346:4346:4346))
        (PORT datab (2630:2630:2630) (2656:2656:2656))
        (PORT datac (3819:3819:3819) (3845:3845:3845))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4394:4394:4394))
        (PORT clk (3726:3726:3726) (3836:3836:3836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3825:3825:3825))
        (PORT d[1] (3184:3184:3184) (3371:3371:3371))
        (PORT d[2] (3977:3977:3977) (4137:4137:4137))
        (PORT d[3] (2590:2590:2590) (2710:2710:2710))
        (PORT d[4] (3973:3973:3973) (4160:4160:4160))
        (PORT d[5] (3552:3552:3552) (3754:3754:3754))
        (PORT d[6] (2910:2910:2910) (3131:3131:3131))
        (PORT d[7] (3493:3493:3493) (3704:3704:3704))
        (PORT d[8] (3269:3269:3269) (3445:3445:3445))
        (PORT d[9] (2957:2957:2957) (3152:3152:3152))
        (PORT d[10] (4313:4313:4313) (4505:4505:4505))
        (PORT d[11] (3899:3899:3899) (4163:4163:4163))
        (PORT d[12] (4612:4612:4612) (4835:4835:4835))
        (PORT clk (3722:3722:3722) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2786:2786:2786))
        (PORT clk (3722:3722:3722) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3836:3836:3836))
        (PORT d[0] (3444:3444:3444) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (6204:6204:6204))
        (PORT d[1] (6094:6094:6094) (6229:6229:6229))
        (PORT d[2] (6166:6166:6166) (6110:6110:6110))
        (PORT d[3] (5963:5963:5963) (5960:5960:5960))
        (PORT d[4] (6054:6054:6054) (5994:5994:5994))
        (PORT d[5] (6331:6331:6331) (6568:6568:6568))
        (PORT d[6] (6419:6419:6419) (6419:6419:6419))
        (PORT d[7] (6350:6350:6350) (6339:6339:6339))
        (PORT d[8] (3698:3698:3698) (3734:3734:3734))
        (PORT d[9] (7090:7090:7090) (7210:7210:7210))
        (PORT d[10] (7958:7958:7958) (8079:8079:8079))
        (PORT d[11] (6017:6017:6017) (5946:5946:5946))
        (PORT d[12] (5783:5783:5783) (5944:5944:5944))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (4853:4853:4853) (4959:4959:4959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3331:3331:3331))
        (PORT clk (2543:2543:2543) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3274:3274:3274))
        (PORT d[1] (3320:3320:3320) (3219:3219:3219))
        (PORT d[2] (2943:2943:2943) (3070:3070:3070))
        (PORT d[3] (3329:3329:3329) (3521:3521:3521))
        (PORT d[4] (3242:3242:3242) (3263:3263:3263))
        (PORT d[5] (3311:3311:3311) (3411:3411:3411))
        (PORT d[6] (2649:2649:2649) (2747:2747:2747))
        (PORT d[7] (2945:2945:2945) (3058:3058:3058))
        (PORT d[8] (2584:2584:2584) (2714:2714:2714))
        (PORT d[9] (2855:2855:2855) (3017:3017:3017))
        (PORT d[10] (3552:3552:3552) (3687:3687:3687))
        (PORT d[11] (2278:2278:2278) (2352:2352:2352))
        (PORT d[12] (3869:3869:3869) (3754:3754:3754))
        (PORT clk (2539:2539:2539) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2381:2381:2381))
        (PORT clk (2539:2539:2539) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2541:2541:2541))
        (PORT d[0] (2807:2807:2807) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4315:4315:4315) (4502:4502:4502))
        (PORT d[1] (5096:5096:5096) (5307:5307:5307))
        (PORT d[2] (5068:5068:5068) (5096:5096:5096))
        (PORT d[3] (5465:5465:5465) (5481:5481:5481))
        (PORT d[4] (6851:6851:6851) (6594:6594:6594))
        (PORT d[5] (4571:4571:4571) (4767:4767:4767))
        (PORT d[6] (5023:5023:5023) (5024:5024:5024))
        (PORT d[7] (6542:6542:6542) (6699:6699:6699))
        (PORT d[8] (6215:6215:6215) (6320:6320:6320))
        (PORT d[9] (6988:6988:6988) (7203:7203:7203))
        (PORT d[10] (6284:6284:6284) (6439:6439:6439))
        (PORT d[11] (4860:4860:4860) (4902:4902:4902))
        (PORT d[12] (4164:4164:4164) (4319:4319:4319))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (1985:1985:1985) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1420:1420:1420))
        (PORT clk (2604:2604:2604) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2023:2023:2023))
        (PORT d[1] (1628:1628:1628) (1668:1668:1668))
        (PORT d[2] (1680:1680:1680) (1740:1740:1740))
        (PORT d[3] (2248:2248:2248) (2260:2260:2260))
        (PORT d[4] (1693:1693:1693) (1758:1758:1758))
        (PORT d[5] (2020:2020:2020) (2056:2056:2056))
        (PORT d[6] (2465:2465:2465) (2547:2547:2547))
        (PORT d[7] (1668:1668:1668) (1726:1726:1726))
        (PORT d[8] (2288:2288:2288) (2312:2312:2312))
        (PORT d[9] (2355:2355:2355) (2397:2397:2397))
        (PORT d[10] (1914:1914:1914) (1967:1967:1967))
        (PORT d[11] (2590:2590:2590) (2732:2732:2732))
        (PORT d[12] (1592:1592:1592) (1637:1637:1637))
        (PORT clk (2600:2600:2600) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1401:1401:1401))
        (PORT clk (2600:2600:2600) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2631:2631:2631))
        (PORT d[0] (2094:2094:2094) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3949:3949:3949))
        (PORT d[1] (5712:5712:5712) (5862:5862:5862))
        (PORT d[2] (4437:4437:4437) (4461:4461:4461))
        (PORT d[3] (5225:5225:5225) (5229:5229:5229))
        (PORT d[4] (4909:4909:4909) (4823:4823:4823))
        (PORT d[5] (3154:3154:3154) (3331:3331:3331))
        (PORT d[6] (5358:5358:5358) (5319:5319:5319))
        (PORT d[7] (3576:3576:3576) (3669:3669:3669))
        (PORT d[8] (4098:4098:4098) (4176:4176:4176))
        (PORT d[9] (7421:7421:7421) (7648:7648:7648))
        (PORT d[10] (4196:4196:4196) (4121:4121:4121))
        (PORT d[11] (3840:3840:3840) (3879:3879:3879))
        (PORT d[12] (2647:2647:2647) (2741:2741:2741))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (2284:2284:2284) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2959:2959:2959))
        (PORT clk (2751:2751:2751) (2757:2757:2757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2836:2836:2836))
        (PORT d[1] (3267:3267:3267) (3153:3153:3153))
        (PORT d[2] (3257:3257:3257) (3366:3366:3366))
        (PORT d[3] (3438:3438:3438) (3660:3660:3660))
        (PORT d[4] (3207:3207:3207) (3189:3189:3189))
        (PORT d[5] (2879:2879:2879) (2926:2926:2926))
        (PORT d[6] (3033:3033:3033) (3182:3182:3182))
        (PORT d[7] (3297:3297:3297) (3436:3436:3436))
        (PORT d[8] (2282:2282:2282) (2379:2379:2379))
        (PORT d[9] (2353:2353:2353) (2485:2485:2485))
        (PORT d[10] (3809:3809:3809) (3936:3936:3936))
        (PORT d[11] (2284:2284:2284) (2359:2359:2359))
        (PORT d[12] (3774:3774:3774) (3910:3910:3910))
        (PORT clk (2747:2747:2747) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2450:2450:2450))
        (PORT clk (2747:2747:2747) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2757:2757:2757))
        (PORT d[0] (3015:3015:3015) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2758:2758:2758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2758:2758:2758))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2758:2758:2758))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3104:3104:3104))
        (PORT d[1] (4962:4962:4962) (5073:5073:5073))
        (PORT d[2] (5601:5601:5601) (5594:5594:5594))
        (PORT d[3] (7145:7145:7145) (6942:6942:6942))
        (PORT d[4] (8302:8302:8302) (8039:8039:8039))
        (PORT d[5] (4197:4197:4197) (4399:4399:4399))
        (PORT d[6] (5055:5055:5055) (5059:5059:5059))
        (PORT d[7] (5048:5048:5048) (5196:5196:5196))
        (PORT d[8] (6306:6306:6306) (6247:6247:6247))
        (PORT d[9] (5322:5322:5322) (5467:5467:5467))
        (PORT d[10] (6559:6559:6559) (6511:6511:6511))
        (PORT d[11] (5954:5954:5954) (6007:6007:6007))
        (PORT d[12] (5536:5536:5536) (5679:5679:5679))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3871:3871:3871) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2232:2232:2232))
        (PORT datab (1436:1436:1436) (1422:1422:1422))
        (PORT datac (3821:3821:3821) (3849:3849:3849))
        (PORT datad (2898:2898:2898) (2863:2863:2863))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1829:1829:1829))
        (PORT datab (3865:3865:3865) (3883:3883:3883))
        (PORT datac (2382:2382:2382) (2406:2406:2406))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2513:2513:2513) (2570:2570:2570))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3861:3861:3861) (3818:3818:3818))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (842:842:842))
        (PORT datab (624:624:624) (622:622:622))
        (PORT datac (637:637:637) (636:636:636))
        (PORT datad (3863:3863:3863) (3820:3820:3820))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2584:2584:2584) (2601:2601:2601))
        (PORT datac (1026:1026:1026) (1011:1011:1011))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1324:1324:1324) (1363:1363:1363))
        (PORT datad (941:941:941) (972:972:972))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3814:3814:3814) (4149:4149:4149))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2432:2432:2432))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (510:510:510))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2953:2953:2953))
        (PORT clk (2928:2928:2928) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3949:3949:3949))
        (PORT d[1] (3350:3350:3350) (3493:3493:3493))
        (PORT d[2] (3734:3734:3734) (3794:3794:3794))
        (PORT d[3] (2634:2634:2634) (2762:2762:2762))
        (PORT d[4] (3473:3473:3473) (3579:3579:3579))
        (PORT d[5] (2998:2998:2998) (3103:3103:3103))
        (PORT d[6] (2255:2255:2255) (2357:2357:2357))
        (PORT d[7] (2972:2972:2972) (3132:3132:3132))
        (PORT d[8] (3159:3159:3159) (3301:3301:3301))
        (PORT d[9] (3252:3252:3252) (3487:3487:3487))
        (PORT d[10] (3705:3705:3705) (3843:3843:3843))
        (PORT d[11] (3067:3067:3067) (3258:3258:3258))
        (PORT d[12] (3854:3854:3854) (4007:4007:4007))
        (PORT clk (2924:2924:2924) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2910:2910:2910))
        (PORT clk (2924:2924:2924) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (2966:2966:2966))
        (PORT d[0] (3534:3534:3534) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4457:4457:4457))
        (PORT d[1] (4053:4053:4053) (4120:4120:4120))
        (PORT d[2] (3240:3240:3240) (3234:3234:3234))
        (PORT d[3] (3314:3314:3314) (3313:3313:3313))
        (PORT d[4] (3585:3585:3585) (3578:3578:3578))
        (PORT d[5] (3971:3971:3971) (4234:4234:4234))
        (PORT d[6] (3391:3391:3391) (3391:3391:3391))
        (PORT d[7] (3635:3635:3635) (3621:3621:3621))
        (PORT d[8] (4423:4423:4423) (4498:4498:4498))
        (PORT d[9] (6590:6590:6590) (6887:6887:6887))
        (PORT d[10] (6324:6324:6324) (6412:6412:6412))
        (PORT d[11] (3590:3590:3590) (3568:3568:3568))
        (PORT d[12] (3610:3610:3610) (3752:3752:3752))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (2470:2470:2470) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3446:3446:3446))
        (PORT clk (3315:3315:3315) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4404:4404:4404))
        (PORT d[1] (3438:3438:3438) (3619:3619:3619))
        (PORT d[2] (3564:3564:3564) (3687:3687:3687))
        (PORT d[3] (2989:2989:2989) (3180:3180:3180))
        (PORT d[4] (3803:3803:3803) (3932:3932:3932))
        (PORT d[5] (3106:3106:3106) (3259:3259:3259))
        (PORT d[6] (2751:2751:2751) (2888:2888:2888))
        (PORT d[7] (3020:3020:3020) (3194:3194:3194))
        (PORT d[8] (3906:3906:3906) (4035:4035:4035))
        (PORT d[9] (3327:3327:3327) (3564:3564:3564))
        (PORT d[10] (3124:3124:3124) (3268:3268:3268))
        (PORT d[11] (3550:3550:3550) (3779:3779:3779))
        (PORT d[12] (4227:4227:4227) (4412:4412:4412))
        (PORT clk (3311:3311:3311) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3041:3041:3041))
        (PORT clk (3311:3311:3311) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3366:3366:3366))
        (PORT d[0] (3614:3614:3614) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4543:4543:4543))
        (PORT d[1] (4154:4154:4154) (4275:4275:4275))
        (PORT d[2] (4260:4260:4260) (4208:4208:4208))
        (PORT d[3] (4277:4277:4277) (4295:4295:4295))
        (PORT d[4] (4256:4256:4256) (4205:4205:4205))
        (PORT d[5] (4212:4212:4212) (4482:4482:4482))
        (PORT d[6] (5331:5331:5331) (5328:5328:5328))
        (PORT d[7] (4623:4623:4623) (4620:4620:4620))
        (PORT d[8] (4350:4350:4350) (4403:4403:4403))
        (PORT d[9] (5789:5789:5789) (5928:5928:5928))
        (PORT d[10] (6023:6023:6023) (6122:6122:6122))
        (PORT d[11] (4369:4369:4369) (4308:4308:4308))
        (PORT d[12] (4042:4042:4042) (4219:4219:4219))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (2815:2815:2815) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3892:3892:3892))
        (PORT clk (3483:3483:3483) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2673:2673:2673))
        (PORT d[1] (2971:2971:2971) (3071:3071:3071))
        (PORT d[2] (4299:4299:4299) (4341:4341:4341))
        (PORT d[3] (3024:3024:3024) (3182:3182:3182))
        (PORT d[4] (4267:4267:4267) (4437:4437:4437))
        (PORT d[5] (4270:4270:4270) (4491:4491:4491))
        (PORT d[6] (2758:2758:2758) (2935:2935:2935))
        (PORT d[7] (3893:3893:3893) (4136:4136:4136))
        (PORT d[8] (2495:2495:2495) (2603:2603:2603))
        (PORT d[9] (2818:2818:2818) (2975:2975:2975))
        (PORT d[10] (3849:3849:3849) (4012:4012:4012))
        (PORT d[11] (4235:4235:4235) (4448:4448:4448))
        (PORT d[12] (3722:3722:3722) (3707:3707:3707))
        (PORT clk (3479:3479:3479) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2966:2966:2966))
        (PORT clk (3479:3479:3479) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3608:3608:3608))
        (PORT d[0] (3549:3549:3549) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3609:3609:3609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3609:3609:3609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3609:3609:3609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3609:3609:3609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4058:4058:4058))
        (PORT d[1] (4566:4566:4566) (4661:4661:4661))
        (PORT d[2] (6497:6497:6497) (6484:6484:6484))
        (PORT d[3] (4074:4074:4074) (4079:4079:4079))
        (PORT d[4] (3887:3887:3887) (3908:3908:3908))
        (PORT d[5] (5345:5345:5345) (5627:5627:5627))
        (PORT d[6] (2728:2728:2728) (2736:2736:2736))
        (PORT d[7] (2820:2820:2820) (2877:2877:2877))
        (PORT d[8] (5413:5413:5413) (5466:5466:5466))
        (PORT d[9] (4886:4886:4886) (4906:4906:4906))
        (PORT d[10] (6311:6311:6311) (6284:6284:6284))
        (PORT d[11] (4163:4163:4163) (4157:4157:4157))
        (PORT d[12] (4732:4732:4732) (4711:4711:4711))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (1941:1941:1941) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3443:3443:3443) (3394:3394:3394))
        (PORT datab (2892:2892:2892) (2879:2879:2879))
        (PORT datac (2010:2010:2010) (1903:1903:1903))
        (PORT datad (4618:4618:4618) (4599:4599:4599))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2587:2587:2587))
        (PORT clk (3097:3097:3097) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2634:2634:2634))
        (PORT d[1] (2100:2100:2100) (2152:2152:2152))
        (PORT d[2] (2281:2281:2281) (2308:2308:2308))
        (PORT d[3] (2545:2545:2545) (2561:2561:2561))
        (PORT d[4] (1965:1965:1965) (2019:2019:2019))
        (PORT d[5] (2357:2357:2357) (2398:2398:2398))
        (PORT d[6] (2318:2318:2318) (2355:2355:2355))
        (PORT d[7] (2318:2318:2318) (2366:2366:2366))
        (PORT d[8] (1549:1549:1549) (1620:1620:1620))
        (PORT d[9] (2000:2000:2000) (2097:2097:2097))
        (PORT d[10] (3797:3797:3797) (3910:3910:3910))
        (PORT d[11] (2382:2382:2382) (2420:2420:2420))
        (PORT d[12] (2313:2313:2313) (2355:2355:2355))
        (PORT clk (3093:3093:3093) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2467:2467:2467))
        (PORT clk (3093:3093:3093) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3179:3179:3179))
        (PORT d[0] (3174:3174:3174) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3180:3180:3180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3180:3180:3180))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3714:3714:3714))
        (PORT d[1] (3863:3863:3863) (3927:3927:3927))
        (PORT d[2] (4521:4521:4521) (4451:4451:4451))
        (PORT d[3] (4719:4719:4719) (4672:4672:4672))
        (PORT d[4] (3354:3354:3354) (3301:3301:3301))
        (PORT d[5] (5066:5066:5066) (5323:5323:5323))
        (PORT d[6] (3375:3375:3375) (3304:3304:3304))
        (PORT d[7] (3899:3899:3899) (3987:3987:3987))
        (PORT d[8] (5325:5325:5325) (5216:5216:5216))
        (PORT d[9] (3253:3253:3253) (3205:3205:3205))
        (PORT d[10] (4549:4549:4549) (4487:4487:4487))
        (PORT d[11] (4663:4663:4663) (4713:4713:4713))
        (PORT d[12] (4471:4471:4471) (4531:4531:4531))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (3551:3551:3551) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2761:2761:2761) (2720:2720:2720))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2060:2060:2060) (2124:2124:2124))
        (PORT datad (2845:2845:2845) (2837:2837:2837))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3200:3200:3200))
        (PORT clk (3516:3516:3516) (3640:3640:3640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3230:3230:3230))
        (PORT d[1] (2683:2683:2683) (2816:2816:2816))
        (PORT d[2] (3110:3110:3110) (3110:3110:3110))
        (PORT d[3] (2238:2238:2238) (2361:2361:2361))
        (PORT d[4] (3421:3421:3421) (3393:3393:3393))
        (PORT d[5] (3111:3111:3111) (3134:3134:3134))
        (PORT d[6] (2680:2680:2680) (2694:2694:2694))
        (PORT d[7] (2302:2302:2302) (2327:2327:2327))
        (PORT d[8] (2363:2363:2363) (2382:2382:2382))
        (PORT d[9] (2197:2197:2197) (2346:2346:2346))
        (PORT d[10] (4237:4237:4237) (4440:4440:4440))
        (PORT d[11] (2678:2678:2678) (2695:2695:2695))
        (PORT d[12] (2685:2685:2685) (2690:2690:2690))
        (PORT clk (3512:3512:3512) (3636:3636:3636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2845:2845:2845))
        (PORT clk (3512:3512:3512) (3636:3636:3636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3640:3640:3640))
        (PORT d[0] (3187:3187:3187) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3641:3641:3641))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3641:3641:3641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3641:3641:3641))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3641:3641:3641))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3115:3115:3115))
        (PORT d[1] (1561:1561:1561) (1595:1595:1595))
        (PORT d[2] (4875:4875:4875) (4868:4868:4868))
        (PORT d[3] (1499:1499:1499) (1536:1536:1536))
        (PORT d[4] (1870:1870:1870) (1902:1902:1902))
        (PORT d[5] (1942:1942:1942) (1985:1985:1985))
        (PORT d[6] (7534:7534:7534) (7644:7644:7644))
        (PORT d[7] (3608:3608:3608) (3710:3710:3710))
        (PORT d[8] (3978:3978:3978) (3999:3999:3999))
        (PORT d[9] (4194:4194:4194) (4230:4230:4230))
        (PORT d[10] (2245:2245:2245) (2280:2280:2280))
        (PORT d[11] (2565:2565:2565) (2584:2584:2584))
        (PORT d[12] (3044:3044:3044) (3067:3067:3067))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (3422:3422:3422) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3472:3472:3472))
        (PORT clk (3409:3409:3409) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3964:3964:3964))
        (PORT d[1] (3725:3725:3725) (3887:3887:3887))
        (PORT d[2] (3786:3786:3786) (3879:3879:3879))
        (PORT d[3] (2973:2973:2973) (3124:3124:3124))
        (PORT d[4] (3802:3802:3802) (3931:3931:3931))
        (PORT d[5] (3133:3133:3133) (3287:3287:3287))
        (PORT d[6] (2509:2509:2509) (2685:2685:2685))
        (PORT d[7] (3039:3039:3039) (3204:3204:3204))
        (PORT d[8] (4180:4180:4180) (4298:4298:4298))
        (PORT d[9] (3608:3608:3608) (3838:3838:3838))
        (PORT d[10] (3129:3129:3129) (3301:3301:3301))
        (PORT d[11] (3795:3795:3795) (4004:4004:4004))
        (PORT d[12] (4451:4451:4451) (4617:4617:4617))
        (PORT clk (3405:3405:3405) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3458:3458:3458))
        (PORT clk (3405:3405:3405) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3475:3475:3475))
        (PORT d[0] (3994:3994:3994) (3993:3993:3993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4352:4352:4352))
        (PORT d[1] (4176:4176:4176) (4315:4315:4315))
        (PORT d[2] (4610:4610:4610) (4548:4548:4548))
        (PORT d[3] (4633:4633:4633) (4640:4640:4640))
        (PORT d[4] (4624:4624:4624) (4572:4572:4572))
        (PORT d[5] (4233:4233:4233) (4504:4504:4504))
        (PORT d[6] (5299:5299:5299) (5294:5294:5294))
        (PORT d[7] (4611:4611:4611) (4625:4625:4625))
        (PORT d[8] (4145:4145:4145) (4227:4227:4227))
        (PORT d[9] (5752:5752:5752) (5890:5890:5890))
        (PORT d[10] (6188:6188:6188) (6318:6318:6318))
        (PORT d[11] (4698:4698:4698) (4636:4636:4636))
        (PORT d[12] (3862:3862:3862) (4072:4072:4072))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (3133:3133:3133) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1375:1375:1375))
        (PORT datab (4654:4654:4654) (4643:4643:4643))
        (PORT datac (2974:2974:2974) (3108:3108:3108))
        (PORT datad (2845:2845:2845) (2836:2836:2836))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3475:3475:3475))
        (PORT clk (3356:3356:3356) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2624:2624:2624))
        (PORT d[1] (2721:2721:2721) (2836:2836:2836))
        (PORT d[2] (3092:3092:3092) (3089:3089:3089))
        (PORT d[3] (2217:2217:2217) (2343:2343:2343))
        (PORT d[4] (2724:2724:2724) (2722:2722:2722))
        (PORT d[5] (3112:3112:3112) (3132:3132:3132))
        (PORT d[6] (2989:2989:2989) (2987:2987:2987))
        (PORT d[7] (2292:2292:2292) (2316:2316:2316))
        (PORT d[8] (2386:2386:2386) (2409:2409:2409))
        (PORT d[9] (2177:2177:2177) (2331:2331:2331))
        (PORT d[10] (4177:4177:4177) (4347:4347:4347))
        (PORT d[11] (2341:2341:2341) (2361:2361:2361))
        (PORT d[12] (3006:3006:3006) (3009:3009:3009))
        (PORT clk (3352:3352:3352) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2569:2569:2569))
        (PORT clk (3352:3352:3352) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3424:3424:3424))
        (PORT d[0] (3297:3297:3297) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2376:2376:2376))
        (PORT d[1] (1578:1578:1578) (1612:1612:1612))
        (PORT d[2] (1564:1564:1564) (1595:1595:1595))
        (PORT d[3] (2882:2882:2882) (2907:2907:2907))
        (PORT d[4] (1515:1515:1515) (1550:1550:1550))
        (PORT d[5] (1614:1614:1614) (1665:1665:1665))
        (PORT d[6] (1580:1580:1580) (1608:1608:1608))
        (PORT d[7] (3792:3792:3792) (3859:3859:3859))
        (PORT d[8] (1616:1616:1616) (1647:1647:1647))
        (PORT d[9] (4518:4518:4518) (4546:4546:4546))
        (PORT d[10] (1871:1871:1871) (1906:1906:1906))
        (PORT d[11] (2903:2903:2903) (2911:2911:2911))
        (PORT d[12] (1873:1873:1873) (1896:1896:1896))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1275:1275:1275) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3125:3125:3125))
        (PORT clk (2954:2954:2954) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3329:3329:3329))
        (PORT d[1] (3068:3068:3068) (3234:3234:3234))
        (PORT d[2] (3415:3415:3415) (3480:3480:3480))
        (PORT d[3] (2597:2597:2597) (2727:2727:2727))
        (PORT d[4] (3126:3126:3126) (3222:3222:3222))
        (PORT d[5] (2929:2929:2929) (3031:3031:3031))
        (PORT d[6] (2605:2605:2605) (2715:2715:2715))
        (PORT d[7] (3307:3307:3307) (3464:3464:3464))
        (PORT d[8] (3220:3220:3220) (3388:3388:3388))
        (PORT d[9] (3401:3401:3401) (3565:3565:3565))
        (PORT d[10] (3479:3479:3479) (3652:3652:3652))
        (PORT d[11] (3147:3147:3147) (3347:3347:3347))
        (PORT d[12] (4050:4050:4050) (4182:4182:4182))
        (PORT clk (2950:2950:2950) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2668:2668:2668))
        (PORT clk (2950:2950:2950) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (2985:2985:2985))
        (PORT d[0] (3273:3273:3273) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4699:4699:4699))
        (PORT d[1] (3949:3949:3949) (4042:4042:4042))
        (PORT d[2] (4304:4304:4304) (4274:4274:4274))
        (PORT d[3] (3670:3670:3670) (3671:3671:3671))
        (PORT d[4] (3930:3930:3930) (3920:3920:3920))
        (PORT d[5] (4210:4210:4210) (4476:4476:4476))
        (PORT d[6] (3710:3710:3710) (3701:3701:3701))
        (PORT d[7] (4062:4062:4062) (4057:4057:4057))
        (PORT d[8] (4749:4749:4749) (4817:4817:4817))
        (PORT d[9] (6967:6967:6967) (7249:7249:7249))
        (PORT d[10] (6476:6476:6476) (6588:6588:6588))
        (PORT d[11] (3605:3605:3605) (3592:3592:3592))
        (PORT d[12] (3397:3397:3397) (3561:3561:3561))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2588:2588:2588) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1088:1088:1088) (1086:1086:1086))
        (PORT datac (2710:2710:2710) (2628:2628:2628))
        (PORT datad (2844:2844:2844) (2835:2835:2835))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2846:2846:2846) (2837:2837:2837))
        (PORT datab (3954:3954:3954) (3894:3894:3894))
        (PORT datac (675:675:675) (657:657:657))
        (PORT datad (656:656:656) (645:645:645))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3612:3612:3612))
        (PORT clk (3469:3469:3469) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4218:4218:4218))
        (PORT d[1] (3617:3617:3617) (3800:3800:3800))
        (PORT d[2] (3882:3882:3882) (3988:3988:3988))
        (PORT d[3] (2630:2630:2630) (2788:2788:2788))
        (PORT d[4] (3514:3514:3514) (3652:3652:3652))
        (PORT d[5] (3339:3339:3339) (3487:3487:3487))
        (PORT d[6] (2827:2827:2827) (3001:3001:3001))
        (PORT d[7] (3388:3388:3388) (3551:3551:3551))
        (PORT d[8] (3688:3688:3688) (3873:3873:3873))
        (PORT d[9] (3102:3102:3102) (3356:3356:3356))
        (PORT d[10] (4377:4377:4377) (4634:4634:4634))
        (PORT d[11] (3809:3809:3809) (4019:4019:4019))
        (PORT d[12] (4379:4379:4379) (4517:4517:4517))
        (PORT clk (3465:3465:3465) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3517:3517:3517))
        (PORT clk (3465:3465:3465) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3563:3563:3563))
        (PORT d[0] (3754:3754:3754) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4463:4463:4463) (4735:4735:4735))
        (PORT d[1] (4624:4624:4624) (4774:4774:4774))
        (PORT d[2] (5076:5076:5076) (5019:5019:5019))
        (PORT d[3] (4972:4972:4972) (4982:4982:4982))
        (PORT d[4] (4979:4979:4979) (4926:4926:4926))
        (PORT d[5] (4343:4343:4343) (4617:4617:4617))
        (PORT d[6] (5656:5656:5656) (5646:5646:5646))
        (PORT d[7] (4942:4942:4942) (4950:4950:4950))
        (PORT d[8] (4747:4747:4747) (4773:4773:4773))
        (PORT d[9] (5755:5755:5755) (5894:5894:5894))
        (PORT d[10] (6494:6494:6494) (6624:6624:6624))
        (PORT d[11] (5036:5036:5036) (4970:4970:4970))
        (PORT d[12] (4175:4175:4175) (4376:4376:4376))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2555:2555:2555) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3493:3493:3493))
        (PORT clk (3502:3502:3502) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3245:3245:3245))
        (PORT d[1] (3072:3072:3072) (3186:3186:3186))
        (PORT d[2] (3424:3424:3424) (3416:3416:3416))
        (PORT d[3] (2229:2229:2229) (2351:2351:2351))
        (PORT d[4] (3420:3420:3420) (3405:3405:3405))
        (PORT d[5] (3485:3485:3485) (3510:3510:3510))
        (PORT d[6] (2763:2763:2763) (2785:2785:2785))
        (PORT d[7] (2642:2642:2642) (2666:2666:2666))
        (PORT d[8] (2710:2710:2710) (2729:2729:2729))
        (PORT d[9] (2077:2077:2077) (2216:2216:2216))
        (PORT d[10] (4150:4150:4150) (4323:4323:4323))
        (PORT d[11] (2700:2700:2700) (2720:2720:2720))
        (PORT d[12] (3336:3336:3336) (3437:3437:3437))
        (PORT clk (3498:3498:3498) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2782:2782:2782))
        (PORT clk (3498:3498:3498) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3620:3620:3620))
        (PORT d[0] (3435:3435:3435) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2818:2818:2818))
        (PORT d[1] (4267:4267:4267) (4381:4381:4381))
        (PORT d[2] (4840:4840:4840) (4831:4831:4831))
        (PORT d[3] (2545:2545:2545) (2576:2576:2576))
        (PORT d[4] (1862:1862:1862) (1896:1896:1896))
        (PORT d[5] (1935:1935:1935) (1978:1978:1978))
        (PORT d[6] (7237:7237:7237) (7353:7353:7353))
        (PORT d[7] (3219:3219:3219) (3323:3323:3323))
        (PORT d[8] (3958:3958:3958) (3979:3979:3979))
        (PORT d[9] (4473:4473:4473) (4480:4480:4480))
        (PORT d[10] (2535:2535:2535) (2560:2560:2560))
        (PORT d[11] (3943:3943:3943) (3953:3953:3953))
        (PORT d[12] (2240:2240:2240) (2261:2261:2261))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (2538:2538:2538) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3969:3969:3969))
        (PORT clk (3485:3485:3485) (3596:3596:3596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3544:3544:3544))
        (PORT d[1] (3444:3444:3444) (3612:3612:3612))
        (PORT d[2] (4232:4232:4232) (4335:4335:4335))
        (PORT d[3] (2675:2675:2675) (2835:2835:2835))
        (PORT d[4] (3872:3872:3872) (4006:4006:4006))
        (PORT d[5] (3867:3867:3867) (4014:4014:4014))
        (PORT d[6] (2898:2898:2898) (3063:3063:3063))
        (PORT d[7] (3432:3432:3432) (3636:3636:3636))
        (PORT d[8] (3301:3301:3301) (3484:3484:3484))
        (PORT d[9] (3044:3044:3044) (3291:3291:3291))
        (PORT d[10] (3646:3646:3646) (3845:3845:3845))
        (PORT d[11] (3914:3914:3914) (4180:4180:4180))
        (PORT d[12] (3205:3205:3205) (3245:3245:3245))
        (PORT clk (3481:3481:3481) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3251:3251:3251))
        (PORT clk (3481:3481:3481) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3596:3596:3596))
        (PORT d[0] (3867:3867:3867) (3882:3882:3882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3597:3597:3597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5469:5469:5469))
        (PORT d[1] (5398:5398:5398) (5546:5546:5546))
        (PORT d[2] (5809:5809:5809) (5751:5751:5751))
        (PORT d[3] (5053:5053:5053) (5087:5087:5087))
        (PORT d[4] (5345:5345:5345) (5287:5287:5287))
        (PORT d[5] (5718:5718:5718) (5985:5985:5985))
        (PORT d[6] (6023:6023:6023) (6020:6020:6020))
        (PORT d[7] (5633:5633:5633) (5636:5636:5636))
        (PORT d[8] (4078:4078:4078) (4116:4116:4116))
        (PORT d[9] (6460:6460:6460) (6590:6590:6590))
        (PORT d[10] (7236:7236:7236) (7368:7368:7368))
        (PORT d[11] (5654:5654:5654) (5585:5585:5585))
        (PORT d[12] (4821:4821:4821) (5009:5009:5009))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (4112:4112:4112) (4293:4293:4293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1701:1701:1701))
        (PORT datab (2894:2894:2894) (2881:2881:2881))
        (PORT datac (2974:2974:2974) (2942:2942:2942))
        (PORT datad (4624:4624:4624) (4606:4606:4606))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3141:3141:3141))
        (PORT clk (3362:3362:3362) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2948:2948:2948))
        (PORT d[1] (3099:3099:3099) (3214:3214:3214))
        (PORT d[2] (3187:3187:3187) (3192:3192:3192))
        (PORT d[3] (2224:2224:2224) (2349:2349:2349))
        (PORT d[4] (3104:3104:3104) (3100:3100:3100))
        (PORT d[5] (3112:3112:3112) (3135:3135:3135))
        (PORT d[6] (2728:2728:2728) (2748:2748:2748))
        (PORT d[7] (2688:2688:2688) (2712:2712:2712))
        (PORT d[8] (2709:2709:2709) (2729:2729:2729))
        (PORT d[9] (2152:2152:2152) (2298:2298:2298))
        (PORT d[10] (3860:3860:3860) (4038:4038:4038))
        (PORT d[11] (2692:2692:2692) (2711:2711:2711))
        (PORT d[12] (3020:3020:3020) (3025:3025:3025))
        (PORT clk (3358:3358:3358) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3073:3073:3073))
        (PORT clk (3358:3358:3358) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3434:3434:3434))
        (PORT d[0] (3663:3663:3663) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2849:2849:2849))
        (PORT d[1] (1912:1912:1912) (1938:1938:1938))
        (PORT d[2] (4847:4847:4847) (4838:4838:4838))
        (PORT d[3] (2545:2545:2545) (2576:2576:2576))
        (PORT d[4] (1864:1864:1864) (1893:1893:1893))
        (PORT d[5] (2290:2290:2290) (2327:2327:2327))
        (PORT d[6] (7522:7522:7522) (7631:7631:7631))
        (PORT d[7] (3251:3251:3251) (3359:3359:3359))
        (PORT d[8] (4763:4763:4763) (4787:4787:4787))
        (PORT d[9] (4166:4166:4166) (4198:4198:4198))
        (PORT d[10] (2220:2220:2220) (2252:2252:2252))
        (PORT d[11] (2211:2211:2211) (2228:2228:2228))
        (PORT d[12] (2609:2609:2609) (2621:2621:2621))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (1661:1661:1661) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2673:2673:2673) (2807:2807:2807))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1615:1615:1615) (1575:1575:1575))
        (PORT datad (2844:2844:2844) (2835:2835:2835))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2565:2565:2565))
        (PORT clk (3229:3229:3229) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3014:3014:3014))
        (PORT d[1] (2338:2338:2338) (2455:2455:2455))
        (PORT d[2] (2743:2743:2743) (2742:2742:2742))
        (PORT d[3] (2159:2159:2159) (2237:2237:2237))
        (PORT d[4] (3035:3035:3035) (3039:3039:3039))
        (PORT d[5] (2738:2738:2738) (2758:2758:2758))
        (PORT d[6] (1973:1973:1973) (1999:1999:1999))
        (PORT d[7] (2575:2575:2575) (2590:2590:2590))
        (PORT d[8] (2012:2012:2012) (2032:2032:2032))
        (PORT d[9] (2064:2064:2064) (2207:2207:2207))
        (PORT d[10] (2876:2876:2876) (2983:2983:2983))
        (PORT d[11] (1955:1955:1955) (1976:1976:1976))
        (PORT d[12] (2291:2291:2291) (2303:2303:2303))
        (PORT clk (3225:3225:3225) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2183:2183:2183))
        (PORT clk (3225:3225:3225) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3286:3286:3286))
        (PORT d[0] (2790:2790:2790) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2277:2277:2277))
        (PORT d[1] (1208:1208:1208) (1241:1241:1241))
        (PORT d[2] (1173:1173:1173) (1203:1203:1203))
        (PORT d[3] (1211:1211:1211) (1254:1254:1254))
        (PORT d[4] (1184:1184:1184) (1226:1226:1226))
        (PORT d[5] (1237:1237:1237) (1276:1276:1276))
        (PORT d[6] (1504:1504:1504) (1511:1511:1511))
        (PORT d[7] (2281:2281:2281) (2309:2309:2309))
        (PORT d[8] (2160:2160:2160) (2151:2151:2151))
        (PORT d[9] (1185:1185:1185) (1224:1224:1224))
        (PORT d[10] (1523:1523:1523) (1560:1560:1560))
        (PORT d[11] (2567:2567:2567) (2583:2583:2583))
        (PORT d[12] (2318:2318:2318) (2351:2351:2351))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (960:960:960) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3475:3475:3475))
        (PORT clk (3072:3072:3072) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3317:3317:3317))
        (PORT d[1] (3147:3147:3147) (3302:3302:3302))
        (PORT d[2] (3790:3790:3790) (3855:3855:3855))
        (PORT d[3] (2616:2616:2616) (2745:2745:2745))
        (PORT d[4] (3878:3878:3878) (4020:4020:4020))
        (PORT d[5] (3613:3613:3613) (3743:3743:3743))
        (PORT d[6] (3279:3279:3279) (3378:3378:3378))
        (PORT d[7] (3796:3796:3796) (3993:3993:3993))
        (PORT d[8] (2898:2898:2898) (3046:3046:3046))
        (PORT d[9] (3061:3061:3061) (3235:3235:3235))
        (PORT d[10] (3261:3261:3261) (3425:3425:3425))
        (PORT d[11] (3528:3528:3528) (3725:3725:3725))
        (PORT d[12] (4205:4205:4205) (4391:4391:4391))
        (PORT clk (3068:3068:3068) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2516:2516:2516))
        (PORT clk (3068:3068:3068) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3148:3148:3148))
        (PORT d[0] (3213:3213:3213) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5412:5412:5412))
        (PORT d[1] (4600:4600:4600) (4679:4679:4679))
        (PORT d[2] (4964:4964:4964) (4928:4928:4928))
        (PORT d[3] (4361:4361:4361) (4358:4358:4358))
        (PORT d[4] (4641:4641:4641) (4624:4624:4624))
        (PORT d[5] (4878:4878:4878) (5135:5135:5135))
        (PORT d[6] (3680:3680:3680) (3674:3674:3674))
        (PORT d[7] (5197:5197:5197) (5182:5182:5182))
        (PORT d[8] (4465:4465:4465) (4424:4424:4424))
        (PORT d[9] (4683:4683:4683) (4784:4784:4784))
        (PORT d[10] (2646:2646:2646) (2661:2661:2661))
        (PORT d[11] (4326:4326:4326) (4310:4310:4310))
        (PORT d[12] (4100:4100:4100) (4252:4252:4252))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (2985:2985:2985) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2251:2251:2251))
        (PORT clk (3233:3233:3233) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2679:2679:2679))
        (PORT d[1] (2720:2720:2720) (2822:2822:2822))
        (PORT d[2] (3016:3016:3016) (3006:3006:3006))
        (PORT d[3] (1828:1828:1828) (1913:1913:1913))
        (PORT d[4] (3377:3377:3377) (3374:3374:3374))
        (PORT d[5] (2370:2370:2370) (2382:2382:2382))
        (PORT d[6] (2684:2684:2684) (2694:2694:2694))
        (PORT d[7] (2887:2887:2887) (2894:2894:2894))
        (PORT d[8] (1655:1655:1655) (1674:1674:1674))
        (PORT d[9] (2158:2158:2158) (2313:2313:2313))
        (PORT d[10] (2428:2428:2428) (2545:2545:2545))
        (PORT d[11] (1614:1614:1614) (1638:1638:1638))
        (PORT d[12] (1961:1961:1961) (1981:1981:1981))
        (PORT clk (3229:3229:3229) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2007:2007:2007))
        (PORT clk (3229:3229:3229) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3272:3272:3272))
        (PORT d[0] (2743:2743:2743) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1916:1916:1916))
        (PORT d[1] (1196:1196:1196) (1225:1225:1225))
        (PORT d[2] (1787:1787:1787) (1797:1797:1797))
        (PORT d[3] (1214:1214:1214) (1254:1254:1254))
        (PORT d[4] (1177:1177:1177) (1215:1215:1215))
        (PORT d[5] (1861:1861:1861) (1896:1896:1896))
        (PORT d[6] (1224:1224:1224) (1255:1255:1255))
        (PORT d[7] (1933:1933:1933) (1964:1964:1964))
        (PORT d[8] (3204:3204:3204) (3193:3193:3193))
        (PORT d[9] (1475:1475:1475) (1497:1497:1497))
        (PORT d[10] (1993:1993:1993) (1999:1999:1999))
        (PORT d[11] (3478:3478:3478) (3488:3488:3488))
        (PORT d[12] (1952:1952:1952) (1988:1988:1988))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (935:935:935) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (1784:1784:1784))
        (PORT datab (745:745:745) (752:752:752))
        (PORT datac (2048:2048:2048) (2083:2083:2083))
        (PORT datad (2159:2159:2159) (2219:2219:2219))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2905:2905:2905))
        (PORT clk (3268:3268:3268) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (3007:3007:3007))
        (PORT d[1] (2740:2740:2740) (2856:2856:2856))
        (PORT d[2] (2743:2743:2743) (2753:2753:2753))
        (PORT d[3] (2264:2264:2264) (2378:2378:2378))
        (PORT d[4] (3083:3083:3083) (3087:3087:3087))
        (PORT d[5] (2762:2762:2762) (2785:2785:2785))
        (PORT d[6] (2340:2340:2340) (2358:2358:2358))
        (PORT d[7] (1931:1931:1931) (1959:1959:1959))
        (PORT d[8] (2021:2021:2021) (2043:2043:2043))
        (PORT d[9] (2195:2195:2195) (2350:2350:2350))
        (PORT d[10] (2691:2691:2691) (2810:2810:2810))
        (PORT d[11] (2319:2319:2319) (2336:2336:2336))
        (PORT d[12] (2306:2306:2306) (2318:2318:2318))
        (PORT clk (3264:3264:3264) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2189:2189:2189))
        (PORT clk (3264:3264:3264) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3334:3334:3334))
        (PORT d[0] (2874:2874:2874) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3335:3335:3335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2371:2371:2371))
        (PORT d[1] (1192:1192:1192) (1224:1224:1224))
        (PORT d[2] (1180:1180:1180) (1219:1219:1219))
        (PORT d[3] (1169:1169:1169) (1210:1210:1210))
        (PORT d[4] (1539:1539:1539) (1571:1571:1571))
        (PORT d[5] (1926:1926:1926) (1965:1965:1965))
        (PORT d[6] (1245:1245:1245) (1280:1280:1280))
        (PORT d[7] (4106:4106:4106) (4163:4163:4163))
        (PORT d[8] (1228:1228:1228) (1263:1263:1263))
        (PORT d[9] (4535:4535:4535) (4564:4564:4564))
        (PORT d[10] (1562:1562:1562) (1605:1605:1605))
        (PORT d[11] (2527:2527:2527) (2542:2542:2542))
        (PORT d[12] (1570:1570:1570) (1605:1605:1605))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1325:1325:1325) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1086:1086:1086))
        (PORT datab (2507:2507:2507) (2538:2538:2538))
        (PORT datac (1007:1007:1007) (1001:1001:1001))
        (PORT datad (677:677:677) (675:675:675))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1370:1370:1370))
        (PORT datab (3963:3963:3963) (3905:3905:3905))
        (PORT datac (1299:1299:1299) (1273:1273:1273))
        (PORT datad (1830:1830:1830) (1786:1786:1786))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1682:1682:1682) (1656:1656:1656))
        (PORT datad (238:238:238) (265:265:265))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1324:1324:1324) (1364:1364:1364))
        (PORT datad (453:453:453) (503:503:503))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3823:3823:3823) (4173:4173:4173))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2432:2432:2432))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (483:483:483))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT asdata (1167:1167:1167) (1211:1211:1211))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3785:3785:3785))
        (PORT clk (3160:3160:3160) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3627:3627:3627))
        (PORT d[1] (3527:3527:3527) (3732:3732:3732))
        (PORT d[2] (2968:2968:2968) (3096:3096:3096))
        (PORT d[3] (3814:3814:3814) (4079:4079:4079))
        (PORT d[4] (3661:3661:3661) (3743:3743:3743))
        (PORT d[5] (3047:3047:3047) (3152:3152:3152))
        (PORT d[6] (3473:3473:3473) (3695:3695:3695))
        (PORT d[7] (3404:3404:3404) (3591:3591:3591))
        (PORT d[8] (2372:2372:2372) (2522:2522:2522))
        (PORT d[9] (2437:2437:2437) (2563:2563:2563))
        (PORT d[10] (3848:3848:3848) (4005:4005:4005))
        (PORT d[11] (3029:3029:3029) (3161:3161:3161))
        (PORT d[12] (4113:4113:4113) (4240:4240:4240))
        (PORT clk (3156:3156:3156) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3115:3115:3115))
        (PORT clk (3156:3156:3156) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3160:3160:3160) (3199:3199:3199))
        (PORT d[0] (3664:3664:3664) (3746:3746:3746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3200:3200:3200))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3804:3804:3804))
        (PORT d[1] (4222:4222:4222) (4315:4315:4315))
        (PORT d[2] (5202:5202:5202) (5184:5184:5184))
        (PORT d[3] (5705:5705:5705) (5506:5506:5506))
        (PORT d[4] (9411:9411:9411) (9255:9255:9255))
        (PORT d[5] (3232:3232:3232) (3446:3446:3446))
        (PORT d[6] (5386:5386:5386) (5433:5433:5433))
        (PORT d[7] (3927:3927:3927) (4075:4075:4075))
        (PORT d[8] (4828:4828:4828) (4779:4779:4779))
        (PORT d[9] (5759:5759:5759) (5936:5936:5936))
        (PORT d[10] (5752:5752:5752) (5696:5696:5696))
        (PORT d[11] (4543:4543:4543) (4609:4609:4609))
        (PORT d[12] (4353:4353:4353) (4443:4443:4443))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (2921:2921:2921) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2592:2592:2592))
        (PORT clk (2302:2302:2302) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3577:3577:3577))
        (PORT d[1] (2862:2862:2862) (2973:2973:2973))
        (PORT d[2] (2938:2938:2938) (3058:3058:3058))
        (PORT d[3] (3032:3032:3032) (3232:3232:3232))
        (PORT d[4] (2993:2993:2993) (3028:3028:3028))
        (PORT d[5] (3276:3276:3276) (3336:3336:3336))
        (PORT d[6] (2262:2262:2262) (2348:2348:2348))
        (PORT d[7] (2587:2587:2587) (2702:2702:2702))
        (PORT d[8] (3193:3193:3193) (3310:3310:3310))
        (PORT d[9] (3199:3199:3199) (3394:3394:3394))
        (PORT d[10] (3723:3723:3723) (3871:3871:3871))
        (PORT d[11] (2613:2613:2613) (2719:2719:2719))
        (PORT d[12] (2845:2845:2845) (2905:2905:2905))
        (PORT clk (2298:2298:2298) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2850:2850:2850))
        (PORT clk (2298:2298:2298) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2201:2201:2201))
        (PORT d[0] (3395:3395:3395) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3779:3779:3779))
        (PORT d[1] (5434:5434:5434) (5643:5643:5643))
        (PORT d[2] (4363:4363:4363) (4400:4400:4400))
        (PORT d[3] (4797:4797:4797) (4825:4825:4825))
        (PORT d[4] (5887:5887:5887) (5656:5656:5656))
        (PORT d[5] (3918:3918:3918) (4125:4125:4125))
        (PORT d[6] (4919:4919:4919) (4874:4874:4874))
        (PORT d[7] (7221:7221:7221) (7370:7370:7370))
        (PORT d[8] (5486:5486:5486) (5603:5603:5603))
        (PORT d[9] (6244:6244:6244) (6454:6454:6454))
        (PORT d[10] (6867:6867:6867) (6994:6994:6994))
        (PORT d[11] (3818:3818:3818) (3880:3880:3880))
        (PORT d[12] (3480:3480:3480) (3643:3643:3643))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3213:3213:3213) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3806:3806:3806))
        (PORT clk (3143:3143:3143) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3297:3297:3297))
        (PORT d[1] (3487:3487:3487) (3689:3689:3689))
        (PORT d[2] (3320:3320:3320) (3438:3438:3438))
        (PORT d[3] (3795:3795:3795) (4060:4060:4060))
        (PORT d[4] (3696:3696:3696) (3799:3799:3799))
        (PORT d[5] (3087:3087:3087) (3197:3197:3197))
        (PORT d[6] (4057:4057:4057) (4341:4341:4341))
        (PORT d[7] (3694:3694:3694) (3869:3869:3869))
        (PORT d[8] (2694:2694:2694) (2829:2829:2829))
        (PORT d[9] (2803:2803:2803) (2928:2928:2928))
        (PORT d[10] (4240:4240:4240) (4403:4403:4403))
        (PORT d[11] (2981:2981:2981) (3103:3103:3103))
        (PORT d[12] (4175:4175:4175) (4193:4193:4193))
        (PORT clk (3139:3139:3139) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3225:3225:3225))
        (PORT clk (3139:3139:3139) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3180:3180:3180))
        (PORT d[0] (3866:3866:3866) (3856:3856:3856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3515:3515:3515))
        (PORT d[1] (4188:4188:4188) (4292:4292:4292))
        (PORT d[2] (5194:5194:5194) (5173:5173:5173))
        (PORT d[3] (5656:5656:5656) (5451:5451:5451))
        (PORT d[4] (9361:9361:9361) (9182:9182:9182))
        (PORT d[5] (3545:3545:3545) (3750:3750:3750))
        (PORT d[6] (5850:5850:5850) (5899:5899:5899))
        (PORT d[7] (3633:3633:3633) (3796:3796:3796))
        (PORT d[8] (4773:4773:4773) (4715:4715:4715))
        (PORT d[9] (5458:5458:5458) (5643:5643:5643))
        (PORT d[10] (5060:5060:5060) (5021:5021:5021))
        (PORT d[11] (5607:5607:5607) (5654:5654:5654))
        (PORT d[12] (4038:4038:4038) (4129:4129:4129))
        (PORT clk (2500:2500:2500) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (PORT d[0] (2695:2695:2695) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2552:2552:2552))
        (PORT clk (2365:2365:2365) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3262:3262:3262))
        (PORT d[1] (3250:3250:3250) (3358:3358:3358))
        (PORT d[2] (2952:2952:2952) (3076:3076:3076))
        (PORT d[3] (2541:2541:2541) (2633:2633:2633))
        (PORT d[4] (3264:3264:3264) (3289:3289:3289))
        (PORT d[5] (3202:3202:3202) (3266:3266:3266))
        (PORT d[6] (2336:2336:2336) (2428:2428:2428))
        (PORT d[7] (2618:2618:2618) (2738:2738:2738))
        (PORT d[8] (2959:2959:2959) (3092:3092:3092))
        (PORT d[9] (3164:3164:3164) (3341:3341:3341))
        (PORT d[10] (3493:3493:3493) (3693:3693:3693))
        (PORT d[11] (2372:2372:2372) (2452:2452:2452))
        (PORT d[12] (2539:2539:2539) (2621:2621:2621))
        (PORT clk (2361:2361:2361) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2498:2498:2498))
        (PORT clk (2361:2361:2361) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2253:2253:2253))
        (PORT d[0] (3148:3148:3148) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3592:3592:3592))
        (PORT d[1] (5085:5085:5085) (5302:5302:5302))
        (PORT d[2] (4328:4328:4328) (4362:4362:4362))
        (PORT d[3] (4778:4778:4778) (4802:4802:4802))
        (PORT d[4] (5854:5854:5854) (5621:5621:5621))
        (PORT d[5] (3871:3871:3871) (4071:4071:4071))
        (PORT d[6] (4637:4637:4637) (4601:4601:4601))
        (PORT d[7] (7209:7209:7209) (7358:7358:7358))
        (PORT d[8] (5669:5669:5669) (5747:5747:5747))
        (PORT d[9] (6235:6235:6235) (6444:6444:6444))
        (PORT d[10] (6875:6875:6875) (7003:7003:7003))
        (PORT d[11] (4106:4106:4106) (4150:4150:4150))
        (PORT d[12] (3414:3414:3414) (3570:3570:3570))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3201:3201:3201) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2510:2510:2510) (2561:2561:2561))
        (PORT datab (2123:2123:2123) (2101:2101:2101))
        (PORT datac (2854:2854:2854) (2892:2892:2892))
        (PORT datad (3897:3897:3897) (3855:3855:3855))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2842:2842:2842) (2863:2863:2863))
        (PORT datab (2891:2891:2891) (2928:2928:2928))
        (PORT datac (3307:3307:3307) (3320:3320:3320))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3803:3803:3803))
        (PORT clk (3024:3024:3024) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2641:2641:2641))
        (PORT d[1] (2073:2073:2073) (2136:2136:2136))
        (PORT d[2] (2299:2299:2299) (2314:2314:2314))
        (PORT d[3] (2204:2204:2204) (2223:2223:2223))
        (PORT d[4] (1986:1986:1986) (2040:2040:2040))
        (PORT d[5] (2063:2063:2063) (2116:2116:2116))
        (PORT d[6] (2316:2316:2316) (2349:2349:2349))
        (PORT d[7] (2312:2312:2312) (2360:2360:2360))
        (PORT d[8] (1557:1557:1557) (1635:1635:1635))
        (PORT d[9] (2394:2394:2394) (2486:2486:2486))
        (PORT d[10] (3480:3480:3480) (3602:3602:3602))
        (PORT d[11] (2412:2412:2412) (2454:2454:2454))
        (PORT d[12] (2231:2231:2231) (2264:2264:2264))
        (PORT clk (3020:3020:3020) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2252:2252:2252))
        (PORT clk (3020:3020:3020) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3103:3103:3103))
        (PORT d[0] (2904:2904:2904) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3757:3757:3757))
        (PORT d[1] (3127:3127:3127) (3195:3195:3195))
        (PORT d[2] (4834:4834:4834) (4759:4759:4759))
        (PORT d[3] (4702:4702:4702) (4654:4654:4654))
        (PORT d[4] (3342:3342:3342) (3289:3289:3289))
        (PORT d[5] (5359:5359:5359) (5603:5603:5603))
        (PORT d[6] (3059:3059:3059) (3004:3004:3004))
        (PORT d[7] (3900:3900:3900) (3988:3988:3988))
        (PORT d[8] (5356:5356:5356) (5251:5251:5251))
        (PORT d[9] (2934:2934:2934) (2894:2894:2894))
        (PORT d[10] (3227:3227:3227) (3187:3187:3187))
        (PORT d[11] (4640:4640:4640) (4691:4691:4691))
        (PORT d[12] (4462:4462:4462) (4531:4531:4531))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3875:3875:3875) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3408:3408:3408))
        (PORT clk (2970:2970:2970) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2865:2865:2865))
        (PORT d[1] (3609:3609:3609) (3820:3820:3820))
        (PORT d[2] (2917:2917:2917) (3035:3035:3035))
        (PORT d[3] (2288:2288:2288) (2387:2387:2387))
        (PORT d[4] (3742:3742:3742) (3818:3818:3818))
        (PORT d[5] (3043:3043:3043) (3143:3143:3143))
        (PORT d[6] (3417:3417:3417) (3598:3598:3598))
        (PORT d[7] (3314:3314:3314) (3503:3503:3503))
        (PORT d[8] (2542:2542:2542) (2618:2618:2618))
        (PORT d[9] (2457:2457:2457) (2597:2597:2597))
        (PORT d[10] (3834:3834:3834) (3991:3991:3991))
        (PORT d[11] (2637:2637:2637) (2706:2706:2706))
        (PORT d[12] (2487:2487:2487) (2571:2571:2571))
        (PORT clk (2966:2966:2966) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2500:2500:2500))
        (PORT clk (2966:2966:2966) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3030:3030:3030))
        (PORT d[0] (3164:3164:3164) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3031:3031:3031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (3049:3049:3049))
        (PORT d[1] (4593:4593:4593) (4706:4706:4706))
        (PORT d[2] (5253:5253:5253) (5245:5245:5245))
        (PORT d[3] (6430:6430:6430) (6233:6233:6233))
        (PORT d[4] (10175:10175:10175) (10018:10018:10018))
        (PORT d[5] (3850:3850:3850) (4056:4056:4056))
        (PORT d[6] (5756:5756:5756) (5794:5794:5794))
        (PORT d[7] (4727:4727:4727) (4881:4881:4881))
        (PORT d[8] (5903:5903:5903) (5844:5844:5844))
        (PORT d[9] (6580:6580:6580) (6763:6763:6763))
        (PORT d[10] (5501:5501:5501) (5484:5484:5484))
        (PORT d[11] (5321:5321:5321) (5384:5384:5384))
        (PORT d[12] (5406:5406:5406) (5491:5491:5491))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3202:3202:3202) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1276:1276:1276))
        (PORT datab (2891:2891:2891) (2929:2929:2929))
        (PORT datac (2087:2087:2087) (2065:2065:2065))
        (PORT datad (2783:2783:2783) (2681:2681:2681))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1173:1173:1173))
        (PORT clk (2642:2642:2642) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1631:1631:1631))
        (PORT d[1] (938:938:938) (995:995:995))
        (PORT d[2] (941:941:941) (999:999:999))
        (PORT d[3] (1523:1523:1523) (1536:1536:1536))
        (PORT d[4] (944:944:944) (1008:1008:1008))
        (PORT d[5] (1261:1261:1261) (1298:1298:1298))
        (PORT d[6] (1980:1980:1980) (2019:2019:2019))
        (PORT d[7] (1273:1273:1273) (1327:1327:1327))
        (PORT d[8] (2199:2199:2199) (2210:2210:2210))
        (PORT d[9] (1223:1223:1223) (1262:1262:1262))
        (PORT d[10] (1561:1561:1561) (1600:1600:1600))
        (PORT d[11] (1205:1205:1205) (1248:1248:1248))
        (PORT d[12] (1237:1237:1237) (1279:1279:1279))
        (PORT clk (2638:2638:2638) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1053:1053:1053))
        (PORT clk (2638:2638:2638) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2692:2692:2692))
        (PORT d[0] (1741:1741:1741) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4308:4308:4308))
        (PORT d[1] (3979:3979:3979) (4133:4133:4133))
        (PORT d[2] (4779:4779:4779) (4811:4811:4811))
        (PORT d[3] (5554:5554:5554) (5564:5564:5564))
        (PORT d[4] (5277:5277:5277) (5191:5191:5191))
        (PORT d[5] (3569:3569:3569) (3747:3747:3747))
        (PORT d[6] (2977:2977:2977) (2896:2896:2896))
        (PORT d[7] (4239:4239:4239) (4323:4323:4323))
        (PORT d[8] (2597:2597:2597) (2553:2553:2553))
        (PORT d[9] (7795:7795:7795) (8015:8015:8015))
        (PORT d[10] (3257:3257:3257) (3222:3222:3222))
        (PORT d[11] (4096:4096:4096) (4162:4162:4162))
        (PORT d[12] (3946:3946:3946) (4047:4047:4047))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (1651:1651:1651) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1170:1170:1170))
        (PORT clk (2717:2717:2717) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1005:1005:1005))
        (PORT d[1] (1204:1204:1204) (1234:1234:1234))
        (PORT d[2] (939:939:939) (998:998:998))
        (PORT d[3] (1522:1522:1522) (1535:1535:1535))
        (PORT d[4] (943:943:943) (1007:1007:1007))
        (PORT d[5] (1260:1260:1260) (1297:1297:1297))
        (PORT d[6] (1955:1955:1955) (1992:1992:1992))
        (PORT d[7] (1264:1264:1264) (1317:1317:1317))
        (PORT d[8] (2179:2179:2179) (2190:2190:2190))
        (PORT d[9] (1540:1540:1540) (1563:1563:1563))
        (PORT d[10] (1540:1540:1540) (1578:1578:1578))
        (PORT d[11] (1228:1228:1228) (1275:1275:1275))
        (PORT d[12] (1262:1262:1262) (1308:1308:1308))
        (PORT clk (2713:2713:2713) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1362:1362:1362))
        (PORT clk (2713:2713:2713) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2771:2771:2771))
        (PORT d[0] (2056:2056:2056) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4309:4309:4309))
        (PORT d[1] (3987:3987:3987) (4141:4141:4141))
        (PORT d[2] (5027:5027:5027) (5036:5036:5036))
        (PORT d[3] (5926:5926:5926) (5930:5930:5930))
        (PORT d[4] (5306:5306:5306) (5222:5222:5222))
        (PORT d[5] (3879:3879:3879) (4052:4052:4052))
        (PORT d[6] (5606:5606:5606) (5561:5561:5561))
        (PORT d[7] (4254:4254:4254) (4340:4340:4340))
        (PORT d[8] (4147:4147:4147) (4231:4231:4231))
        (PORT d[9] (7754:7754:7754) (7976:7976:7976))
        (PORT d[10] (2889:2889:2889) (2857:2857:2857))
        (PORT d[11] (3798:3798:3798) (3873:3873:3873))
        (PORT d[12] (4001:4001:4001) (4098:4098:4098))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (PORT d[0] (2005:2005:2005) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (1140:1140:1140) (1124:1124:1124))
        (PORT datac (2085:2085:2085) (2062:2062:2062))
        (PORT datad (1091:1091:1091) (1077:1077:1077))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2406:2406:2406))
        (PORT clk (2506:2506:2506) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2397:2397:2397))
        (PORT d[1] (2364:2364:2364) (2417:2417:2417))
        (PORT d[2] (2351:2351:2351) (2411:2411:2411))
        (PORT d[3] (2676:2676:2676) (2836:2836:2836))
        (PORT d[4] (2441:2441:2441) (2508:2508:2508))
        (PORT d[5] (2503:2503:2503) (2519:2519:2519))
        (PORT d[6] (2053:2053:2053) (2138:2138:2138))
        (PORT d[7] (2677:2677:2677) (2730:2730:2730))
        (PORT d[8] (3261:3261:3261) (3249:3249:3249))
        (PORT d[9] (2979:2979:2979) (3006:3006:3006))
        (PORT d[10] (2750:2750:2750) (2806:2806:2806))
        (PORT d[11] (2907:2907:2907) (3047:3047:3047))
        (PORT d[12] (3222:3222:3222) (3182:3182:3182))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2570:2570:2570))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT d[0] (3313:3313:3313) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3703:3703:3703))
        (PORT d[1] (4137:4137:4137) (4262:4262:4262))
        (PORT d[2] (3698:3698:3698) (3730:3730:3730))
        (PORT d[3] (4056:4056:4056) (4067:4067:4067))
        (PORT d[4] (3871:3871:3871) (3793:3793:3793))
        (PORT d[5] (2872:2872:2872) (3059:3059:3059))
        (PORT d[6] (4920:4920:4920) (4865:4865:4865))
        (PORT d[7] (3531:3531:3531) (3588:3588:3588))
        (PORT d[8] (4478:4478:4478) (4586:4586:4586))
        (PORT d[9] (6811:6811:6811) (7044:7044:7044))
        (PORT d[10] (6168:6168:6168) (6268:6268:6268))
        (PORT d[11] (3457:3457:3457) (3497:3497:3497))
        (PORT d[12] (2664:2664:2664) (2783:2783:2783))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (3149:3149:3149) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4302:4302:4302))
        (PORT clk (3431:3431:3431) (3526:3526:3526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2630:2630:2630))
        (PORT d[1] (3243:3243:3243) (3305:3305:3305))
        (PORT d[2] (3395:3395:3395) (3408:3408:3408))
        (PORT d[3] (3052:3052:3052) (3267:3267:3267))
        (PORT d[4] (2961:2961:2961) (2996:2996:2996))
        (PORT d[5] (3559:3559:3559) (3596:3596:3596))
        (PORT d[6] (3650:3650:3650) (3908:3908:3908))
        (PORT d[7] (3403:3403:3403) (3449:3449:3449))
        (PORT d[8] (2655:2655:2655) (2730:2730:2730))
        (PORT d[9] (2756:2756:2756) (2845:2845:2845))
        (PORT d[10] (3903:3903:3903) (4039:4039:4039))
        (PORT d[11] (3488:3488:3488) (3526:3526:3526))
        (PORT d[12] (3351:3351:3351) (3387:3387:3387))
        (PORT clk (3427:3427:3427) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3159:3159:3159))
        (PORT clk (3427:3427:3427) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3526:3526:3526))
        (PORT d[0] (3905:3905:3905) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3527:3527:3527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3527:3527:3527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3527:3527:3527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3089:3089:3089))
        (PORT d[1] (3424:3424:3424) (3454:3454:3454))
        (PORT d[2] (3748:3748:3748) (3666:3666:3666))
        (PORT d[3] (3950:3950:3950) (3884:3884:3884))
        (PORT d[4] (4060:4060:4060) (3996:3996:3996))
        (PORT d[5] (3872:3872:3872) (4122:4122:4122))
        (PORT d[6] (4091:4091:4091) (4025:4025:4025))
        (PORT d[7] (3256:3256:3256) (3349:3349:3349))
        (PORT d[8] (4557:4557:4557) (4450:4450:4450))
        (PORT d[9] (4769:4769:4769) (4647:4647:4647))
        (PORT d[10] (4422:4422:4422) (4352:4352:4352))
        (PORT d[11] (3858:3858:3858) (3896:3896:3896))
        (PORT d[12] (3644:3644:3644) (3694:3694:3694))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT d[0] (2288:2288:2288) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1543:1543:1543))
        (PORT clk (2522:2522:2522) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2388:2388:2388))
        (PORT d[1] (1968:1968:1968) (2021:2021:2021))
        (PORT d[2] (1988:1988:1988) (2043:2043:2043))
        (PORT d[3] (2680:2680:2680) (2844:2844:2844))
        (PORT d[4] (2077:2077:2077) (2144:2144:2144))
        (PORT d[5] (1986:1986:1986) (2019:2019:2019))
        (PORT d[6] (2080:2080:2080) (2169:2169:2169))
        (PORT d[7] (2039:2039:2039) (2099:2099:2099))
        (PORT d[8] (2236:2236:2236) (2252:2252:2252))
        (PORT d[9] (2968:2968:2968) (2991:2991:2991))
        (PORT d[10] (2244:2244:2244) (2303:2303:2303))
        (PORT d[11] (1928:1928:1928) (1970:1970:1970))
        (PORT d[12] (1940:1940:1940) (1979:1979:1979))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2096:2096:2096))
        (PORT clk (2518:2518:2518) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2547:2547:2547))
        (PORT d[0] (2802:2802:2802) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4206:4206:4206))
        (PORT d[1] (5341:5341:5341) (5496:5496:5496))
        (PORT d[2] (4069:4069:4069) (4100:4100:4100))
        (PORT d[3] (4847:4847:4847) (4855:4855:4855))
        (PORT d[4] (4532:4532:4532) (4446:4446:4446))
        (PORT d[5] (3567:3567:3567) (3740:3740:3740))
        (PORT d[6] (4989:4989:4989) (4956:4956:4956))
        (PORT d[7] (3514:3514:3514) (3566:3566:3566))
        (PORT d[8] (4736:4736:4736) (4826:4826:4826))
        (PORT d[9] (7100:7100:7100) (7332:7332:7332))
        (PORT d[10] (3953:3953:3953) (3911:3911:3911))
        (PORT d[11] (3496:3496:3496) (3541:3541:3541))
        (PORT d[12] (3263:3263:3263) (3368:3368:3368))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (3051:3051:3051) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4278:4278:4278))
        (PORT clk (3403:3403:3403) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2643:2643:2643))
        (PORT d[1] (3211:3211:3211) (3271:3271:3271))
        (PORT d[2] (3095:3095:3095) (3130:3130:3130))
        (PORT d[3] (3410:3410:3410) (3604:3604:3604))
        (PORT d[4] (2661:2661:2661) (2722:2722:2722))
        (PORT d[5] (3579:3579:3579) (3617:3617:3617))
        (PORT d[6] (3650:3650:3650) (3907:3907:3907))
        (PORT d[7] (3029:3029:3029) (3084:3084:3084))
        (PORT d[8] (1924:1924:1924) (2029:2029:2029))
        (PORT d[9] (2712:2712:2712) (2799:2799:2799))
        (PORT d[10] (3853:3853:3853) (3987:3987:3987))
        (PORT d[11] (3493:3493:3493) (3533:3533:3533))
        (PORT d[12] (3691:3691:3691) (3725:3725:3725))
        (PORT clk (3399:3399:3399) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3172:3172:3172))
        (PORT clk (3399:3399:3399) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3497:3497:3497))
        (PORT d[0] (3519:3519:3519) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3659:3659:3659))
        (PORT d[1] (4033:4033:4033) (4032:4032:4032))
        (PORT d[2] (3474:3474:3474) (3394:3394:3394))
        (PORT d[3] (3601:3601:3601) (3552:3552:3552))
        (PORT d[4] (4019:4019:4019) (3963:3963:3963))
        (PORT d[5] (4536:4536:4536) (4777:4777:4777))
        (PORT d[6] (4112:4112:4112) (4046:4046:4046))
        (PORT d[7] (3255:3255:3255) (3348:3348:3348))
        (PORT d[8] (4292:4292:4292) (4196:4196:4196))
        (PORT d[9] (4202:4202:4202) (4116:4116:4116))
        (PORT d[10] (4148:4148:4148) (4089:4089:4089))
        (PORT d[11] (3828:3828:3828) (3873:3873:3873))
        (PORT d[12] (3608:3608:3608) (3661:3661:3661))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (2295:2295:2295) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2039:2039:2039))
        (PORT datab (2887:2887:2887) (2924:2924:2924))
        (PORT datac (2083:2083:2083) (2060:2060:2060))
        (PORT datad (1726:1726:1726) (1723:1723:1723))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2437:2437:2437) (2424:2424:2424))
        (PORT datab (1736:1736:1736) (1733:1733:1733))
        (PORT datac (2854:2854:2854) (2892:2892:2892))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2149:2149:2149) (2244:2244:2244))
        (PORT datab (3288:3288:3288) (3272:3272:3272))
        (PORT datac (367:367:367) (378:378:378))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3906:3906:3906))
        (PORT clk (3119:3119:3119) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2595:2595:2595))
        (PORT d[1] (2098:2098:2098) (2164:2164:2164))
        (PORT d[2] (2355:2355:2355) (2388:2388:2388))
        (PORT d[3] (2579:2579:2579) (2598:2598:2598))
        (PORT d[4] (1931:1931:1931) (1986:1986:1986))
        (PORT d[5] (2447:2447:2447) (2496:2496:2496))
        (PORT d[6] (2615:2615:2615) (2647:2647:2647))
        (PORT d[7] (2301:2301:2301) (2355:2355:2355))
        (PORT d[8] (1591:1591:1591) (1671:1671:1671))
        (PORT d[9] (1763:1763:1763) (1869:1869:1869))
        (PORT d[10] (3154:3154:3154) (3297:3297:3297))
        (PORT d[11] (2787:2787:2787) (2827:2827:2827))
        (PORT d[12] (2613:2613:2613) (2635:2635:2635))
        (PORT clk (3115:3115:3115) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2458:2458:2458))
        (PORT clk (3115:3115:3115) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3202:3202:3202))
        (PORT d[0] (3136:3136:3136) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3439:3439:3439))
        (PORT d[1] (4413:4413:4413) (4434:4434:4434))
        (PORT d[2] (4524:4524:4524) (4451:4451:4451))
        (PORT d[3] (4327:4327:4327) (4276:4276:4276))
        (PORT d[4] (3182:3182:3182) (3121:3121:3121))
        (PORT d[5] (5071:5071:5071) (5315:5315:5315))
        (PORT d[6] (3355:3355:3355) (3293:3293:3293))
        (PORT d[7] (3847:3847:3847) (3929:3929:3929))
        (PORT d[8] (5362:5362:5362) (5256:5256:5256))
        (PORT d[9] (3210:3210:3210) (3157:3157:3157))
        (PORT d[10] (4883:4883:4883) (4819:4819:4819))
        (PORT d[11] (4300:4300:4300) (4354:4354:4354))
        (PORT d[12] (4097:4097:4097) (4172:4172:4172))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (3074:3074:3074) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2452:2452:2452))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2362:2362:2362))
        (PORT d[1] (2356:2356:2356) (2409:2409:2409))
        (PORT d[2] (2350:2350:2350) (2410:2410:2410))
        (PORT d[3] (2670:2670:2670) (2830:2830:2830))
        (PORT d[4] (2440:2440:2440) (2508:2508:2508))
        (PORT d[5] (2660:2660:2660) (2686:2686:2686))
        (PORT d[6] (2052:2052:2052) (2137:2137:2137))
        (PORT d[7] (2787:2787:2787) (2845:2845:2845))
        (PORT d[8] (3006:3006:3006) (3022:3022:3022))
        (PORT d[9] (2978:2978:2978) (3005:3005:3005))
        (PORT d[10] (2744:2744:2744) (2797:2797:2797))
        (PORT d[11] (2940:2940:2940) (3072:3072:3072))
        (PORT d[12] (3186:3186:3186) (3152:3152:3152))
        (PORT clk (2457:2457:2457) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1934:1934:1934))
        (PORT clk (2457:2457:2457) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2585:2585:2585) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3850:3850:3850))
        (PORT d[1] (4667:4667:4667) (4845:4845:4845))
        (PORT d[2] (3665:3665:3665) (3689:3689:3689))
        (PORT d[3] (4426:4426:4426) (4425:4425:4425))
        (PORT d[4] (4175:4175:4175) (4088:4088:4088))
        (PORT d[5] (3206:3206:3206) (3382:3382:3382))
        (PORT d[6] (4920:4920:4920) (4864:4864:4864))
        (PORT d[7] (3533:3533:3533) (3586:3586:3586))
        (PORT d[8] (4721:4721:4721) (4818:4818:4818))
        (PORT d[9] (6455:6455:6455) (6695:6695:6695))
        (PORT d[10] (6200:6200:6200) (6302:6302:6302))
        (PORT d[11] (3453:3453:3453) (3492:3492:3492))
        (PORT d[12] (3086:3086:3086) (3204:3204:3204))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (1733:1733:1733) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2598:2598:2598))
        (PORT clk (2291:2291:2291) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3535:3535:3535))
        (PORT d[1] (3292:3292:3292) (3400:3400:3400))
        (PORT d[2] (2997:2997:2997) (3120:3120:3120))
        (PORT d[3] (2554:2554:2554) (2648:2648:2648))
        (PORT d[4] (3254:3254:3254) (3283:3283:3283))
        (PORT d[5] (2887:2887:2887) (2947:2947:2947))
        (PORT d[6] (2878:2878:2878) (2951:2951:2951))
        (PORT d[7] (2857:2857:2857) (2957:2957:2957))
        (PORT d[8] (3178:3178:3178) (3294:3294:3294))
        (PORT d[9] (3239:3239:3239) (3300:3300:3300))
        (PORT d[10] (3428:3428:3428) (3614:3614:3614))
        (PORT d[11] (2550:2550:2550) (2648:2648:2648))
        (PORT d[12] (2849:2849:2849) (2918:2918:2918))
        (PORT clk (2287:2287:2287) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2464:2464:2464))
        (PORT clk (2287:2287:2287) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2189:2189:2189))
        (PORT d[0] (3111:3111:3111) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3837:3837:3837))
        (PORT d[1] (4707:4707:4707) (4929:4929:4929))
        (PORT d[2] (4013:4013:4013) (4055:4055:4055))
        (PORT d[3] (4450:4450:4450) (4479:4479:4479))
        (PORT d[4] (5215:5215:5215) (5007:5007:5007))
        (PORT d[5] (3273:3273:3273) (3507:3507:3507))
        (PORT d[6] (4988:4988:4988) (4943:4943:4943))
        (PORT d[7] (7274:7274:7274) (7428:7428:7428))
        (PORT d[8] (5100:5100:5100) (5205:5205:5205))
        (PORT d[9] (7154:7154:7154) (7337:7337:7337))
        (PORT d[10] (7350:7350:7350) (7430:7430:7430))
        (PORT d[11] (4122:4122:4122) (4168:4168:4168))
        (PORT d[12] (3075:3075:3075) (3234:3234:3234))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (2506:2506:2506) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3147:3147:3147) (3160:3160:3160))
        (PORT datab (2441:2441:2441) (2419:2419:2419))
        (PORT datac (2305:2305:2305) (2303:2303:2303))
        (PORT datad (3883:3883:3883) (3842:3842:3842))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3902:3902:3902))
        (PORT clk (3029:3029:3029) (3097:3097:3097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2642:2642:2642))
        (PORT d[1] (1715:1715:1715) (1778:1778:1778))
        (PORT d[2] (1996:1996:1996) (2031:2031:2031))
        (PORT d[3] (2216:2216:2216) (2228:2228:2228))
        (PORT d[4] (1583:1583:1583) (1641:1641:1641))
        (PORT d[5] (2057:2057:2057) (2103:2103:2103))
        (PORT d[6] (2311:2311:2311) (2351:2351:2351))
        (PORT d[7] (1958:1958:1958) (2012:2012:2012))
        (PORT d[8] (3049:3049:3049) (3117:3117:3117))
        (PORT d[9] (2336:2336:2336) (2423:2423:2423))
        (PORT d[10] (2205:2205:2205) (2239:2239:2239))
        (PORT d[11] (2347:2347:2347) (2383:2383:2383))
        (PORT d[12] (1912:1912:1912) (1953:1953:1953))
        (PORT clk (3025:3025:3025) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1786:1786:1786))
        (PORT clk (3025:3025:3025) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3097:3097:3097))
        (PORT d[0] (2470:2470:2470) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3098:3098:3098))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3794:3794:3794))
        (PORT d[1] (4799:4799:4799) (4805:4805:4805))
        (PORT d[2] (4849:4849:4849) (4776:4776:4776))
        (PORT d[3] (4703:4703:4703) (4655:4655:4655))
        (PORT d[4] (3350:3350:3350) (3298:3298:3298))
        (PORT d[5] (5359:5359:5359) (5604:5604:5604))
        (PORT d[6] (3079:3079:3079) (3020:3020:3020))
        (PORT d[7] (4190:4190:4190) (4270:4270:4270))
        (PORT d[8] (5698:5698:5698) (5586:5586:5586))
        (PORT d[9] (3233:3233:3233) (3186:3186:3186))
        (PORT d[10] (3189:3189:3189) (3145:3145:3145))
        (PORT d[11] (5005:5005:5005) (5051:5051:5051))
        (PORT d[12] (4455:4455:4455) (4531:4531:4531))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (4078:4078:4078) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1433:1433:1433))
        (PORT datab (2121:2121:2121) (2098:2098:2098))
        (PORT datac (716:716:716) (721:721:721))
        (PORT datad (1354:1354:1354) (1352:1352:1352))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (676:676:676))
        (PORT datab (693:693:693) (668:668:668))
        (PORT datac (3251:3251:3251) (3235:3235:3235))
        (PORT datad (893:893:893) (859:859:859))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2635:2635:2635) (2696:2696:2696))
        (PORT datac (1031:1031:1031) (1016:1016:1016))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1409:1409:1409))
        (PORT datac (965:965:965) (1000:1000:1000))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2012:2012:2012))
        (PORT clk (3586:3586:3586) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (4153:4153:4153))
        (PORT d[1] (3166:3166:3166) (3345:3345:3345))
        (PORT d[2] (4245:4245:4245) (4349:4349:4349))
        (PORT d[3] (2633:2633:2633) (2796:2796:2796))
        (PORT d[4] (4298:4298:4298) (4481:4481:4481))
        (PORT d[5] (3534:3534:3534) (3728:3728:3728))
        (PORT d[6] (3509:3509:3509) (3671:3671:3671))
        (PORT d[7] (3437:3437:3437) (3652:3652:3652))
        (PORT d[8] (3308:3308:3308) (3492:3492:3492))
        (PORT d[9] (2987:2987:2987) (3224:3224:3224))
        (PORT d[10] (3985:3985:3985) (4179:4179:4179))
        (PORT d[11] (3888:3888:3888) (4152:4152:4152))
        (PORT d[12] (3523:3523:3523) (3545:3545:3545))
        (PORT clk (3582:3582:3582) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3272:3272:3272))
        (PORT clk (3582:3582:3582) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3713:3713:3713))
        (PORT d[0] (3372:3372:3372) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5169:5169:5169) (5440:5440:5440))
        (PORT d[1] (5628:5628:5628) (5757:5757:5757))
        (PORT d[2] (5817:5817:5817) (5759:5759:5759))
        (PORT d[3] (5633:5633:5633) (5634:5634:5634))
        (PORT d[4] (5698:5698:5698) (5639:5639:5639))
        (PORT d[5] (5377:5377:5377) (5650:5650:5650))
        (PORT d[6] (6068:6068:6068) (6071:6071:6071))
        (PORT d[7] (5641:5641:5641) (5644:5644:5644))
        (PORT d[8] (4046:4046:4046) (4080:4080:4080))
        (PORT d[9] (6758:6758:6758) (6880:6880:6880))
        (PORT d[10] (7211:7211:7211) (7342:7342:7342))
        (PORT d[11] (5792:5792:5792) (5723:5723:5723))
        (PORT d[12] (5195:5195:5195) (5385:5385:5385))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (3535:3535:3535) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2434:2434:2434))
        (PORT clk (3391:3391:3391) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3682:3682:3682))
        (PORT d[1] (2667:2667:2667) (2771:2771:2771))
        (PORT d[2] (2974:2974:2974) (3061:3061:3061))
        (PORT d[3] (2489:2489:2489) (2577:2577:2577))
        (PORT d[4] (2120:2120:2120) (2188:2188:2188))
        (PORT d[5] (4179:4179:4179) (4360:4360:4360))
        (PORT d[6] (3068:3068:3068) (3232:3232:3232))
        (PORT d[7] (3815:3815:3815) (4017:4017:4017))
        (PORT d[8] (2529:2529:2529) (2642:2642:2642))
        (PORT d[9] (2770:2770:2770) (2921:2921:2921))
        (PORT d[10] (3060:3060:3060) (3162:3162:3162))
        (PORT d[11] (3817:3817:3817) (4040:4040:4040))
        (PORT d[12] (3149:3149:3149) (3148:3148:3148))
        (PORT clk (3387:3387:3387) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2419:2419:2419))
        (PORT clk (3387:3387:3387) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3472:3472:3472))
        (PORT d[0] (3092:3092:3092) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4416:4416:4416))
        (PORT d[1] (3227:3227:3227) (3302:3302:3302))
        (PORT d[2] (5661:5661:5661) (5629:5629:5629))
        (PORT d[3] (2439:2439:2439) (2466:2466:2466))
        (PORT d[4] (4267:4267:4267) (4289:4289:4289))
        (PORT d[5] (2963:2963:2963) (2960:2960:2960))
        (PORT d[6] (2042:2042:2042) (2060:2060:2060))
        (PORT d[7] (2092:2092:2092) (2114:2114:2114))
        (PORT d[8] (6089:6089:6089) (6134:6134:6134))
        (PORT d[9] (5211:5211:5211) (5238:5238:5238))
        (PORT d[10] (2339:2339:2339) (2358:2358:2358))
        (PORT d[11] (4821:4821:4821) (4811:4811:4811))
        (PORT d[12] (5103:5103:5103) (5082:5082:5082))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (3719:3719:3719) (3826:3826:3826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1910:1910:1910))
        (PORT datab (1342:1342:1342) (1290:1290:1290))
        (PORT datac (2313:2313:2313) (2358:2358:2358))
        (PORT datad (1755:1755:1755) (1800:1800:1800))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1969:1969:1969))
        (PORT clk (3065:3065:3065) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3658:3658:3658))
        (PORT d[1] (2724:2724:2724) (2878:2878:2878))
        (PORT d[2] (3438:3438:3438) (3508:3508:3508))
        (PORT d[3] (2517:2517:2517) (2635:2635:2635))
        (PORT d[4] (3486:3486:3486) (3628:3628:3628))
        (PORT d[5] (3217:3217:3217) (3311:3311:3311))
        (PORT d[6] (2373:2373:2373) (2506:2506:2506))
        (PORT d[7] (3456:3456:3456) (3660:3660:3660))
        (PORT d[8] (2916:2916:2916) (3064:3064:3064))
        (PORT d[9] (2752:2752:2752) (2929:2929:2929))
        (PORT d[10] (3475:3475:3475) (3620:3620:3620))
        (PORT d[11] (3090:3090:3090) (3298:3298:3298))
        (PORT d[12] (4185:4185:4185) (4370:4370:4370))
        (PORT clk (3061:3061:3061) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2399:2399:2399))
        (PORT clk (3061:3061:3061) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3141:3141:3141))
        (PORT d[0] (3031:3031:3031) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5152:5152:5152) (5430:5430:5430))
        (PORT d[1] (4311:4311:4311) (4402:4402:4402))
        (PORT d[2] (4602:4602:4602) (4572:4572:4572))
        (PORT d[3] (4406:4406:4406) (4401:4401:4401))
        (PORT d[4] (4604:4604:4604) (4586:4586:4586))
        (PORT d[5] (4548:4548:4548) (4811:4811:4811))
        (PORT d[6] (3336:3336:3336) (3334:3334:3334))
        (PORT d[7] (4789:4789:4789) (4776:4776:4776))
        (PORT d[8] (4553:4553:4553) (4560:4560:4560))
        (PORT d[9] (5233:5233:5233) (5303:5303:5303))
        (PORT d[10] (7141:7141:7141) (7246:7246:7246))
        (PORT d[11] (4344:4344:4344) (4329:4329:4329))
        (PORT d[12] (3751:3751:3751) (3907:3907:3907))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (4057:4057:4057) (4245:4245:4245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3593:3593:3593))
        (PORT clk (3580:3580:3580) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3125:3125:3125))
        (PORT d[1] (3333:3333:3333) (3430:3430:3430))
        (PORT d[2] (4283:4283:4283) (4326:4326:4326))
        (PORT d[3] (2647:2647:2647) (2810:2810:2810))
        (PORT d[4] (3932:3932:3932) (4120:4120:4120))
        (PORT d[5] (4214:4214:4214) (4431:4431:4431))
        (PORT d[6] (3158:3158:3158) (3370:3370:3370))
        (PORT d[7] (3891:3891:3891) (4133:4133:4133))
        (PORT d[8] (1898:1898:1898) (2014:2014:2014))
        (PORT d[9] (3158:3158:3158) (3336:3336:3336))
        (PORT d[10] (4261:4261:4261) (4447:4447:4447))
        (PORT d[11] (4255:4255:4255) (4511:4511:4511))
        (PORT d[12] (4090:4090:4090) (4221:4221:4221))
        (PORT clk (3576:3576:3576) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3085:3085:3085))
        (PORT clk (3576:3576:3576) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3711:3711:3711))
        (PORT d[0] (3656:3656:3656) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3314:3314:3314))
        (PORT d[1] (3612:3612:3612) (3722:3722:3722))
        (PORT d[2] (6117:6117:6117) (6099:6099:6099))
        (PORT d[3] (3405:3405:3405) (3430:3430:3430))
        (PORT d[4] (3432:3432:3432) (3445:3445:3445))
        (PORT d[5] (4676:4676:4676) (4959:4959:4959))
        (PORT d[6] (3428:3428:3428) (3429:3429:3429))
        (PORT d[7] (2490:2490:2490) (2552:2552:2552))
        (PORT d[8] (4732:4732:4732) (4788:4788:4788))
        (PORT d[9] (4212:4212:4212) (4244:4244:4244))
        (PORT d[10] (5606:5606:5606) (5585:5585:5585))
        (PORT d[11] (3399:3399:3399) (3398:3398:3398))
        (PORT d[12] (4021:4021:4021) (4001:4001:4001))
        (PORT clk (2513:2513:2513) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (PORT d[0] (3309:3309:3309) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1564:1564:1564) (1512:1512:1512))
        (PORT datac (2302:2302:2302) (2345:2345:2345))
        (PORT datad (1961:1961:1961) (1920:1920:1920))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1658:1658:1658))
        (PORT clk (3133:3133:3133) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3593:3593:3593))
        (PORT d[1] (3134:3134:3134) (3289:3289:3289))
        (PORT d[2] (3816:3816:3816) (3883:3883:3883))
        (PORT d[3] (2231:2231:2231) (2361:2361:2361))
        (PORT d[4] (3872:3872:3872) (4013:4013:4013))
        (PORT d[5] (3605:3605:3605) (3735:3735:3735))
        (PORT d[6] (2349:2349:2349) (2484:2484:2484))
        (PORT d[7] (3822:3822:3822) (4021:4021:4021))
        (PORT d[8] (2892:2892:2892) (3039:3039:3039))
        (PORT d[9] (2773:2773:2773) (2954:2954:2954))
        (PORT d[10] (1989:1989:1989) (2103:2103:2103))
        (PORT d[11] (3173:3173:3173) (3375:3375:3375))
        (PORT d[12] (4205:4205:4205) (4392:4392:4392))
        (PORT clk (3129:3129:3129) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2808:2808:2808))
        (PORT clk (3129:3129:3129) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3217:3217:3217))
        (PORT d[0] (3374:3374:3374) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5379:5379:5379))
        (PORT d[1] (3581:3581:3581) (3675:3675:3675))
        (PORT d[2] (4983:4983:4983) (4955:4955:4955))
        (PORT d[3] (4758:4758:4758) (4747:4747:4747))
        (PORT d[4] (4683:4683:4683) (4669:4669:4669))
        (PORT d[5] (4884:4884:4884) (5141:5141:5141))
        (PORT d[6] (2372:2372:2372) (2386:2386:2386))
        (PORT d[7] (5148:5148:5148) (5128:5128:5128))
        (PORT d[8] (4433:4433:4433) (4390:4390:4390))
        (PORT d[9] (5234:5234:5234) (5308:5308:5308))
        (PORT d[10] (2677:2677:2677) (2695:2695:2695))
        (PORT d[11] (4716:4716:4716) (4694:4694:4694))
        (PORT d[12] (4491:4491:4491) (4639:4639:4639))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (2716:2716:2716) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2464:2464:2464))
        (PORT clk (3658:3658:3658) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3317:3317:3317))
        (PORT d[1] (3079:3079:3079) (3205:3205:3205))
        (PORT d[2] (3867:3867:3867) (3872:3872:3872))
        (PORT d[3] (2276:2276:2276) (2409:2409:2409))
        (PORT d[4] (3733:3733:3733) (3749:3749:3749))
        (PORT d[5] (3892:3892:3892) (3928:3928:3928))
        (PORT d[6] (3113:3113:3113) (3133:3133:3133))
        (PORT d[7] (3404:3404:3404) (3423:3423:3423))
        (PORT d[8] (3061:3061:3061) (3074:3074:3074))
        (PORT d[9] (2859:2859:2859) (3032:3032:3032))
        (PORT d[10] (4297:4297:4297) (4507:4507:4507))
        (PORT d[11] (3106:3106:3106) (3134:3134:3134))
        (PORT d[12] (3427:3427:3427) (3437:3437:3437))
        (PORT clk (3654:3654:3654) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2548:2548:2548))
        (PORT clk (3654:3654:3654) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3737:3737:3737))
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3102:3102:3102))
        (PORT d[1] (3535:3535:3535) (3651:3651:3651))
        (PORT d[2] (4906:4906:4906) (4911:4911:4911))
        (PORT d[3] (2869:2869:2869) (2888:2888:2888))
        (PORT d[4] (2224:2224:2224) (2254:2254:2254))
        (PORT d[5] (2692:2692:2692) (2730:2730:2730))
        (PORT d[6] (6836:6836:6836) (6947:6947:6947))
        (PORT d[7] (3122:3122:3122) (3196:3196:3196))
        (PORT d[8] (4028:4028:4028) (4047:4047:4047))
        (PORT d[9] (3587:3587:3587) (3550:3550:3550))
        (PORT d[10] (5318:5318:5318) (5299:5299:5299))
        (PORT d[11] (2615:2615:2615) (2640:2640:2640))
        (PORT d[12] (3557:3557:3557) (3565:3565:3565))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (2695:2695:2695) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2008:2008:2008))
        (PORT clk (3079:3079:3079) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3695:3695:3695))
        (PORT d[1] (3049:3049:3049) (3181:3181:3181))
        (PORT d[2] (3500:3500:3500) (3572:3572:3572))
        (PORT d[3] (2520:2520:2520) (2639:2639:2639))
        (PORT d[4] (2836:2836:2836) (2938:2938:2938))
        (PORT d[5] (3260:3260:3260) (3358:3358:3358))
        (PORT d[6] (2028:2028:2028) (2174:2174:2174))
        (PORT d[7] (3455:3455:3455) (3659:3659:3659))
        (PORT d[8] (2899:2899:2899) (3046:3046:3046))
        (PORT d[9] (3076:3076:3076) (3258:3258:3258))
        (PORT d[10] (3441:3441:3441) (3586:3586:3586))
        (PORT d[11] (3525:3525:3525) (3721:3721:3721))
        (PORT d[12] (3343:3343:3343) (3301:3301:3301))
        (PORT clk (3075:3075:3075) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2600:2600:2600))
        (PORT clk (3075:3075:3075) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3156:3156:3156))
        (PORT d[0] (3285:3285:3285) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3157:3157:3157))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (5034:5034:5034))
        (PORT d[1] (4272:4272:4272) (4362:4362:4362))
        (PORT d[2] (4628:4628:4628) (4600:4600:4600))
        (PORT d[3] (4387:4387:4387) (4379:4379:4379))
        (PORT d[4] (4329:4329:4329) (4314:4314:4314))
        (PORT d[5] (2664:2664:2664) (2824:2824:2824))
        (PORT d[6] (3359:3359:3359) (3361:3361:3361))
        (PORT d[7] (4807:4807:4807) (4794:4794:4794))
        (PORT d[8] (4547:4547:4547) (4553:4553:4553))
        (PORT d[9] (4623:4623:4623) (4720:4720:4720))
        (PORT d[10] (7141:7141:7141) (7245:7245:7245))
        (PORT d[11] (4336:4336:4336) (4322:4322:4322))
        (PORT d[12] (3755:3755:3755) (3915:3915:3915))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (2208:2208:2208) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2343:2343:2343))
        (PORT datab (2347:2347:2347) (2382:2382:2382))
        (PORT datac (1336:1336:1336) (1297:1297:1297))
        (PORT datad (1751:1751:1751) (1795:1795:1795))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2464:2464:2464))
        (PORT clk (3187:3187:3187) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4039:4039:4039))
        (PORT d[1] (3032:3032:3032) (3136:3136:3136))
        (PORT d[2] (3527:3527:3527) (3652:3652:3652))
        (PORT d[3] (2128:2128:2128) (2213:2213:2213))
        (PORT d[4] (3487:3487:3487) (3620:3620:3620))
        (PORT d[5] (3800:3800:3800) (3983:3983:3983))
        (PORT d[6] (3033:3033:3033) (3209:3209:3209))
        (PORT d[7] (3488:3488:3488) (3696:3696:3696))
        (PORT d[8] (2903:2903:2903) (3049:3049:3049))
        (PORT d[9] (3397:3397:3397) (3569:3569:3569))
        (PORT d[10] (2718:2718:2718) (2826:2826:2826))
        (PORT d[11] (3483:3483:3483) (3715:3715:3715))
        (PORT d[12] (3497:3497:3497) (3497:3497:3497))
        (PORT clk (3183:3183:3183) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2542:2542:2542))
        (PORT clk (3183:3183:3183) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3187:3187:3187) (3287:3287:3287))
        (PORT d[0] (3289:3289:3289) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3188:3188:3188) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3188:3188:3188) (3288:3288:3288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3188:3188:3188) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3188:3188:3188) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4764:4764:4764))
        (PORT d[1] (3213:3213:3213) (3292:3292:3292))
        (PORT d[2] (5313:5313:5313) (5282:5282:5282))
        (PORT d[3] (1731:1731:1731) (1771:1771:1771))
        (PORT d[4] (5284:5284:5284) (5257:5257:5257))
        (PORT d[5] (4660:4660:4660) (4964:4964:4964))
        (PORT d[6] (3024:3024:3024) (3029:3029:3029))
        (PORT d[7] (5538:5538:5538) (5520:5520:5520))
        (PORT d[8] (6442:6442:6442) (6481:6481:6481))
        (PORT d[9] (5540:5540:5540) (5560:5560:5560))
        (PORT d[10] (1964:1964:1964) (1976:1976:1976))
        (PORT d[11] (4841:4841:4841) (4832:4832:4832))
        (PORT d[12] (5458:5458:5458) (5436:5436:5436))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (4705:4705:4705) (4729:4729:4729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1848:1848:1848))
        (PORT datab (1285:1285:1285) (1227:1227:1227))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (952:952:952) (921:921:921))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1612:1612:1612))
        (PORT clk (3078:3078:3078) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3042:3042:3042))
        (PORT d[1] (3461:3461:3461) (3563:3563:3563))
        (PORT d[2] (2656:2656:2656) (2660:2660:2660))
        (PORT d[3] (2202:2202:2202) (2311:2311:2311))
        (PORT d[4] (3014:3014:3014) (3009:3009:3009))
        (PORT d[5] (1978:1978:1978) (1991:1991:1991))
        (PORT d[6] (2121:2121:2121) (2266:2266:2266))
        (PORT d[7] (2920:2920:2920) (3074:3074:3074))
        (PORT d[8] (2277:2277:2277) (2281:2281:2281))
        (PORT d[9] (2865:2865:2865) (3016:3016:3016))
        (PORT d[10] (1985:1985:1985) (2086:2086:2086))
        (PORT d[11] (2952:2952:2952) (3088:3088:3088))
        (PORT d[12] (2328:2328:2328) (2351:2351:2351))
        (PORT clk (3074:3074:3074) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2572:2572:2572))
        (PORT clk (3074:3074:3074) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3078:3078:3078) (3167:3167:3167))
        (PORT d[0] (3165:3165:3165) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3168:3168:3168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1976:1976:1976))
        (PORT d[1] (1897:1897:1897) (1919:1919:1919))
        (PORT d[2] (1795:1795:1795) (1820:1820:1820))
        (PORT d[3] (3249:3249:3249) (3259:3259:3259))
        (PORT d[4] (1877:1877:1877) (1905:1905:1905))
        (PORT d[5] (2271:2271:2271) (2303:2303:2303))
        (PORT d[6] (5676:5676:5676) (5617:5617:5617))
        (PORT d[7] (3686:3686:3686) (3702:3702:3702))
        (PORT d[8] (3634:3634:3634) (3626:3626:3626))
        (PORT d[9] (7696:7696:7696) (7983:7983:7983))
        (PORT d[10] (1584:1584:1584) (1624:1624:1624))
        (PORT d[11] (2797:2797:2797) (2820:2820:2820))
        (PORT d[12] (4499:4499:4499) (4482:4482:4482))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (2885:2885:2885) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3262:3262:3262))
        (PORT clk (3811:3811:3811) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3313:3313:3313))
        (PORT d[1] (2744:2744:2744) (2888:2888:2888))
        (PORT d[2] (3976:3976:3976) (4125:4125:4125))
        (PORT d[3] (3074:3074:3074) (3231:3231:3231))
        (PORT d[4] (4279:4279:4279) (4462:4462:4462))
        (PORT d[5] (3993:3993:3993) (4152:4152:4152))
        (PORT d[6] (2816:2816:2816) (3029:3029:3029))
        (PORT d[7] (4278:4278:4278) (4518:4518:4518))
        (PORT d[8] (3745:3745:3745) (3834:3834:3834))
        (PORT d[9] (2864:2864:2864) (3062:3062:3062))
        (PORT d[10] (4624:4624:4624) (4798:4798:4798))
        (PORT d[11] (3894:3894:3894) (4153:4153:4153))
        (PORT d[12] (4099:4099:4099) (4231:4231:4231))
        (PORT clk (3807:3807:3807) (3937:3937:3937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2996:2996:2996))
        (PORT clk (3807:3807:3807) (3937:3937:3937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3941:3941:3941))
        (PORT d[0] (3646:3646:3646) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2951:2951:2951))
        (PORT d[1] (3613:3613:3613) (3723:3723:3723))
        (PORT d[2] (5396:5396:5396) (5380:5380:5380))
        (PORT d[3] (2711:2711:2711) (2746:2746:2746))
        (PORT d[4] (2740:2740:2740) (2756:2756:2756))
        (PORT d[5] (4281:4281:4281) (4570:4570:4570))
        (PORT d[6] (3455:3455:3455) (3459:3459:3459))
        (PORT d[7] (2434:2434:2434) (2492:2492:2492))
        (PORT d[8] (4395:4395:4395) (4445:4445:4445))
        (PORT d[9] (4133:4133:4133) (4159:4159:4159))
        (PORT d[10] (5023:5023:5023) (5025:5025:5025))
        (PORT d[11] (3044:3044:3044) (3053:3053:3053))
        (PORT d[12] (3390:3390:3390) (3377:3377:3377))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (2831:2831:2831) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1851:1851:1851))
        (PORT datab (1592:1592:1592) (1551:1551:1551))
        (PORT datac (2309:2309:2309) (2354:2354:2354))
        (PORT datad (1596:1596:1596) (1581:1581:1581))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2263:2263:2263))
        (PORT clk (3007:3007:3007) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3938:3938:3938))
        (PORT d[1] (2794:2794:2794) (2950:2950:2950))
        (PORT d[2] (3802:3802:3802) (3867:3867:3867))
        (PORT d[3] (2257:2257:2257) (2380:2380:2380))
        (PORT d[4] (3116:3116:3116) (3208:3208:3208))
        (PORT d[5] (3226:3226:3226) (3318:3318:3318))
        (PORT d[6] (2942:2942:2942) (3048:3048:3048))
        (PORT d[7] (3636:3636:3636) (3780:3780:3780))
        (PORT d[8] (2913:2913:2913) (3061:3061:3061))
        (PORT d[9] (2744:2744:2744) (2932:2932:2932))
        (PORT d[10] (3847:3847:3847) (4004:4004:4004))
        (PORT d[11] (3550:3550:3550) (3748:3748:3748))
        (PORT d[12] (4220:4220:4220) (4405:4405:4405))
        (PORT clk (3003:3003:3003) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2838:2838:2838))
        (PORT clk (3003:3003:3003) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3059:3059:3059))
        (PORT d[0] (3541:3541:3541) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3060:3060:3060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (5055:5055:5055))
        (PORT d[1] (3638:3638:3638) (3741:3741:3741))
        (PORT d[2] (4590:4590:4590) (4545:4545:4545))
        (PORT d[3] (4022:4022:4022) (4022:4022:4022))
        (PORT d[4] (4289:4289:4289) (4271:4271:4271))
        (PORT d[5] (3206:3206:3206) (3432:3432:3432))
        (PORT d[6] (3344:3344:3344) (3344:3344:3344))
        (PORT d[7] (4399:4399:4399) (4382:4382:4382))
        (PORT d[8] (4784:4784:4784) (4784:4784:4784))
        (PORT d[9] (4667:4667:4667) (4759:4759:4759))
        (PORT d[10] (7166:7166:7166) (7273:7273:7273))
        (PORT d[11] (3947:3947:3947) (3935:3935:3935))
        (PORT d[12] (3772:3772:3772) (3933:3933:3933))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (2641:2641:2641) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2327:2327:2327))
        (PORT clk (3307:3307:3307) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3043:3043:3043))
        (PORT d[1] (2699:2699:2699) (2812:2812:2812))
        (PORT d[2] (2748:2748:2748) (2747:2747:2747))
        (PORT d[3] (2206:2206:2206) (2321:2321:2321))
        (PORT d[4] (3048:3048:3048) (3053:3053:3053))
        (PORT d[5] (2753:2753:2753) (2776:2776:2776))
        (PORT d[6] (3008:3008:3008) (3006:3006:3006))
        (PORT d[7] (2554:2554:2554) (2565:2565:2565))
        (PORT d[8] (2021:2021:2021) (2042:2042:2042))
        (PORT d[9] (2124:2124:2124) (2271:2271:2271))
        (PORT d[10] (2954:2954:2954) (3065:3065:3065))
        (PORT d[11] (2367:2367:2367) (2389:2389:2389))
        (PORT d[12] (2284:2284:2284) (2300:2300:2300))
        (PORT clk (3303:3303:3303) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2527:2527:2527))
        (PORT clk (3303:3303:3303) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3365:3365:3365))
        (PORT d[0] (3219:3219:3219) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3366:3366:3366))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2372:2372:2372))
        (PORT d[1] (1191:1191:1191) (1223:1223:1223))
        (PORT d[2] (1207:1207:1207) (1248:1248:1248))
        (PORT d[3] (1498:1498:1498) (1525:1525:1525))
        (PORT d[4] (1253:1253:1253) (1291:1291:1291))
        (PORT d[5] (1975:1975:1975) (2019:2019:2019))
        (PORT d[6] (1501:1501:1501) (1532:1532:1532))
        (PORT d[7] (4118:4118:4118) (4175:4175:4175))
        (PORT d[8] (2129:2129:2129) (2117:2117:2117))
        (PORT d[9] (5897:5897:5897) (6108:6108:6108))
        (PORT d[10] (1530:1530:1530) (1569:1569:1569))
        (PORT d[11] (2566:2566:2566) (2582:2582:2582))
        (PORT d[12] (1880:1880:1880) (1903:1903:1903))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (930:930:930) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1851:1851:1851))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1659:1659:1659) (1611:1611:1611))
        (PORT datad (1888:1888:1888) (1844:1844:1844))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1849:1849:1849) (1877:1877:1877))
        (PORT datac (370:370:370) (383:383:383))
        (PORT datad (3644:3644:3644) (3764:3764:3764))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2429:2429:2429))
        (PORT clk (3119:3119:3119) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3713:3713:3713))
        (PORT d[1] (3141:3141:3141) (3297:3297:3297))
        (PORT d[2] (3519:3519:3519) (3624:3624:3624))
        (PORT d[3] (2602:2602:2602) (2730:2730:2730))
        (PORT d[4] (3538:3538:3538) (3686:3686:3686))
        (PORT d[5] (2760:2760:2760) (2728:2728:2728))
        (PORT d[6] (2450:2450:2450) (2629:2629:2629))
        (PORT d[7] (3768:3768:3768) (3960:3960:3960))
        (PORT d[8] (2902:2902:2902) (3049:3049:3049))
        (PORT d[9] (3078:3078:3078) (3258:3258:3258))
        (PORT d[10] (2341:2341:2341) (2448:2448:2448))
        (PORT d[11] (3516:3516:3516) (3712:3712:3712))
        (PORT d[12] (3170:3170:3170) (3178:3178:3178))
        (PORT clk (3115:3115:3115) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2971:2971:2971))
        (PORT clk (3115:3115:3115) (3206:3206:3206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3210:3210:3210))
        (PORT d[0] (3589:3589:3589) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3120:3120:3120) (3211:3211:3211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5782:5782:5782))
        (PORT d[1] (3906:3906:3906) (4006:4006:4006))
        (PORT d[2] (5292:5292:5292) (5259:5259:5259))
        (PORT d[3] (5065:5065:5065) (5049:5049:5049))
        (PORT d[4] (4974:4974:4974) (4954:4954:4954))
        (PORT d[5] (2261:2261:2261) (2270:2270:2270))
        (PORT d[6] (2720:2720:2720) (2729:2729:2729))
        (PORT d[7] (1997:1997:1997) (2017:2017:2017))
        (PORT d[8] (4105:4105:4105) (4071:4071:4071))
        (PORT d[9] (5231:5231:5231) (5306:5306:5306))
        (PORT d[10] (2299:2299:2299) (2317:2317:2317))
        (PORT d[11] (4690:4690:4690) (4668:4668:4668))
        (PORT d[12] (4520:4520:4520) (4673:4673:4673))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (2706:2706:2706) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2105:2105:2105))
        (PORT clk (3215:3215:3215) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (4019:4019:4019))
        (PORT d[1] (3031:3031:3031) (3135:3135:3135))
        (PORT d[2] (3867:3867:3867) (3981:3981:3981))
        (PORT d[3] (1846:1846:1846) (1938:1938:1938))
        (PORT d[4] (3873:3873:3873) (4019:4019:4019))
        (PORT d[5] (3846:3846:3846) (4036:4036:4036))
        (PORT d[6] (2779:2779:2779) (2957:2957:2957))
        (PORT d[7] (3851:3851:3851) (4056:4056:4056))
        (PORT d[8] (2865:2865:2865) (3010:3010:3010))
        (PORT d[9] (3033:3033:3033) (3173:3173:3173))
        (PORT d[10] (2701:2701:2701) (2807:2807:2807))
        (PORT d[11] (3839:3839:3839) (4063:4063:4063))
        (PORT d[12] (3466:3466:3466) (3463:3463:3463))
        (PORT clk (3211:3211:3211) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2147:2147:2147))
        (PORT clk (3211:3211:3211) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3317:3317:3317))
        (PORT d[0] (2802:2802:2802) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4726:4726:4726))
        (PORT d[1] (4237:4237:4237) (4331:4331:4331))
        (PORT d[2] (5642:5642:5642) (5606:5606:5606))
        (PORT d[3] (2416:2416:2416) (2439:2439:2439))
        (PORT d[4] (5311:5311:5311) (5284:5284:5284))
        (PORT d[5] (2625:2625:2625) (2629:2629:2629))
        (PORT d[6] (3025:3025:3025) (3029:3029:3029))
        (PORT d[7] (1728:1728:1728) (1761:1761:1761))
        (PORT d[8] (6436:6436:6436) (6474:6474:6474))
        (PORT d[9] (5607:5607:5607) (5678:5678:5678))
        (PORT d[10] (1946:1946:1946) (1970:1970:1970))
        (PORT d[11] (4900:4900:4900) (4898:4898:4898))
        (PORT d[12] (4875:4875:4875) (5019:5019:5019))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (1931:1931:1931) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2128:2128:2128))
        (PORT clk (3514:3514:3514) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3845:3845:3845))
        (PORT d[1] (3189:3189:3189) (3358:3358:3358))
        (PORT d[2] (3907:3907:3907) (4018:4018:4018))
        (PORT d[3] (2984:2984:2984) (3139:3139:3139))
        (PORT d[4] (3866:3866:3866) (4000:4000:4000))
        (PORT d[5] (3537:3537:3537) (3691:3691:3691))
        (PORT d[6] (3464:3464:3464) (3623:3623:3623))
        (PORT d[7] (3423:3423:3423) (3628:3628:3628))
        (PORT d[8] (3302:3302:3302) (3480:3480:3480))
        (PORT d[9] (3011:3011:3011) (3255:3255:3255))
        (PORT d[10] (3997:3997:3997) (4189:4189:4189))
        (PORT d[11] (3481:3481:3481) (3715:3715:3715))
        (PORT d[12] (4210:4210:4210) (4385:4385:4385))
        (PORT clk (3510:3510:3510) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2959:2959:2959))
        (PORT clk (3510:3510:3510) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3514:3514:3514) (3633:3633:3633))
        (PORT d[0] (3551:3551:3551) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5463:5463:5463))
        (PORT d[1] (5314:5314:5314) (5451:5451:5451))
        (PORT d[2] (5432:5432:5432) (5378:5378:5378))
        (PORT d[3] (5069:5069:5069) (5103:5103:5103))
        (PORT d[4] (5677:5677:5677) (5616:5616:5616))
        (PORT d[5] (5001:5001:5001) (5274:5274:5274))
        (PORT d[6] (5691:5691:5691) (5693:5693:5693))
        (PORT d[7] (5324:5324:5324) (5333:5333:5333))
        (PORT d[8] (4396:4396:4396) (4427:4427:4427))
        (PORT d[9] (5435:5435:5435) (5583:5583:5583))
        (PORT d[10] (7248:7248:7248) (7378:7378:7378))
        (PORT d[11] (5352:5352:5352) (5292:5292:5292))
        (PORT d[12] (4802:4802:4802) (4989:4989:4989))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (3898:3898:3898) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3235:3235:3235))
        (PORT clk (3735:3735:3735) (3830:3830:3830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3097:3097:3097))
        (PORT d[1] (3663:3663:3663) (3757:3757:3757))
        (PORT d[2] (3951:3951:3951) (4100:4100:4100))
        (PORT d[3] (2700:2700:2700) (2868:2868:2868))
        (PORT d[4] (4275:4275:4275) (4457:4457:4457))
        (PORT d[5] (3774:3774:3774) (3942:3942:3942))
        (PORT d[6] (2822:2822:2822) (3038:3038:3038))
        (PORT d[7] (4278:4278:4278) (4517:4517:4517))
        (PORT d[8] (3767:3767:3767) (3858:3858:3858))
        (PORT d[9] (3126:3126:3126) (3304:3304:3304))
        (PORT d[10] (4674:4674:4674) (4853:4853:4853))
        (PORT d[11] (4278:4278:4278) (4534:4534:4534))
        (PORT d[12] (4115:4115:4115) (4248:4248:4248))
        (PORT clk (3731:3731:3731) (3826:3826:3826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (2999:2999:2999))
        (PORT clk (3731:3731:3731) (3826:3826:3826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3830:3830:3830))
        (PORT d[0] (3617:3617:3617) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3831:3831:3831))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3831:3831:3831))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3831:3831:3831))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3304:3304:3304))
        (PORT d[1] (3608:3608:3608) (3715:3715:3715))
        (PORT d[2] (5767:5767:5767) (5752:5752:5752))
        (PORT d[3] (3079:3079:3079) (3114:3114:3114))
        (PORT d[4] (3140:3140:3140) (3157:3157:3157))
        (PORT d[5] (4322:4322:4322) (4614:4614:4614))
        (PORT d[6] (3454:3454:3454) (3458:3458:3458))
        (PORT d[7] (2481:2481:2481) (2541:2541:2541))
        (PORT d[8] (4703:4703:4703) (4754:4754:4754))
        (PORT d[9] (3880:3880:3880) (3915:3915:3915))
        (PORT d[10] (5003:5003:5003) (5004:5004:5004))
        (PORT d[11] (3361:3361:3361) (3354:3354:3354))
        (PORT d[12] (3667:3667:3667) (3645:3645:3645))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (3912:3912:3912) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2157:2157:2157))
        (PORT datab (2360:2360:2360) (2334:2334:2334))
        (PORT datac (2312:2312:2312) (2357:2357:2357))
        (PORT datad (1755:1755:1755) (1800:1800:1800))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1031:1031:1031))
        (PORT datab (2349:2349:2349) (2385:2385:2385))
        (PORT datac (977:977:977) (940:940:940))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (911:911:911))
        (PORT datab (608:608:608) (600:600:600))
        (PORT datac (918:918:918) (891:891:891))
        (PORT datad (3643:3643:3643) (3764:3764:3764))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (703:703:703))
        (PORT datac (2680:2680:2680) (2671:2671:2671))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1153:1153:1153))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3053:3053:3053))
        (PORT clk (2594:2594:2594) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3296:3296:3296))
        (PORT d[1] (3159:3159:3159) (3089:3089:3089))
        (PORT d[2] (3009:3009:3009) (3134:3134:3134))
        (PORT d[3] (3314:3314:3314) (3502:3502:3502))
        (PORT d[4] (2919:2919:2919) (2957:2957:2957))
        (PORT d[5] (3351:3351:3351) (3452:3452:3452))
        (PORT d[6] (2790:2790:2790) (2927:2927:2927))
        (PORT d[7] (2966:2966:2966) (3082:3082:3082))
        (PORT d[8] (2905:2905:2905) (3037:3037:3037))
        (PORT d[9] (2851:2851:2851) (3013:3013:3013))
        (PORT d[10] (3531:3531:3531) (3664:3664:3664))
        (PORT d[11] (2256:2256:2256) (2327:2327:2327))
        (PORT d[12] (2544:2544:2544) (2599:2599:2599))
        (PORT clk (2590:2590:2590) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2330:2330:2330))
        (PORT clk (2590:2590:2590) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2595:2595:2595))
        (PORT d[0] (2806:2806:2806) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4583:4583:4583))
        (PORT d[1] (4225:4225:4225) (4398:4398:4398))
        (PORT d[2] (5442:5442:5442) (5469:5469:5469))
        (PORT d[3] (5806:5806:5806) (5815:5815:5815))
        (PORT d[4] (7216:7216:7216) (6949:6949:6949))
        (PORT d[5] (3189:3189:3189) (3379:3379:3379))
        (PORT d[6] (4999:4999:4999) (4998:4998:4998))
        (PORT d[7] (6160:6160:6160) (6316:6316:6316))
        (PORT d[8] (6535:6535:6535) (6644:6644:6644))
        (PORT d[9] (7358:7358:7358) (7569:7569:7569))
        (PORT d[10] (6608:6608:6608) (6785:6785:6785))
        (PORT d[11] (4653:4653:4653) (4730:4730:4730))
        (PORT d[12] (4526:4526:4526) (4675:4675:4675))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (3316:3316:3316) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1956:1956:1956))
        (PORT clk (3004:3004:3004) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2471:2471:2471))
        (PORT d[1] (1342:1342:1342) (1387:1387:1387))
        (PORT d[2] (1561:1561:1561) (1589:1589:1589))
        (PORT d[3] (1849:1849:1849) (1860:1860:1860))
        (PORT d[4] (1269:1269:1269) (1322:1322:1322))
        (PORT d[5] (1627:1627:1627) (1664:1664:1664))
        (PORT d[6] (1602:1602:1602) (1645:1645:1645))
        (PORT d[7] (1583:1583:1583) (1635:1635:1635))
        (PORT d[8] (1522:1522:1522) (1600:1600:1600))
        (PORT d[9] (1708:1708:1708) (1815:1815:1815))
        (PORT d[10] (1534:1534:1534) (1570:1570:1570))
        (PORT d[11] (1699:1699:1699) (1747:1747:1747))
        (PORT d[12] (1926:1926:1926) (1960:1960:1960))
        (PORT clk (3000:3000:3000) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1410:1410:1410))
        (PORT clk (3000:3000:3000) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
        (PORT d[0] (2168:2168:2168) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3068:3068:3068))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2625:2625:2625))
        (PORT d[1] (3928:3928:3928) (4004:4004:4004))
        (PORT d[2] (5255:5255:5255) (5185:5185:5185))
        (PORT d[3] (5419:5419:5419) (5374:5374:5374))
        (PORT d[4] (5970:5970:5970) (5880:5880:5880))
        (PORT d[5] (3067:3067:3067) (3197:3197:3197))
        (PORT d[6] (2393:2393:2393) (2348:2348:2348))
        (PORT d[7] (3891:3891:3891) (3975:3975:3975))
        (PORT d[8] (4810:4810:4810) (4883:4883:4883))
        (PORT d[9] (2971:2971:2971) (2937:2937:2937))
        (PORT d[10] (3202:3202:3202) (3159:3159:3159))
        (PORT d[11] (5419:5419:5419) (5474:5474:5474))
        (PORT d[12] (5190:5190:5190) (5258:5258:5258))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (4767:4767:4767) (4562:4562:4562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1835:1835:1835))
        (PORT clk (2469:2469:2469) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2445:2445:2445))
        (PORT d[1] (2318:2318:2318) (2368:2368:2368))
        (PORT d[2] (2356:2356:2356) (2416:2416:2416))
        (PORT d[3] (2653:2653:2653) (2825:2825:2825))
        (PORT d[4] (2418:2418:2418) (2483:2483:2483))
        (PORT d[5] (2347:2347:2347) (2379:2379:2379))
        (PORT d[6] (2033:2033:2033) (2115:2115:2115))
        (PORT d[7] (2421:2421:2421) (2484:2484:2484))
        (PORT d[8] (2971:2971:2971) (2985:2985:2985))
        (PORT d[9] (2932:2932:2932) (2957:2957:2957))
        (PORT d[10] (2305:2305:2305) (2356:2356:2356))
        (PORT d[11] (2930:2930:2930) (3077:3077:3077))
        (PORT d[12] (2953:2953:2953) (2928:2928:2928))
        (PORT clk (2465:2465:2465) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1867:1867:1867))
        (PORT clk (2465:2465:2465) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2468:2468:2468))
        (PORT d[0] (2516:2516:2516) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3626:3626:3626))
        (PORT d[1] (4967:4967:4967) (5116:5116:5116))
        (PORT d[2] (3716:3716:3716) (3745:3745:3745))
        (PORT d[3] (4481:4481:4481) (4487:4487:4487))
        (PORT d[4] (4197:4197:4197) (4113:4113:4113))
        (PORT d[5] (3195:3195:3195) (3371:3371:3371))
        (PORT d[6] (4894:4894:4894) (4834:4834:4834))
        (PORT d[7] (3443:3443:3443) (3500:3500:3500))
        (PORT d[8] (4754:4754:4754) (4847:4847:4847))
        (PORT d[9] (6450:6450:6450) (6692:6692:6692))
        (PORT d[10] (5832:5832:5832) (5937:5937:5937))
        (PORT d[11] (3433:3433:3433) (3471:3471:3471))
        (PORT d[12] (3046:3046:3046) (3159:3159:3159))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2102:2102:2102) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3146:3146:3146) (3158:3158:3158))
        (PORT datab (2439:2439:2439) (2416:2416:2416))
        (PORT datac (754:754:754) (743:743:743))
        (PORT datad (1967:1967:1967) (1965:1965:1965))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2596:2596:2596))
        (PORT clk (2831:2831:2831) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3226:3226:3226))
        (PORT d[1] (2696:2696:2696) (2609:2609:2609))
        (PORT d[2] (3260:3260:3260) (3404:3404:3404))
        (PORT d[3] (3437:3437:3437) (3668:3668:3668))
        (PORT d[4] (2876:2876:2876) (2853:2853:2853))
        (PORT d[5] (2942:2942:2942) (2996:2996:2996))
        (PORT d[6] (2779:2779:2779) (2983:2983:2983))
        (PORT d[7] (3289:3289:3289) (3431:3431:3431))
        (PORT d[8] (2299:2299:2299) (2402:2402:2402))
        (PORT d[9] (2507:2507:2507) (2683:2683:2683))
        (PORT d[10] (3542:3542:3542) (3676:3676:3676))
        (PORT d[11] (1923:1923:1923) (1999:1999:1999))
        (PORT d[12] (2396:2396:2396) (2436:2436:2436))
        (PORT clk (2827:2827:2827) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2871:2871:2871))
        (PORT clk (2827:2827:2827) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2833:2833:2833))
        (PORT d[0] (3501:3501:3501) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3472:3472:3472))
        (PORT d[1] (4784:4784:4784) (4976:4976:4976))
        (PORT d[2] (5932:5932:5932) (5920:5920:5920))
        (PORT d[3] (6523:6523:6523) (6539:6539:6539))
        (PORT d[4] (7854:7854:7854) (7582:7582:7582))
        (PORT d[5] (4529:4529:4529) (4726:4726:4726))
        (PORT d[6] (5066:5066:5066) (5073:5073:5073))
        (PORT d[7] (5425:5425:5425) (5578:5578:5578))
        (PORT d[8] (6960:6960:6960) (6891:6891:6891))
        (PORT d[9] (5656:5656:5656) (5796:5796:5796))
        (PORT d[10] (6901:6901:6901) (6848:6848:6848))
        (PORT d[11] (5332:5332:5332) (5397:5397:5397))
        (PORT d[12] (5097:5097:5097) (5241:5241:5241))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (5424:5424:5424) (5462:5462:5462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2312:2312:2312) (2308:2308:2308))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2150:2150:2150) (2058:2058:2058))
        (PORT datad (3090:3090:3090) (3106:3106:3106))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (977:977:977))
        (PORT clk (2649:2649:2649) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1320:1320:1320))
        (PORT d[1] (1263:1263:1263) (1317:1317:1317))
        (PORT d[2] (1343:1343:1343) (1400:1400:1400))
        (PORT d[3] (1914:1914:1914) (1927:1927:1927))
        (PORT d[4] (1336:1336:1336) (1401:1401:1401))
        (PORT d[5] (1614:1614:1614) (1648:1648:1648))
        (PORT d[6] (1983:1983:1983) (2015:2015:2015))
        (PORT d[7] (1649:1649:1649) (1707:1707:1707))
        (PORT d[8] (1862:1862:1862) (1881:1881:1881))
        (PORT d[9] (1968:1968:1968) (2004:2004:2004))
        (PORT d[10] (1620:1620:1620) (1671:1671:1671))
        (PORT d[11] (1534:1534:1534) (1572:1572:1572))
        (PORT d[12] (1600:1600:1600) (1638:1638:1638))
        (PORT clk (2645:2645:2645) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (1963:1963:1963))
        (PORT clk (2645:2645:2645) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2694:2694:2694))
        (PORT d[0] (2408:2408:2408) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2695:2695:2695))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3984:3984:3984))
        (PORT d[1] (3957:3957:3957) (4100:4100:4100))
        (PORT d[2] (4780:4780:4780) (4802:4802:4802))
        (PORT d[3] (5605:5605:5605) (5610:5610:5610))
        (PORT d[4] (5256:5256:5256) (5168:5168:5168))
        (PORT d[5] (3566:3566:3566) (3746:3746:3746))
        (PORT d[6] (3337:3337:3337) (3249:3249:3249))
        (PORT d[7] (3934:3934:3934) (4026:4026:4026))
        (PORT d[8] (4076:4076:4076) (4152:4152:4152))
        (PORT d[9] (7757:7757:7757) (7975:7975:7975))
        (PORT d[10] (3246:3246:3246) (3211:3211:3211))
        (PORT d[11] (4060:4060:4060) (4123:4123:4123))
        (PORT d[12] (3648:3648:3648) (3751:3751:3751))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (2204:2204:2204) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2235:2235:2235))
        (PORT clk (2760:2760:2760) (2759:2759:2759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3198:3198:3198))
        (PORT d[1] (3039:3039:3039) (2945:2945:2945))
        (PORT d[2] (3293:3293:3293) (3409:3409:3409))
        (PORT d[3] (2167:2167:2167) (2204:2204:2204))
        (PORT d[4] (2866:2866:2866) (2857:2857:2857))
        (PORT d[5] (2693:2693:2693) (2766:2766:2766))
        (PORT d[6] (2780:2780:2780) (2927:2927:2927))
        (PORT d[7] (3659:3659:3659) (3765:3765:3765))
        (PORT d[8] (2563:2563:2563) (2660:2660:2660))
        (PORT d[9] (2506:2506:2506) (2680:2680:2680))
        (PORT d[10] (3588:3588:3588) (3729:3729:3729))
        (PORT d[11] (1885:1885:1885) (1955:1955:1955))
        (PORT d[12] (2389:2389:2389) (2428:2428:2428))
        (PORT clk (2756:2756:2756) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2118:2118:2118))
        (PORT clk (2756:2756:2756) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2759:2759:2759))
        (PORT d[0] (2681:2681:2681) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2760:2760:2760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2760:2760:2760))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2760:2760:2760))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3811:3811:3811))
        (PORT d[1] (4783:4783:4783) (4975:4975:4975))
        (PORT d[2] (4768:4768:4768) (4840:4840:4840))
        (PORT d[3] (6213:6213:6213) (6236:6236:6236))
        (PORT d[4] (7569:7569:7569) (7323:7323:7323))
        (PORT d[5] (4539:4539:4539) (4742:4742:4742))
        (PORT d[6] (4995:4995:4995) (4995:4995:4995))
        (PORT d[7] (5395:5395:5395) (5542:5542:5542))
        (PORT d[8] (6902:6902:6902) (7017:7017:7017))
        (PORT d[9] (5677:5677:5677) (5823:5823:5823))
        (PORT d[10] (7471:7471:7471) (7385:7385:7385))
        (PORT d[11] (6298:6298:6298) (6349:6349:6349))
        (PORT d[12] (4823:4823:4823) (4977:4977:4977))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (3370:3370:3370) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1938:1938:1938))
        (PORT clk (2929:2929:2929) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1266:1266:1266))
        (PORT d[1] (902:902:902) (958:958:958))
        (PORT d[2] (1210:1210:1210) (1239:1239:1239))
        (PORT d[3] (1822:1822:1822) (1827:1827:1827))
        (PORT d[4] (900:900:900) (958:958:958))
        (PORT d[5] (1290:1290:1290) (1329:1329:1329))
        (PORT d[6] (1253:1253:1253) (1299:1299:1299))
        (PORT d[7] (1234:1234:1234) (1288:1288:1288))
        (PORT d[8] (2257:2257:2257) (2324:2324:2324))
        (PORT d[9] (1897:1897:1897) (1929:1929:1929))
        (PORT d[10] (1186:1186:1186) (1232:1232:1232))
        (PORT d[11] (1315:1315:1315) (1362:1362:1362))
        (PORT d[12] (1252:1252:1252) (1305:1305:1305))
        (PORT clk (2925:2925:2925) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1333:1333:1333))
        (PORT clk (2925:2925:2925) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2961:2961:2961))
        (PORT d[0] (2059:2059:2059) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2434:2434:2434))
        (PORT d[1] (4254:4254:4254) (4325:4325:4325))
        (PORT d[2] (5604:5604:5604) (5531:5531:5531))
        (PORT d[3] (5757:5757:5757) (5706:5706:5706))
        (PORT d[4] (5975:5975:5975) (5884:5884:5884))
        (PORT d[5] (3046:3046:3046) (3173:3173:3173))
        (PORT d[6] (2804:2804:2804) (2709:2709:2709))
        (PORT d[7] (4936:4936:4936) (5016:5016:5016))
        (PORT d[8] (2229:2229:2229) (2183:2183:2183))
        (PORT d[9] (3306:3306:3306) (3265:3265:3265))
        (PORT d[10] (2914:2914:2914) (2875:2875:2875))
        (PORT d[11] (4467:4467:4467) (4532:4532:4532))
        (PORT d[12] (4701:4701:4701) (4791:4791:4791))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (1871:1871:1871) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2155:2155:2155))
        (PORT datab (428:428:428) (439:439:439))
        (PORT datac (2397:2397:2397) (2384:2384:2384))
        (PORT datad (3092:3092:3092) (3109:3109:3109))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2786:2786:2786))
        (PORT clk (2604:2604:2604) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3567:3567:3567))
        (PORT d[1] (3171:3171:3171) (3100:3100:3100))
        (PORT d[2] (3051:3051:3051) (2957:2957:2957))
        (PORT d[3] (3370:3370:3370) (3544:3544:3544))
        (PORT d[4] (3222:3222:3222) (3250:3250:3250))
        (PORT d[5] (3306:3306:3306) (3446:3446:3446))
        (PORT d[6] (2800:2800:2800) (2936:2936:2936))
        (PORT d[7] (2911:2911:2911) (3061:3061:3061))
        (PORT d[8] (2912:2912:2912) (3046:3046:3046))
        (PORT d[9] (2923:2923:2923) (3093:3093:3093))
        (PORT d[10] (3171:3171:3171) (3314:3314:3314))
        (PORT d[11] (1921:1921:1921) (1997:1997:1997))
        (PORT d[12] (2461:2461:2461) (2522:2522:2522))
        (PORT clk (2600:2600:2600) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2803:2803:2803))
        (PORT clk (2600:2600:2600) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2615:2615:2615))
        (PORT d[0] (3406:3406:3406) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4587:4587:4587))
        (PORT d[1] (4377:4377:4377) (4565:4565:4565))
        (PORT d[2] (5415:5415:5415) (5441:5441:5441))
        (PORT d[3] (5829:5829:5829) (5851:5851:5851))
        (PORT d[4] (6896:6896:6896) (6657:6657:6657))
        (PORT d[5] (3150:3150:3150) (3338:3338:3338))
        (PORT d[6] (4938:4938:4938) (4893:4893:4893))
        (PORT d[7] (6178:6178:6178) (6334:6334:6334))
        (PORT d[8] (6547:6547:6547) (6666:6666:6666))
        (PORT d[9] (7390:7390:7390) (7604:7604:7604))
        (PORT d[10] (6627:6627:6627) (6779:6779:6779))
        (PORT d[11] (4623:4623:4623) (4695:4695:4695))
        (PORT d[12] (4526:4526:4526) (4675:4675:4675))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2564:2564:2564) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1660:1660:1660))
        (PORT datab (2433:2433:2433) (2409:2409:2409))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (2579:2579:2579) (2564:2564:2564))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2152:2152:2152))
        (PORT clk (3180:3180:3180) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3286:3286:3286))
        (PORT d[1] (3408:3408:3408) (3511:3511:3511))
        (PORT d[2] (3849:3849:3849) (3956:3956:3956))
        (PORT d[3] (2584:2584:2584) (2712:2712:2712))
        (PORT d[4] (3496:3496:3496) (3645:3645:3645))
        (PORT d[5] (3493:3493:3493) (3685:3685:3685))
        (PORT d[6] (2708:2708:2708) (2828:2828:2828))
        (PORT d[7] (3487:3487:3487) (3695:3695:3695))
        (PORT d[8] (2940:2940:2940) (3092:3092:3092))
        (PORT d[9] (3039:3039:3039) (3180:3180:3180))
        (PORT d[10] (2380:2380:2380) (2493:2493:2493))
        (PORT d[11] (3524:3524:3524) (3721:3721:3721))
        (PORT d[12] (3490:3490:3490) (3490:3490:3490))
        (PORT clk (3176:3176:3176) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2314:2314:2314))
        (PORT clk (3176:3176:3176) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3280:3280:3280))
        (PORT d[0] (2995:2995:2995) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (4762:4762:4762))
        (PORT d[1] (3214:3214:3214) (3293:3293:3293))
        (PORT d[2] (5941:5941:5941) (5885:5885:5885))
        (PORT d[3] (5106:5106:5106) (5095:5095:5095))
        (PORT d[4] (5019:5019:5019) (5004:5004:5004))
        (PORT d[5] (4648:4648:4648) (4950:4950:4950))
        (PORT d[6] (2728:2728:2728) (2738:2738:2738))
        (PORT d[7] (5537:5537:5537) (5519:5519:5519))
        (PORT d[8] (4448:4448:4448) (4417:4417:4417))
        (PORT d[9] (5631:5631:5631) (5706:5706:5706))
        (PORT d[10] (1697:1697:1697) (1737:1737:1737))
        (PORT d[11] (4629:4629:4629) (4608:4608:4608))
        (PORT d[12] (5781:5781:5781) (5751:5751:5751))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (4707:4707:4707) (4730:4730:4730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2910:2910:2910))
        (PORT clk (3438:3438:3438) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4247:4247:4247))
        (PORT d[1] (3153:3153:3153) (3335:3335:3335))
        (PORT d[2] (3887:3887:3887) (3995:3995:3995))
        (PORT d[3] (2621:2621:2621) (2771:2771:2771))
        (PORT d[4] (3536:3536:3536) (3677:3677:3677))
        (PORT d[5] (3533:3533:3533) (3690:3690:3690))
        (PORT d[6] (3140:3140:3140) (3306:3306:3306))
        (PORT d[7] (3436:3436:3436) (3601:3601:3601))
        (PORT d[8] (3308:3308:3308) (3492:3492:3492))
        (PORT d[9] (2967:2967:2967) (3210:3210:3210))
        (PORT d[10] (3961:3961:3961) (4163:4163:4163))
        (PORT d[11] (3867:3867:3867) (4092:4092:4092))
        (PORT d[12] (4252:4252:4252) (4433:4433:4433))
        (PORT clk (3434:3434:3434) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3277:3277:3277))
        (PORT clk (3434:3434:3434) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3544:3544:3544))
        (PORT d[0] (3390:3390:3390) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (5116:5116:5116))
        (PORT d[1] (5253:5253:5253) (5385:5385:5385))
        (PORT d[2] (4978:4978:4978) (4949:4949:4949))
        (PORT d[3] (4692:4692:4692) (4725:4725:4725))
        (PORT d[4] (5266:5266:5266) (5206:5206:5206))
        (PORT d[5] (4961:4961:4961) (5227:5227:5227))
        (PORT d[6] (5372:5372:5372) (5379:5379:5379))
        (PORT d[7] (5284:5284:5284) (5289:5289:5289))
        (PORT d[8] (4435:4435:4435) (4471:4471:4471))
        (PORT d[9] (5396:5396:5396) (5539:5539:5539))
        (PORT d[10] (6892:6892:6892) (7019:7019:7019))
        (PORT d[11] (5117:5117:5117) (5060:5060:5060))
        (PORT d[12] (3879:3879:3879) (4068:4068:4068))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2609:2609:2609) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2476:2476:2476))
        (PORT clk (3396:3396:3396) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3586:3586:3586))
        (PORT d[1] (3061:3061:3061) (3165:3165:3165))
        (PORT d[2] (3865:3865:3865) (3969:3969:3969))
        (PORT d[3] (2460:2460:2460) (2546:2546:2546))
        (PORT d[4] (3879:3879:3879) (4026:4026:4026))
        (PORT d[5] (3850:3850:3850) (4037:4037:4037))
        (PORT d[6] (2732:2732:2732) (2903:2903:2903))
        (PORT d[7] (3815:3815:3815) (4017:4017:4017))
        (PORT d[8] (2858:2858:2858) (2962:2962:2962))
        (PORT d[9] (2758:2758:2758) (2907:2907:2907))
        (PORT d[10] (2741:2741:2741) (2852:2852:2852))
        (PORT d[11] (3831:3831:3831) (4055:4055:4055))
        (PORT d[12] (3144:3144:3144) (3142:3142:3142))
        (PORT clk (3392:3392:3392) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3171:3171:3171))
        (PORT clk (3392:3392:3392) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3488:3488:3488))
        (PORT d[0] (3641:3641:3641) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4446:4446:4446))
        (PORT d[1] (3186:3186:3186) (3269:3269:3269))
        (PORT d[2] (6338:6338:6338) (6274:6274:6274))
        (PORT d[3] (2125:2125:2125) (2163:2163:2163))
        (PORT d[4] (4241:4241:4241) (4260:4260:4260))
        (PORT d[5] (2989:2989:2989) (2987:2987:2987))
        (PORT d[6] (2024:2024:2024) (2036:2036:2036))
        (PORT d[7] (2093:2093:2093) (2115:2115:2115))
        (PORT d[8] (4818:4818:4818) (4785:4785:4785))
        (PORT d[9] (5919:5919:5919) (5985:5985:5985))
        (PORT d[10] (1985:1985:1985) (2013:2013:2013))
        (PORT d[11] (4893:4893:4893) (4890:4890:4890))
        (PORT d[12] (5437:5437:5437) (5412:5412:5412))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (4357:4357:4357) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2470:2470:2470))
        (PORT clk (3000:3000:3000) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3985:3985:3985))
        (PORT d[1] (3060:3060:3060) (3206:3206:3206))
        (PORT d[2] (3823:3823:3823) (3889:3889:3889))
        (PORT d[3] (2255:2255:2255) (2384:2384:2384))
        (PORT d[4] (3127:3127:3127) (3215:3215:3215))
        (PORT d[5] (2893:2893:2893) (2992:2992:2992))
        (PORT d[6] (2341:2341:2341) (2465:2465:2465))
        (PORT d[7] (3661:3661:3661) (3806:3806:3806))
        (PORT d[8] (2920:2920:2920) (3068:3068:3068))
        (PORT d[9] (3038:3038:3038) (3215:3215:3215))
        (PORT d[10] (3991:3991:3991) (4221:4221:4221))
        (PORT d[11] (3182:3182:3182) (3385:3385:3385))
        (PORT d[12] (3828:3828:3828) (3981:3981:3981))
        (PORT clk (2996:2996:2996) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2596:2596:2596))
        (PORT clk (2996:2996:2996) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3052:3052:3052))
        (PORT d[0] (3257:3257:3257) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (5073:5073:5073))
        (PORT d[1] (3938:3938:3938) (4032:4032:4032))
        (PORT d[2] (4248:4248:4248) (4223:4223:4223))
        (PORT d[3] (4314:4314:4314) (4294:4294:4294))
        (PORT d[4] (3986:3986:3986) (3975:3975:3975))
        (PORT d[5] (4219:4219:4219) (4485:4485:4485))
        (PORT d[6] (3723:3723:3723) (3713:3713:3713))
        (PORT d[7] (4434:4434:4434) (4423:4423:4423))
        (PORT d[8] (3873:3873:3873) (3888:3888:3888))
        (PORT d[9] (5559:5559:5559) (5621:5621:5621))
        (PORT d[10] (6800:6800:6800) (6912:6912:6912))
        (PORT d[11] (3988:3988:3988) (3971:3971:3971))
        (PORT d[12] (3386:3386:3386) (3545:3545:3545))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2629:2629:2629) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1456:1456:1456))
        (PORT datab (3688:3688:3688) (3805:3805:3805))
        (PORT datac (1816:1816:1816) (1842:1842:1842))
        (PORT datad (1650:1650:1650) (1601:1601:1601))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (672:672:672))
        (PORT datab (3688:3688:3688) (3805:3805:3805))
        (PORT datac (2498:2498:2498) (2471:2471:2471))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2964:2964:2964))
        (PORT clk (3788:3788:3788) (3921:3921:3921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3796:3796:3796))
        (PORT d[1] (3147:3147:3147) (3298:3298:3298))
        (PORT d[2] (2927:2927:2927) (3025:3025:3025))
        (PORT d[3] (2249:2249:2249) (2376:2376:2376))
        (PORT d[4] (3951:3951:3951) (4135:4135:4135))
        (PORT d[5] (3520:3520:3520) (3716:3716:3716))
        (PORT d[6] (3243:3243:3243) (3449:3449:3449))
        (PORT d[7] (3499:3499:3499) (3709:3709:3709))
        (PORT d[8] (4181:4181:4181) (4251:4251:4251))
        (PORT d[9] (2964:2964:2964) (3158:3158:3158))
        (PORT d[10] (4321:4321:4321) (4514:4514:4514))
        (PORT d[11] (3933:3933:3933) (4199:4199:4199))
        (PORT d[12] (4632:4632:4632) (4821:4821:4821))
        (PORT clk (3784:3784:3784) (3917:3917:3917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2556:2556:2556))
        (PORT clk (3784:3784:3784) (3917:3917:3917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3921:3921:3921))
        (PORT d[0] (3175:3175:3175) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3922:3922:3922))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3922:3922:3922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3922:3922:3922))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3922:3922:3922))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6210:6210:6210))
        (PORT d[1] (6077:6077:6077) (6213:6213:6213))
        (PORT d[2] (6514:6514:6514) (6455:6455:6455))
        (PORT d[3] (5746:5746:5746) (5778:5778:5778))
        (PORT d[4] (6376:6376:6376) (6314:6314:6314))
        (PORT d[5] (6305:6305:6305) (6542:6542:6542))
        (PORT d[6] (5708:5708:5708) (5737:5737:5737))
        (PORT d[7] (2771:2771:2771) (2754:2754:2754))
        (PORT d[8] (3708:3708:3708) (3745:3745:3745))
        (PORT d[9] (5310:5310:5310) (5412:5412:5412))
        (PORT d[10] (7966:7966:7966) (8088:8088:8088))
        (PORT d[11] (6626:6626:6626) (6543:6543:6543))
        (PORT d[12] (5518:5518:5518) (5702:5702:5702))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (3409:3409:3409) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2532:2532:2532))
        (PORT clk (3397:3397:3397) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3673:3673:3673))
        (PORT d[1] (2363:2363:2363) (2478:2478:2478))
        (PORT d[2] (3856:3856:3856) (3966:3966:3966))
        (PORT d[3] (2816:2816:2816) (2898:2898:2898))
        (PORT d[4] (3084:3084:3084) (3193:3193:3193))
        (PORT d[5] (4213:4213:4213) (4395:4395:4395))
        (PORT d[6] (2738:2738:2738) (2906:2906:2906))
        (PORT d[7] (3038:3038:3038) (3077:3077:3077))
        (PORT d[8] (2551:2551:2551) (2668:2668:2668))
        (PORT d[9] (2446:2446:2446) (2604:2604:2604))
        (PORT d[10] (3084:3084:3084) (3188:3188:3188))
        (PORT d[11] (3485:3485:3485) (3712:3712:3712))
        (PORT d[12] (3444:3444:3444) (3430:3430:3430))
        (PORT clk (3393:3393:3393) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2678:2678:2678))
        (PORT clk (3393:3393:3393) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3478:3478:3478))
        (PORT d[0] (3328:3328:3328) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4375:4375:4375))
        (PORT d[1] (3248:3248:3248) (3326:3326:3326))
        (PORT d[2] (6870:6870:6870) (6853:6853:6853))
        (PORT d[3] (2466:2466:2466) (2499:2499:2499))
        (PORT d[4] (4247:4247:4247) (4266:4266:4266))
        (PORT d[5] (2387:2387:2387) (2523:2523:2523))
        (PORT d[6] (2374:2374:2374) (2382:2382:2382))
        (PORT d[7] (2073:2073:2073) (2093:2093:2093))
        (PORT d[8] (6101:6101:6101) (6146:6146:6146))
        (PORT d[9] (4878:4878:4878) (4910:4910:4910))
        (PORT d[10] (6622:6622:6622) (6586:6586:6586))
        (PORT d[11] (4511:4511:4511) (4509:4509:4509))
        (PORT d[12] (5094:5094:5094) (5073:5073:5073))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (3332:3332:3332) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2932:2932:2932))
        (PORT clk (3572:3572:3572) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3542:3542:3542))
        (PORT d[1] (3228:3228:3228) (3417:3417:3417))
        (PORT d[2] (4251:4251:4251) (4356:4356:4356))
        (PORT d[3] (3011:3011:3011) (3169:3169:3169))
        (PORT d[4] (3903:3903:3903) (4077:4077:4077))
        (PORT d[5] (3533:3533:3533) (3727:3727:3727))
        (PORT d[6] (3161:3161:3161) (3365:3365:3365))
        (PORT d[7] (3489:3489:3489) (3702:3702:3702))
        (PORT d[8] (3309:3309:3309) (3493:3493:3493))
        (PORT d[9] (3012:3012:3012) (3252:3252:3252))
        (PORT d[10] (3980:3980:3980) (4179:4179:4179))
        (PORT d[11] (3535:3535:3535) (3771:3771:3771))
        (PORT d[12] (3552:3552:3552) (3583:3583:3583))
        (PORT clk (3568:3568:3568) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2644:2644:2644))
        (PORT clk (3568:3568:3568) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3700:3700:3700))
        (PORT d[0] (3235:3235:3235) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (5822:5822:5822))
        (PORT d[1] (5656:5656:5656) (5786:5786:5786))
        (PORT d[2] (5855:5855:5855) (5786:5786:5786))
        (PORT d[3] (5421:5421:5421) (5450:5450:5450))
        (PORT d[4] (6031:6031:6031) (5969:5969:5969))
        (PORT d[5] (5352:5352:5352) (5624:5624:5624))
        (PORT d[6] (6044:6044:6044) (6044:6044:6044))
        (PORT d[7] (5673:5673:5673) (5680:5680:5680))
        (PORT d[8] (4068:4068:4068) (4143:4143:4143))
        (PORT d[9] (6772:6772:6772) (6896:6896:6896))
        (PORT d[10] (7615:7615:7615) (7740:7740:7740))
        (PORT d[11] (5685:5685:5685) (5622:5622:5622))
        (PORT d[12] (5179:5179:5179) (5367:5367:5367))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (4192:4192:4192) (4168:4168:4168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2130:2130:2130))
        (PORT clk (3116:3116:3116) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3704:3704:3704))
        (PORT d[1] (3375:3375:3375) (3475:3475:3475))
        (PORT d[2] (3796:3796:3796) (3858:3858:3858))
        (PORT d[3] (2444:2444:2444) (2520:2520:2520))
        (PORT d[4] (3861:3861:3861) (4003:4003:4003))
        (PORT d[5] (3239:3239:3239) (3375:3375:3375))
        (PORT d[6] (2623:2623:2623) (2747:2747:2747))
        (PORT d[7] (3462:3462:3462) (3672:3672:3672))
        (PORT d[8] (2920:2920:2920) (3069:3069:3069))
        (PORT d[9] (3065:3065:3065) (3242:3242:3242))
        (PORT d[10] (2357:2357:2357) (2467:2467:2467))
        (PORT d[11] (3148:3148:3148) (3349:3349:3349))
        (PORT d[12] (3479:3479:3479) (3475:3475:3475))
        (PORT clk (3112:3112:3112) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2589:2589:2589))
        (PORT clk (3112:3112:3112) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3116:3116:3116) (3202:3202:3202))
        (PORT d[0] (3277:3277:3277) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3117:3117:3117) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3117:3117:3117) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3117:3117:3117) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3117:3117:3117) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5775:5775:5775))
        (PORT d[1] (3545:3545:3545) (3618:3618:3618))
        (PORT d[2] (4956:4956:4956) (4927:4927:4927))
        (PORT d[3] (4753:4753:4753) (4748:4748:4748))
        (PORT d[4] (4947:4947:4947) (4926:4926:4926))
        (PORT d[5] (4885:4885:4885) (5142:5142:5142))
        (PORT d[6] (2711:2711:2711) (2721:2721:2721))
        (PORT d[7] (5175:5175:5175) (5156:5156:5156))
        (PORT d[8] (5081:5081:5081) (5035:5035:5035))
        (PORT d[9] (5249:5249:5249) (5325:5325:5325))
        (PORT d[10] (2050:2050:2050) (2082:2082:2082))
        (PORT d[11] (4640:4640:4640) (4620:4620:4620))
        (PORT d[12] (5799:5799:5799) (5770:5770:5770))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (2204:2204:2204) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1885:1885:1885))
        (PORT datab (3688:3688:3688) (3804:3804:3804))
        (PORT datac (1816:1816:1816) (1842:1842:1842))
        (PORT datad (957:957:957) (921:921:921))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1903:1903:1903))
        (PORT datab (1342:1342:1342) (1304:1304:1304))
        (PORT datac (1814:1814:1814) (1840:1840:1840))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1849:1849:1849))
        (PORT datab (2350:2350:2350) (2385:2385:2385))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3956:3956:3956) (3945:3945:3945))
        (PORT datab (689:689:689) (689:689:689))
        (PORT datac (950:950:950) (939:939:939))
        (PORT datad (1974:1974:1974) (1964:1964:1964))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1056:1056:1056))
        (PORT datab (2571:2571:2571) (2530:2530:2530))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (954:954:954) (978:978:978))
        (PORT datad (1372:1372:1372) (1391:1391:1391))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2432:2432:2432))
        (PORT asdata (4201:4201:4201) (4557:4557:4557))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3243:3243:3243))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3529:3529:3529))
        (PORT clk (3421:3421:3421) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4294:4294:4294))
        (PORT d[1] (3211:3211:3211) (3403:3403:3403))
        (PORT d[2] (3540:3540:3540) (3653:3653:3653))
        (PORT d[3] (2928:2928:2928) (3104:3104:3104))
        (PORT d[4] (3535:3535:3535) (3676:3676:3676))
        (PORT d[5] (3152:3152:3152) (3309:3309:3309))
        (PORT d[6] (3165:3165:3165) (3333:3333:3333))
        (PORT d[7] (3409:3409:3409) (3573:3573:3573))
        (PORT d[8] (3347:3347:3347) (3537:3537:3537))
        (PORT d[9] (3022:3022:3022) (3266:3266:3266))
        (PORT d[10] (4372:4372:4372) (4629:4629:4629))
        (PORT d[11] (3575:3575:3575) (3814:3814:3814))
        (PORT d[12] (4360:4360:4360) (4488:4488:4488))
        (PORT clk (3417:3417:3417) (3534:3534:3534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3254:3254:3254))
        (PORT clk (3417:3417:3417) (3534:3534:3534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3538:3538:3538))
        (PORT d[0] (3747:3747:3747) (3821:3821:3821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3539:3539:3539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3539:3539:3539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3539:3539:3539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4811:4811:4811) (5089:5089:5089))
        (PORT d[1] (4670:4670:4670) (4824:4824:4824))
        (PORT d[2] (5096:5096:5096) (5026:5026:5026))
        (PORT d[3] (4691:4691:4691) (4724:4724:4724))
        (PORT d[4] (5023:5023:5023) (4973:4973:4973))
        (PORT d[5] (4945:4945:4945) (5209:5209:5209))
        (PORT d[6] (5664:5664:5664) (5654:5654:5654))
        (PORT d[7] (4955:4955:4955) (4963:4963:4963))
        (PORT d[8] (4785:4785:4785) (4813:4813:4813))
        (PORT d[9] (5356:5356:5356) (5496:5496:5496))
        (PORT d[10] (6877:6877:6877) (7013:7013:7013))
        (PORT d[11] (5059:5059:5059) (4996:4996:4996))
        (PORT d[12] (6126:6126:6126) (6292:6292:6292))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (2630:2630:2630) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3471:3471:3471))
        (PORT clk (3522:3522:3522) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3242:3242:3242))
        (PORT d[1] (3130:3130:3130) (3261:3261:3261))
        (PORT d[2] (3425:3425:3425) (3422:3422:3422))
        (PORT d[3] (2245:2245:2245) (2374:2374:2374))
        (PORT d[4] (3467:3467:3467) (3455:3455:3455))
        (PORT d[5] (3476:3476:3476) (3499:3499:3499))
        (PORT d[6] (3051:3051:3051) (3063:3063:3063))
        (PORT d[7] (2999:2999:2999) (3018:3018:3018))
        (PORT d[8] (2705:2705:2705) (2721:2721:2721))
        (PORT d[9] (2196:2196:2196) (2349:2349:2349))
        (PORT d[10] (3909:3909:3909) (4119:4119:4119))
        (PORT d[11] (3045:3045:3045) (3062:3062:3062))
        (PORT d[12] (3399:3399:3399) (3405:3405:3405))
        (PORT clk (3518:3518:3518) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3059:3059:3059))
        (PORT clk (3518:3518:3518) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
        (PORT d[0] (3669:3669:3669) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2764:2764:2764))
        (PORT d[1] (3915:3915:3915) (4032:4032:4032))
        (PORT d[2] (1850:1850:1850) (1879:1879:1879))
        (PORT d[3] (1833:1833:1833) (1853:1853:1853))
        (PORT d[4] (2222:2222:2222) (2250:2250:2250))
        (PORT d[5] (2316:2316:2316) (2355:2355:2355))
        (PORT d[6] (7228:7228:7228) (7343:7343:7343))
        (PORT d[7] (3520:3520:3520) (3615:3615:3615))
        (PORT d[8] (3651:3651:3651) (3679:3679:3679))
        (PORT d[9] (3922:3922:3922) (3875:3875:3875))
        (PORT d[10] (2552:2552:2552) (2578:2578:2578))
        (PORT d[11] (3904:3904:3904) (3911:3911:3911))
        (PORT d[12] (3615:3615:3615) (3619:3619:3619))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (2008:2008:2008) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3813:3813:3813))
        (PORT clk (3677:3677:3677) (3766:3766:3766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3783:3783:3783))
        (PORT d[1] (2807:2807:2807) (2942:2942:2942))
        (PORT d[2] (3842:3842:3842) (3847:3847:3847))
        (PORT d[3] (2601:2601:2601) (2728:2728:2728))
        (PORT d[4] (3760:3760:3760) (3778:3778:3778))
        (PORT d[5] (3902:3902:3902) (3939:3939:3939))
        (PORT d[6] (3307:3307:3307) (3570:3570:3570))
        (PORT d[7] (3349:3349:3349) (3368:3368:3368))
        (PORT d[8] (3062:3062:3062) (3075:3075:3075))
        (PORT d[9] (2594:2594:2594) (2754:2754:2754))
        (PORT d[10] (4291:4291:4291) (4501:4501:4501))
        (PORT d[11] (3383:3383:3383) (3400:3400:3400))
        (PORT d[12] (3760:3760:3760) (3764:3764:3764))
        (PORT clk (3673:3673:3673) (3762:3762:3762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2839:2839:2839))
        (PORT clk (3673:3673:3673) (3762:3762:3762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3766:3766:3766))
        (PORT d[0] (3489:3489:3489) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3767:3767:3767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3101:3101:3101))
        (PORT d[1] (3924:3924:3924) (4034:4034:4034))
        (PORT d[2] (4880:4880:4880) (4882:4882:4882))
        (PORT d[3] (2205:2205:2205) (2237:2237:2237))
        (PORT d[4] (2580:2580:2580) (2605:2605:2605))
        (PORT d[5] (2661:2661:2661) (2695:2695:2695))
        (PORT d[6] (6828:6828:6828) (6938:6938:6938))
        (PORT d[7] (3107:3107:3107) (3179:3179:3179))
        (PORT d[8] (4006:4006:4006) (4029:4029:4029))
        (PORT d[9] (3842:3842:3842) (3872:3872:3872))
        (PORT d[10] (4881:4881:4881) (4869:4869:4869))
        (PORT d[11] (3562:3562:3562) (3573:3573:3573))
        (PORT d[12] (3257:3257:3257) (3274:3274:3274))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (2769:2769:2769) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3853:3853:3853))
        (PORT clk (3483:3483:3483) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3867:3867:3867))
        (PORT d[1] (3204:3204:3204) (3387:3387:3387))
        (PORT d[2] (3908:3908:3908) (4019:4019:4019))
        (PORT d[3] (2642:2642:2642) (2800:2800:2800))
        (PORT d[4] (4212:4212:4212) (4381:4381:4381))
        (PORT d[5] (3485:3485:3485) (3664:3664:3664))
        (PORT d[6] (3509:3509:3509) (3671:3671:3671))
        (PORT d[7] (3476:3476:3476) (3682:3682:3682))
        (PORT d[8] (3317:3317:3317) (3503:3503:3503))
        (PORT d[9] (3018:3018:3018) (3263:3263:3263))
        (PORT d[10] (3924:3924:3924) (4123:4123:4123))
        (PORT d[11] (3852:3852:3852) (4076:4076:4076))
        (PORT d[12] (4113:4113:4113) (4293:4293:4293))
        (PORT clk (3479:3479:3479) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3084:3084:3084))
        (PORT clk (3479:3479:3479) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3616:3616:3616))
        (PORT d[0] (3788:3788:3788) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5442:5442:5442))
        (PORT d[1] (5017:5017:5017) (5169:5169:5169))
        (PORT d[2] (5471:5471:5471) (5405:5405:5405))
        (PORT d[3] (5052:5052:5052) (5086:5086:5086))
        (PORT d[4] (5665:5665:5665) (5604:5604:5604))
        (PORT d[5] (5324:5324:5324) (5593:5593:5593))
        (PORT d[6] (5723:5723:5723) (5729:5729:5729))
        (PORT d[7] (5294:5294:5294) (5296:5296:5296))
        (PORT d[8] (4413:4413:4413) (4446:4446:4446))
        (PORT d[9] (6427:6427:6427) (6555:6555:6555))
        (PORT d[10] (7255:7255:7255) (7386:7386:7386))
        (PORT d[11] (5492:5492:5492) (5433:5433:5433))
        (PORT d[12] (5767:5767:5767) (5939:5939:5939))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (3762:3762:3762) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2138:2138:2138))
        (PORT datab (2091:2091:2091) (2129:2129:2129))
        (PORT datac (2223:2223:2223) (2220:2220:2220))
        (PORT datad (2166:2166:2166) (2228:2228:2228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3420:3420:3420) (3329:3329:3329))
        (PORT datab (2088:2088:2088) (2125:2125:2125))
        (PORT datac (2024:2024:2024) (1994:1994:1994))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2877:2877:2877))
        (PORT clk (2773:2773:2773) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3694:3694:3694))
        (PORT d[1] (3588:3588:3588) (3691:3691:3691))
        (PORT d[2] (3374:3374:3374) (3380:3380:3380))
        (PORT d[3] (2524:2524:2524) (2633:2633:2633))
        (PORT d[4] (3451:3451:3451) (3460:3460:3460))
        (PORT d[5] (3008:3008:3008) (3096:3096:3096))
        (PORT d[6] (2041:2041:2041) (2171:2171:2171))
        (PORT d[7] (2596:2596:2596) (2714:2714:2714))
        (PORT d[8] (3320:3320:3320) (3314:3314:3314))
        (PORT d[9] (3231:3231:3231) (3442:3442:3442))
        (PORT d[10] (3676:3676:3676) (3657:3657:3657))
        (PORT d[11] (2897:2897:2897) (3030:3030:3030))
        (PORT d[12] (3598:3598:3598) (3586:3586:3586))
        (PORT clk (2769:2769:2769) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2930:2930:2930))
        (PORT clk (2769:2769:2769) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2766:2766:2766))
        (PORT d[0] (3448:3448:3448) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4007:4007:4007))
        (PORT d[1] (3797:3797:3797) (3905:3905:3905))
        (PORT d[2] (3034:3034:3034) (3020:3020:3020))
        (PORT d[3] (3143:3143:3143) (3141:3141:3141))
        (PORT d[4] (2808:2808:2808) (2810:2810:2810))
        (PORT d[5] (2918:2918:2918) (2962:2962:2962))
        (PORT d[6] (4891:4891:4891) (4851:4851:4851))
        (PORT d[7] (3063:3063:3063) (3062:3062:3062))
        (PORT d[8] (4557:4557:4557) (4543:4543:4543))
        (PORT d[9] (6664:6664:6664) (6960:6960:6960))
        (PORT d[10] (5719:5719:5719) (5783:5783:5783))
        (PORT d[11] (2838:2838:2838) (2857:2857:2857))
        (PORT d[12] (3416:3416:3416) (3400:3400:3400))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (2735:2735:2735) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4136:4136:4136))
        (PORT clk (3699:3699:3699) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3734:3734:3734))
        (PORT d[1] (3130:3130:3130) (3250:3250:3250))
        (PORT d[2] (4221:4221:4221) (4222:4222:4222))
        (PORT d[3] (2621:2621:2621) (2750:2750:2750))
        (PORT d[4] (4122:4122:4122) (4277:4277:4277))
        (PORT d[5] (4236:4236:4236) (4260:4260:4260))
        (PORT d[6] (3659:3659:3659) (3921:3921:3921))
        (PORT d[7] (3369:3369:3369) (3389:3389:3389))
        (PORT d[8] (2647:2647:2647) (2682:2682:2682))
        (PORT d[9] (2862:2862:2862) (3011:3011:3011))
        (PORT d[10] (3959:3959:3959) (4174:4174:4174))
        (PORT d[11] (3438:3438:3438) (3661:3661:3661))
        (PORT d[12] (3781:3781:3781) (3788:3788:3788))
        (PORT clk (3695:3695:3695) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2777:2777:2777))
        (PORT clk (3695:3695:3695) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3790:3790:3790))
        (PORT d[0] (3422:3422:3422) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2821:2821:2821))
        (PORT d[1] (3919:3919:3919) (4029:4029:4029))
        (PORT d[2] (5595:5595:5595) (5585:5585:5585))
        (PORT d[3] (2595:2595:2595) (2626:2626:2626))
        (PORT d[4] (2573:2573:2573) (2598:2598:2598))
        (PORT d[5] (4038:4038:4038) (4339:4339:4339))
        (PORT d[6] (6547:6547:6547) (6663:6663:6663))
        (PORT d[7] (2879:2879:2879) (2978:2978:2978))
        (PORT d[8] (4345:4345:4345) (4358:4358:4358))
        (PORT d[9] (4226:4226:4226) (4250:4250:4250))
        (PORT d[10] (4932:4932:4932) (4908:4908:4908))
        (PORT d[11] (2880:2880:2880) (2902:2902:2902))
        (PORT d[12] (3243:3243:3243) (3248:3248:3248))
        (PORT clk (2516:2516:2516) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2512:2512:2512))
        (PORT d[0] (3045:3045:3045) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2272:2272:2272))
        (PORT datab (2087:2087:2087) (2124:2124:2124))
        (PORT datac (2415:2415:2415) (2390:2390:2390))
        (PORT datad (1840:1840:1840) (1869:1869:1869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3844:3844:3844))
        (PORT clk (3371:3371:3371) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4076:4076:4076))
        (PORT d[1] (3076:3076:3076) (3183:3183:3183))
        (PORT d[2] (3558:3558:3558) (3677:3677:3677))
        (PORT d[3] (2752:2752:2752) (2811:2811:2811))
        (PORT d[4] (3880:3880:3880) (4027:4027:4027))
        (PORT d[5] (3849:3849:3849) (4036:4036:4036))
        (PORT d[6] (2421:2421:2421) (2604:2604:2604))
        (PORT d[7] (3808:3808:3808) (4009:4009:4009))
        (PORT d[8] (2899:2899:2899) (3009:3009:3009))
        (PORT d[9] (2834:2834:2834) (2991:2991:2991))
        (PORT d[10] (2740:2740:2740) (2851:2851:2851))
        (PORT d[11] (3869:3869:3869) (4098:4098:4098))
        (PORT d[12] (3102:3102:3102) (3090:3090:3090))
        (PORT clk (3367:3367:3367) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2898:2898:2898))
        (PORT clk (3367:3367:3367) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3470:3470:3470))
        (PORT d[0] (3668:3668:3668) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4741:4741:4741))
        (PORT d[1] (3219:3219:3219) (3296:3296:3296))
        (PORT d[2] (5961:5961:5961) (5907:5907:5907))
        (PORT d[3] (2119:2119:2119) (2157:2157:2157))
        (PORT d[4] (5311:5311:5311) (5284:5284:5284))
        (PORT d[5] (4667:4667:4667) (4971:4971:4971))
        (PORT d[6] (1678:1678:1678) (1701:1701:1701))
        (PORT d[7] (1689:1689:1689) (1719:1719:1719))
        (PORT d[8] (6454:6454:6454) (6494:6494:6494))
        (PORT d[9] (5918:5918:5918) (5985:5985:5985))
        (PORT d[10] (2011:2011:2011) (2029:2029:2029))
        (PORT d[11] (4874:4874:4874) (4870:4870:4870))
        (PORT d[12] (5451:5451:5451) (5428:5428:5428))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (4686:4686:4686) (4706:4706:4706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2862:2862:2862))
        (PORT clk (2929:2929:2929) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3349:3349:3349))
        (PORT d[1] (3626:3626:3626) (3730:3730:3730))
        (PORT d[2] (3338:3338:3338) (3343:3343:3343))
        (PORT d[3] (2533:2533:2533) (2639:2639:2639))
        (PORT d[4] (3784:3784:3784) (3905:3905:3905))
        (PORT d[5] (2901:2901:2901) (3001:3001:3001))
        (PORT d[6] (2302:2302:2302) (2418:2418:2418))
        (PORT d[7] (2611:2611:2611) (2731:2731:2731))
        (PORT d[8] (3320:3320:3320) (3313:3313:3313))
        (PORT d[9] (3066:3066:3066) (3233:3233:3233))
        (PORT d[10] (3665:3665:3665) (3644:3644:3644))
        (PORT d[11] (2680:2680:2680) (2843:2843:2843))
        (PORT d[12] (3597:3597:3597) (3585:3585:3585))
        (PORT clk (2925:2925:2925) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2604:2604:2604))
        (PORT clk (2925:2925:2925) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2973:2973:2973))
        (PORT d[0] (3226:3226:3226) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3999:3999:3999))
        (PORT d[1] (4363:4363:4363) (4448:4448:4448))
        (PORT d[2] (2770:2770:2770) (2774:2774:2774))
        (PORT d[3] (3480:3480:3480) (3460:3460:3460))
        (PORT d[4] (2823:2823:2823) (2837:2837:2837))
        (PORT d[5] (2886:2886:2886) (2928:2928:2928))
        (PORT d[6] (5364:5364:5364) (5315:5315:5315))
        (PORT d[7] (3096:3096:3096) (3088:3088:3088))
        (PORT d[8] (4544:4544:4544) (4533:4533:4533))
        (PORT d[9] (6677:6677:6677) (6976:6976:6976))
        (PORT d[10] (3028:3028:3028) (3058:3058:3058))
        (PORT d[11] (2788:2788:2788) (2801:2801:2801))
        (PORT d[12] (3421:3421:3421) (3412:3412:3412))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (2281:2281:2281) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1200:1200:1200) (1128:1128:1128))
        (PORT datac (2050:2050:2050) (2085:2085:2085))
        (PORT datad (2329:2329:2329) (2302:2302:2302))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3972:3972:3972))
        (PORT clk (3702:3702:3702) (3816:3816:3816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3974:3974:3974))
        (PORT d[1] (3189:3189:3189) (3371:3371:3371))
        (PORT d[2] (3192:3192:3192) (3271:3271:3271))
        (PORT d[3] (2901:2901:2901) (3005:3005:3005))
        (PORT d[4] (3965:3965:3965) (4152:4152:4152))
        (PORT d[5] (3538:3538:3538) (3735:3735:3735))
        (PORT d[6] (3225:3225:3225) (3429:3429:3429))
        (PORT d[7] (3492:3492:3492) (3701:3701:3701))
        (PORT d[8] (3275:3275:3275) (3453:3453:3453))
        (PORT d[9] (2983:2983:2983) (3181:3181:3181))
        (PORT d[10] (4320:4320:4320) (4513:4513:4513))
        (PORT d[11] (3919:3919:3919) (4186:4186:4186))
        (PORT d[12] (4633:4633:4633) (4822:4822:4822))
        (PORT clk (3698:3698:3698) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2492:2492:2492))
        (PORT clk (3698:3698:3698) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3816:3816:3816))
        (PORT d[0] (3109:3109:3109) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5906:5906:5906) (6183:6183:6183))
        (PORT d[1] (5750:5750:5750) (5896:5896:5896))
        (PORT d[2] (6205:6205:6205) (6137:6137:6137))
        (PORT d[3] (5764:5764:5764) (5796:5796:5796))
        (PORT d[4] (6387:6387:6387) (6325:6325:6325))
        (PORT d[5] (5728:5728:5728) (6000:6000:6000))
        (PORT d[6] (6394:6394:6394) (6391:6391:6391))
        (PORT d[7] (6361:6361:6361) (6352:6352:6352))
        (PORT d[8] (3690:3690:3690) (3726:3726:3726))
        (PORT d[9] (5285:5285:5285) (5384:5384:5384))
        (PORT d[10] (7991:7991:7991) (8114:8114:8114))
        (PORT d[11] (6009:6009:6009) (5941:5941:5941))
        (PORT d[12] (5512:5512:5512) (5700:5700:5700))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (5092:5092:5092) (5188:5188:5188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3779:3779:3779))
        (PORT clk (3644:3644:3644) (3722:3722:3722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3333:3333:3333))
        (PORT d[1] (3117:3117:3117) (3224:3224:3224))
        (PORT d[2] (4174:4174:4174) (4171:4171:4171))
        (PORT d[3] (2641:2641:2641) (2772:2772:2772))
        (PORT d[4] (3407:3407:3407) (3431:3431:3431))
        (PORT d[5] (3873:3873:3873) (3900:3900:3900))
        (PORT d[6] (3299:3299:3299) (3562:3562:3562))
        (PORT d[7] (3397:3397:3397) (3415:3415:3415))
        (PORT d[8] (2621:2621:2621) (2652:2652:2652))
        (PORT d[9] (2572:2572:2572) (2727:2727:2727))
        (PORT d[10] (4803:4803:4803) (4967:4967:4967))
        (PORT d[11] (3731:3731:3731) (3953:3953:3953))
        (PORT d[12] (3743:3743:3743) (3745:3745:3745))
        (PORT clk (3640:3640:3640) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2826:2826:2826))
        (PORT clk (3640:3640:3640) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3722:3722:3722))
        (PORT d[0] (3531:3531:3531) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3723:3723:3723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3064:3064:3064))
        (PORT d[1] (3911:3911:3911) (4021:4021:4021))
        (PORT d[2] (5631:5631:5631) (5628:5628:5628))
        (PORT d[3] (2582:2582:2582) (2613:2613:2613))
        (PORT d[4] (2592:2592:2592) (2618:2618:2618))
        (PORT d[5] (4377:4377:4377) (4678:4678:4678))
        (PORT d[6] (6813:6813:6813) (6921:6921:6921))
        (PORT d[7] (2862:2862:2862) (2955:2955:2955))
        (PORT d[8] (4327:4327:4327) (4348:4348:4348))
        (PORT d[9] (3850:3850:3850) (3880:3880:3880))
        (PORT d[10] (4822:4822:4822) (4783:4783:4783))
        (PORT d[11] (2896:2896:2896) (2911:2911:2911))
        (PORT d[12] (3273:3273:3273) (3281:3281:3281))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (3008:3008:3008) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2881:2881:2881))
        (PORT clk (2799:2799:2799) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3361:3361:3361))
        (PORT d[1] (3297:3297:3297) (3412:3412:3412))
        (PORT d[2] (3318:3318:3318) (3322:3322:3322))
        (PORT d[3] (2577:2577:2577) (2683:2683:2683))
        (PORT d[4] (3417:3417:3417) (3515:3515:3515))
        (PORT d[5] (2929:2929:2929) (3032:3032:3032))
        (PORT d[6] (2242:2242:2242) (2352:2352:2352))
        (PORT d[7] (2501:2501:2501) (2615:2615:2615))
        (PORT d[8] (3033:3033:3033) (3203:3203:3203))
        (PORT d[9] (3220:3220:3220) (3412:3412:3412))
        (PORT d[10] (3681:3681:3681) (3662:3662:3662))
        (PORT d[11] (2901:2901:2901) (3033:3033:3033))
        (PORT d[12] (2887:2887:2887) (2880:2880:2880))
        (PORT clk (2795:2795:2795) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3040:3040:3040))
        (PORT clk (2795:2795:2795) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2773:2773:2773))
        (PORT d[0] (3082:3082:3082) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (4035:4035:4035))
        (PORT d[1] (3995:3995:3995) (4081:4081:4081))
        (PORT d[2] (2717:2717:2717) (2719:2719:2719))
        (PORT d[3] (2862:2862:2862) (2869:2869:2869))
        (PORT d[4] (2774:2774:2774) (2778:2778:2778))
        (PORT d[5] (2581:2581:2581) (2630:2630:2630))
        (PORT d[6] (4892:4892:4892) (4852:4852:4852))
        (PORT d[7] (2836:2836:2836) (2845:2845:2845))
        (PORT d[8] (4130:4130:4130) (4125:4125:4125))
        (PORT d[9] (6657:6657:6657) (6949:6949:6949))
        (PORT d[10] (3035:3035:3035) (3066:3066:3066))
        (PORT d[11] (2804:2804:2804) (2818:2818:2818))
        (PORT d[12] (3063:3063:3063) (3059:3059:3059))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (2737:2737:2737) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2277:2277:2277))
        (PORT datab (2090:2090:2090) (2127:2127:2127))
        (PORT datac (2054:2054:2054) (2067:2067:2067))
        (PORT datad (2411:2411:2411) (2381:2381:2381))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1896:1896:1896))
        (PORT clk (3141:3141:3141) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2303:2303:2303))
        (PORT d[1] (3092:3092:3092) (3212:3212:3212))
        (PORT d[2] (3124:3124:3124) (3121:3121:3121))
        (PORT d[3] (1876:1876:1876) (1964:1964:1964))
        (PORT d[4] (2230:2230:2230) (2253:2253:2253))
        (PORT d[5] (2018:2018:2018) (2036:2036:2036))
        (PORT d[6] (1580:1580:1580) (1601:1601:1601))
        (PORT d[7] (1580:1580:1580) (1613:1613:1613))
        (PORT d[8] (1951:1951:1951) (1966:1966:1966))
        (PORT d[9] (2524:2524:2524) (2678:2678:2678))
        (PORT d[10] (2069:2069:2069) (2183:2183:2183))
        (PORT d[11] (2161:2161:2161) (2159:2159:2159))
        (PORT d[12] (2609:2609:2609) (2612:2612:2612))
        (PORT clk (3137:3137:3137) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2030:2030:2030))
        (PORT clk (3137:3137:3137) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3242:3242:3242))
        (PORT d[0] (2764:2764:2764) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1625:1625:1625))
        (PORT d[1] (1560:1560:1560) (1586:1586:1586))
        (PORT d[2] (2144:2144:2144) (2163:2163:2163))
        (PORT d[3] (2170:2170:2170) (2178:2178:2178))
        (PORT d[4] (2533:2533:2533) (2543:2543:2543))
        (PORT d[5] (2441:2441:2441) (2528:2528:2528))
        (PORT d[6] (1572:1572:1572) (1603:1603:1603))
        (PORT d[7] (1882:1882:1882) (1908:1908:1908))
        (PORT d[8] (3280:3280:3280) (3276:3276:3276))
        (PORT d[9] (1820:1820:1820) (1838:1838:1838))
        (PORT d[10] (1201:1201:1201) (1245:1245:1245))
        (PORT d[11] (3134:3134:3134) (3152:3152:3152))
        (PORT d[12] (1536:1536:1536) (1571:1571:1571))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2598:2598:2598) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2397:2397:2397))
        (PORT datab (2085:2085:2085) (2122:2122:2122))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1047:1047:1047) (1035:1035:1035))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4217:4217:4217) (4138:4138:4138))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (2350:2350:2350) (2327:2327:2327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2201:2201:2201))
        (PORT clk (2912:2912:2912) (2933:2933:2933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3353:3353:3353))
        (PORT d[1] (3175:3175:3175) (3361:3361:3361))
        (PORT d[2] (3003:3003:3003) (3012:3012:3012))
        (PORT d[3] (2249:2249:2249) (2356:2356:2356))
        (PORT d[4] (3404:3404:3404) (3496:3496:3496))
        (PORT d[5] (2312:2312:2312) (2315:2315:2315))
        (PORT d[6] (2100:2100:2100) (2236:2236:2236))
        (PORT d[7] (2993:2993:2993) (3119:3119:3119))
        (PORT d[8] (2956:2956:2956) (2953:2953:2953))
        (PORT d[9] (3094:3094:3094) (3256:3256:3256))
        (PORT d[10] (3226:3226:3226) (3380:3380:3380))
        (PORT d[11] (2949:2949:2949) (3083:3083:3083))
        (PORT d[12] (2983:2983:2983) (2997:2997:2997))
        (PORT clk (2908:2908:2908) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2624:2624:2624))
        (PORT clk (2908:2908:2908) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2933:2933:2933))
        (PORT d[0] (3179:3179:3179) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2934:2934:2934))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3625:3625:3625))
        (PORT d[1] (4716:4716:4716) (4797:4797:4797))
        (PORT d[2] (2115:2115:2115) (2138:2138:2138))
        (PORT d[3] (2932:2932:2932) (2948:2948:2948))
        (PORT d[4] (2166:2166:2166) (2193:2193:2193))
        (PORT d[5] (2880:2880:2880) (2923:2923:2923))
        (PORT d[6] (2259:2259:2259) (2280:2280:2280))
        (PORT d[7] (2919:2919:2919) (2933:2933:2933))
        (PORT d[8] (4659:4659:4659) (4725:4725:4725))
        (PORT d[9] (2571:2571:2571) (2591:2591:2591))
        (PORT d[10] (2539:2539:2539) (2575:2575:2575))
        (PORT d[11] (2151:2151:2151) (2183:2183:2183))
        (PORT d[12] (3784:3784:3784) (3775:3775:3775))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (3238:3238:3238) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2516:2516:2516))
        (PORT clk (3244:3244:3244) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1942:1942:1942))
        (PORT d[1] (2708:2708:2708) (2823:2823:2823))
        (PORT d[2] (2782:2782:2782) (2786:2786:2786))
        (PORT d[3] (2158:2158:2158) (2234:2234:2234))
        (PORT d[4] (3403:3403:3403) (3403:3403:3403))
        (PORT d[5] (2383:2383:2383) (2405:2405:2405))
        (PORT d[6] (2652:2652:2652) (2657:2657:2657))
        (PORT d[7] (2918:2918:2918) (2928:2928:2928))
        (PORT d[8] (1662:1662:1662) (1682:1682:1682))
        (PORT d[9] (2188:2188:2188) (2348:2348:2348))
        (PORT d[10] (2748:2748:2748) (2856:2856:2856))
        (PORT d[11] (1623:1623:1623) (1648:1648:1648))
        (PORT d[12] (1973:1973:1973) (1993:1993:1993))
        (PORT clk (3240:3240:3240) (3281:3281:3281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2056:2056:2056))
        (PORT clk (3240:3240:3240) (3281:3281:3281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3285:3285:3285))
        (PORT d[0] (2756:2756:2756) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3286:3286:3286))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3286:3286:3286))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3286:3286:3286))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1917:1917:1917))
        (PORT d[1] (1208:1208:1208) (1236:1236:1236))
        (PORT d[2] (1735:1735:1735) (1739:1739:1739))
        (PORT d[3] (1226:1226:1226) (1266:1266:1266))
        (PORT d[4] (1514:1514:1514) (1551:1551:1551))
        (PORT d[5] (1612:1612:1612) (1658:1658:1658))
        (PORT d[6] (1199:1199:1199) (1227:1227:1227))
        (PORT d[7] (1103:1103:1103) (1122:1122:1122))
        (PORT d[8] (1750:1750:1750) (1747:1747:1747))
        (PORT d[9] (883:883:883) (933:933:933))
        (PORT d[10] (2007:2007:2007) (2012:2012:2012))
        (PORT d[11] (1547:1547:1547) (1584:1584:1584))
        (PORT d[12] (1896:1896:1896) (1926:1926:1926))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (638:638:638) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3872:3872:3872))
        (PORT clk (3691:3691:3691) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3411:3411:3411))
        (PORT d[1] (2795:2795:2795) (2929:2929:2929))
        (PORT d[2] (4161:4161:4161) (4159:4159:4159))
        (PORT d[3] (2648:2648:2648) (2779:2779:2779))
        (PORT d[4] (4151:4151:4151) (4293:4293:4293))
        (PORT d[5] (4262:4262:4262) (4288:4288:4288))
        (PORT d[6] (3589:3589:3589) (3847:3847:3847))
        (PORT d[7] (3368:3368:3368) (3388:3388:3388))
        (PORT d[8] (2967:2967:2967) (2993:2993:2993))
        (PORT d[9] (2572:2572:2572) (2728:2728:2728))
        (PORT d[10] (3891:3891:3891) (4109:4109:4109))
        (PORT d[11] (3454:3454:3454) (3681:3681:3681))
        (PORT d[12] (3781:3781:3781) (3787:3787:3787))
        (PORT clk (3687:3687:3687) (3777:3777:3777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3135:3135:3135))
        (PORT clk (3687:3687:3687) (3777:3777:3777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3781:3781:3781))
        (PORT d[0] (3851:3851:3851) (3766:3766:3766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3782:3782:3782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2527:2527:2527))
        (PORT d[1] (3918:3918:3918) (4028:4028:4028))
        (PORT d[2] (5598:5598:5598) (5588:5588:5588))
        (PORT d[3] (2552:2552:2552) (2589:2589:2589))
        (PORT d[4] (2600:2600:2600) (2626:2626:2626))
        (PORT d[5] (4054:4054:4054) (4366:4366:4366))
        (PORT d[6] (6535:6535:6535) (6655:6655:6655))
        (PORT d[7] (2872:2872:2872) (2971:2971:2971))
        (PORT d[8] (4032:4032:4032) (4062:4062:4062))
        (PORT d[9] (3882:3882:3882) (3916:3916:3916))
        (PORT d[10] (5265:5265:5265) (5238:5238:5238))
        (PORT d[11] (3231:3231:3231) (3247:3247:3247))
        (PORT d[12] (3122:3122:3122) (3115:3115:3115))
        (PORT clk (2518:2518:2518) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (PORT d[0] (2490:2490:2490) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1867:1867:1867))
        (PORT clk (3128:3128:3128) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2692:2692:2692))
        (PORT d[1] (3104:3104:3104) (3211:3211:3211))
        (PORT d[2] (2705:2705:2705) (2712:2712:2712))
        (PORT d[3] (1830:1830:1830) (1916:1916:1916))
        (PORT d[4] (3104:3104:3104) (3100:3100:3100))
        (PORT d[5] (2008:2008:2008) (2027:2027:2027))
        (PORT d[6] (1923:1923:1923) (1928:1928:1928))
        (PORT d[7] (3654:3654:3654) (3770:3770:3770))
        (PORT d[8] (2255:2255:2255) (2257:2257:2257))
        (PORT d[9] (2567:2567:2567) (2727:2727:2727))
        (PORT d[10] (2037:2037:2037) (2147:2147:2147))
        (PORT d[11] (1583:1583:1583) (1602:1602:1602))
        (PORT d[12] (1921:1921:1921) (1942:1942:1942))
        (PORT clk (3124:3124:3124) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2029:2029:2029))
        (PORT clk (3124:3124:3124) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3227:3227:3227))
        (PORT d[0] (2780:2780:2780) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1631:1631:1631))
        (PORT d[1] (1574:1574:1574) (1602:1602:1602))
        (PORT d[2] (2153:2153:2153) (2159:2159:2159))
        (PORT d[3] (2129:2129:2129) (2134:2134:2134))
        (PORT d[4] (1502:1502:1502) (1536:1536:1536))
        (PORT d[5] (2408:2408:2408) (2494:2494:2494))
        (PORT d[6] (1545:1545:1545) (1571:1571:1571))
        (PORT d[7] (1507:1507:1507) (1540:1540:1540))
        (PORT d[8] (3307:3307:3307) (3304:3304:3304))
        (PORT d[9] (1865:1865:1865) (1890:1890:1890))
        (PORT d[10] (1878:1878:1878) (1915:1915:1915))
        (PORT d[11] (1505:1505:1505) (1538:1538:1538))
        (PORT d[12] (4463:4463:4463) (4448:4448:4448))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (2487:2487:2487) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (2279:2279:2279))
        (PORT datab (1794:1794:1794) (1829:1829:1829))
        (PORT datac (2052:2052:2052) (2087:2087:2087))
        (PORT datad (1356:1356:1356) (1337:1337:1337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2065:2065:2065))
        (PORT datab (1080:1080:1080) (1079:1079:1079))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2163:2163:2163) (2225:2225:2225))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4213:4213:4213) (4134:4134:4134))
        (PORT datab (921:921:921) (898:898:898))
        (PORT datac (966:966:966) (939:939:939))
        (PORT datad (1244:1244:1244) (1221:1221:1221))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (662:662:662))
        (PORT datad (2554:2554:2554) (2687:2687:2687))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1153:1153:1153))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3199:3199:3199))
        (PORT clk (2750:2750:2750) (2744:2744:2744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2870:2870:2870))
        (PORT d[1] (3250:3250:3250) (3137:3137:3137))
        (PORT d[2] (3223:3223:3223) (3323:3323:3323))
        (PORT d[3] (3456:3456:3456) (3690:3690:3690))
        (PORT d[4] (3185:3185:3185) (3173:3173:3173))
        (PORT d[5] (2604:2604:2604) (2666:2666:2666))
        (PORT d[6] (3138:3138:3138) (3279:3279:3279))
        (PORT d[7] (3283:3283:3283) (3425:3425:3425))
        (PORT d[8] (1910:1910:1910) (2025:2025:2025))
        (PORT d[9] (2426:2426:2426) (2555:2555:2555))
        (PORT d[10] (3504:3504:3504) (3631:3631:3631))
        (PORT d[11] (2245:2245:2245) (2315:2315:2315))
        (PORT d[12] (2485:2485:2485) (2569:2569:2569))
        (PORT clk (2746:2746:2746) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2685:2685:2685))
        (PORT clk (2746:2746:2746) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2744:2744:2744))
        (PORT d[0] (3348:3348:3348) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2745:2745:2745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2745:2745:2745))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2745:2745:2745))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3445:3445:3445))
        (PORT d[1] (5289:5289:5289) (5391:5391:5391))
        (PORT d[2] (5985:5985:5985) (5973:5973:5973))
        (PORT d[3] (7190:7190:7190) (6976:6976:6976))
        (PORT d[4] (7961:7961:7961) (7722:7722:7722))
        (PORT d[5] (4198:4198:4198) (4399:4399:4399))
        (PORT d[6] (5406:5406:5406) (5407:5407:5407))
        (PORT d[7] (5080:5080:5080) (5233:5233:5233))
        (PORT d[8] (6279:6279:6279) (6217:6217:6217))
        (PORT d[9] (5323:5323:5323) (5468:5468:5468))
        (PORT d[10] (6913:6913:6913) (6861:6861:6861))
        (PORT d[11] (5960:5960:5960) (6014:6014:6014))
        (PORT d[12] (5736:5736:5736) (5818:5818:5818))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (2195:2195:2195) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3697:3697:3697))
        (PORT clk (3764:3764:3764) (3901:3901:3901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3156:3156:3156))
        (PORT d[1] (2735:2735:2735) (2877:2877:2877))
        (PORT d[2] (4296:4296:4296) (4481:4481:4481))
        (PORT d[3] (2930:2930:2930) (3046:3046:3046))
        (PORT d[4] (3951:3951:3951) (4133:4133:4133))
        (PORT d[5] (3859:3859:3859) (4049:4049:4049))
        (PORT d[6] (3222:3222:3222) (3429:3429:3429))
        (PORT d[7] (3841:3841:3841) (4075:4075:4075))
        (PORT d[8] (2874:2874:2874) (3014:3014:3014))
        (PORT d[9] (2565:2565:2565) (2768:2768:2768))
        (PORT d[10] (4338:4338:4338) (4551:4551:4551))
        (PORT d[11] (3979:3979:3979) (4251:4251:4251))
        (PORT d[12] (4241:4241:4241) (4432:4432:4432))
        (PORT clk (3760:3760:3760) (3897:3897:3897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2956:2956:2956))
        (PORT clk (3760:3760:3760) (3897:3897:3897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3901:3901:3901))
        (PORT d[0] (3596:3596:3596) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3902:3902:3902))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3163:3163:3163))
        (PORT d[1] (3620:3620:3620) (3734:3734:3734))
        (PORT d[2] (6883:6883:6883) (6822:6822:6822))
        (PORT d[3] (6090:6090:6090) (6117:6117:6117))
        (PORT d[4] (7026:7026:7026) (6948:6948:6948))
        (PORT d[5] (2621:2621:2621) (2744:2744:2744))
        (PORT d[6] (6280:6280:6280) (6407:6407:6407))
        (PORT d[7] (3397:3397:3397) (3379:3379:3379))
        (PORT d[8] (3685:3685:3685) (3718:3718:3718))
        (PORT d[9] (4997:4997:4997) (5107:5107:5107))
        (PORT d[10] (5452:5452:5452) (5522:5522:5522))
        (PORT d[11] (6643:6643:6643) (6777:6777:6777))
        (PORT d[12] (6176:6176:6176) (6351:6351:6351))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (1621:1621:1621) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2827:2827:2827))
        (PORT datab (2903:2903:2903) (2831:2831:2831))
        (PORT datac (3916:3916:3916) (3866:3866:3866))
        (PORT datad (2115:2115:2115) (1961:1961:1961))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2971:2971:2971))
        (PORT clk (2856:2856:2856) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3011:3011:3011))
        (PORT d[1] (3632:3632:3632) (3736:3736:3736))
        (PORT d[2] (2983:2983:2983) (2995:2995:2995))
        (PORT d[3] (2533:2533:2533) (2642:2642:2642))
        (PORT d[4] (3060:3060:3060) (3163:3163:3163))
        (PORT d[5] (2956:2956:2956) (3056:3056:3056))
        (PORT d[6] (2353:2353:2353) (2472:2472:2472))
        (PORT d[7] (2647:2647:2647) (2769:2769:2769))
        (PORT d[8] (2792:2792:2792) (2981:2981:2981))
        (PORT d[9] (3175:3175:3175) (3383:3383:3383))
        (PORT d[10] (3308:3308:3308) (3297:3297:3297))
        (PORT d[11] (2989:2989:2989) (3126:3126:3126))
        (PORT d[12] (3017:3017:3017) (3037:3037:3037))
        (PORT clk (2852:2852:2852) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2242:2242:2242))
        (PORT clk (2852:2852:2852) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2855:2855:2855))
        (PORT d[0] (2922:2922:2922) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2856:2856:2856))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2856:2856:2856))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2856:2856:2856))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3632:3632:3632))
        (PORT d[1] (4372:4372:4372) (4457:4457:4457))
        (PORT d[2] (3031:3031:3031) (3023:3023:3023))
        (PORT d[3] (3161:3161:3161) (3159:3159:3159))
        (PORT d[4] (2501:2501:2501) (2522:2522:2522))
        (PORT d[5] (2230:2230:2230) (2288:2288:2288))
        (PORT d[6] (5287:5287:5287) (5233:5233:5233))
        (PORT d[7] (2495:2495:2495) (2513:2513:2513))
        (PORT d[8] (4550:4550:4550) (4532:4532:4532))
        (PORT d[9] (6690:6690:6690) (6992:6992:6992))
        (PORT d[10] (2666:2666:2666) (2703:2703:2703))
        (PORT d[11] (2512:2512:2512) (2539:2539:2539))
        (PORT d[12] (3443:3443:3443) (3437:3437:3437))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (2932:2932:2932) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3529:3529:3529))
        (PORT clk (3087:3087:3087) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3706:3706:3706))
        (PORT d[1] (3854:3854:3854) (4051:4051:4051))
        (PORT d[2] (2949:2949:2949) (3061:3061:3061))
        (PORT d[3] (2255:2255:2255) (2348:2348:2348))
        (PORT d[4] (3261:3261:3261) (3327:3327:3327))
        (PORT d[5] (3069:3069:3069) (3177:3177:3177))
        (PORT d[6] (3226:3226:3226) (3462:3462:3462))
        (PORT d[7] (3363:3363:3363) (3552:3552:3552))
        (PORT d[8] (2798:2798:2798) (2874:2874:2874))
        (PORT d[9] (2385:2385:2385) (2514:2514:2514))
        (PORT d[10] (3589:3589:3589) (3769:3769:3769))
        (PORT d[11] (2642:2642:2642) (2742:2742:2742))
        (PORT d[12] (3740:3740:3740) (3873:3873:3873))
        (PORT clk (3083:3083:3083) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3161:3161:3161))
        (PORT clk (3083:3083:3083) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3071:3071:3071))
        (PORT d[0] (3718:3718:3718) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3072:3072:3072))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3893:3893:3893))
        (PORT d[1] (4236:4236:4236) (4347:4347:4347))
        (PORT d[2] (4829:4829:4829) (4803:4803:4803))
        (PORT d[3] (6087:6087:6087) (5877:5877:5877))
        (PORT d[4] (9769:9769:9769) (9604:9604:9604))
        (PORT d[5] (3180:3180:3180) (3394:3394:3394))
        (PORT d[6] (5421:5421:5421) (5465:5465:5465))
        (PORT d[7] (4015:4015:4015) (4179:4179:4179))
        (PORT d[8] (5561:5561:5561) (5504:5504:5504))
        (PORT d[9] (6093:6093:6093) (6249:6249:6249))
        (PORT d[10] (5838:5838:5838) (5791:5791:5791))
        (PORT d[11] (4921:4921:4921) (4972:4972:4972))
        (PORT d[12] (4716:4716:4716) (4805:4805:4805))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (2655:2655:2655) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2827:2827:2827))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2308:2308:2308) (2275:2275:2275))
        (PORT datad (2804:2804:2804) (2880:2880:2880))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3580:3580:3580))
        (PORT clk (3243:3243:3243) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3370:3370:3370))
        (PORT d[1] (3882:3882:3882) (4081:4081:4081))
        (PORT d[2] (2909:2909:2909) (3027:3027:3027))
        (PORT d[3] (3374:3374:3374) (3573:3573:3573))
        (PORT d[4] (3360:3360:3360) (3438:3438:3438))
        (PORT d[5] (3080:3080:3080) (3186:3186:3186))
        (PORT d[6] (4020:4020:4020) (4303:4303:4303))
        (PORT d[7] (3415:3415:3415) (3606:3606:3606))
        (PORT d[8] (2848:2848:2848) (2930:2930:2930))
        (PORT d[9] (2071:2071:2071) (2203:2203:2203))
        (PORT d[10] (3916:3916:3916) (4081:4081:4081))
        (PORT d[11] (2310:2310:2310) (2412:2412:2412))
        (PORT d[12] (3783:3783:3783) (3920:3920:3920))
        (PORT clk (3239:3239:3239) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3200:3200:3200))
        (PORT clk (3239:3239:3239) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3279:3279:3279))
        (PORT d[0] (3851:3851:3851) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3423:3423:3423))
        (PORT d[1] (4217:4217:4217) (4326:4326:4326))
        (PORT d[2] (4884:4884:4884) (4878:4878:4878))
        (PORT d[3] (6075:6075:6075) (5878:5878:5878))
        (PORT d[4] (9787:9787:9787) (9635:9635:9635))
        (PORT d[5] (3552:3552:3552) (3760:3760:3760))
        (PORT d[6] (5390:5390:5390) (5431:5431:5431))
        (PORT d[7] (4392:4392:4392) (4549:4549:4549))
        (PORT d[8] (5193:5193:5193) (5146:5146:5146))
        (PORT d[9] (5672:5672:5672) (5843:5843:5843))
        (PORT d[10] (5846:5846:5846) (5800:5800:5800))
        (PORT d[11] (4903:4903:4903) (4969:4969:4969))
        (PORT d[12] (4687:4687:4687) (4776:4776:4776))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4851:4851:4851) (4911:4911:4911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3005:3005:3005))
        (PORT clk (3010:3010:3010) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2211:2211:2211))
        (PORT d[1] (1717:1717:1717) (1764:1764:1764))
        (PORT d[2] (1950:1950:1950) (1981:1981:1981))
        (PORT d[3] (2184:2184:2184) (2194:2194:2194))
        (PORT d[4] (1637:1637:1637) (1692:1692:1692))
        (PORT d[5] (2005:2005:2005) (2046:2046:2046))
        (PORT d[6] (1982:1982:1982) (2025:2025:2025))
        (PORT d[7] (1949:1949:1949) (2002:2002:2002))
        (PORT d[8] (1878:1878:1878) (1938:1938:1938))
        (PORT d[9] (2045:2045:2045) (2132:2132:2132))
        (PORT d[10] (2188:2188:2188) (2220:2220:2220))
        (PORT d[11] (2036:2036:2036) (2076:2076:2076))
        (PORT d[12] (1951:1951:1951) (1997:1997:1997))
        (PORT clk (3006:3006:3006) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1775:1775:1775))
        (PORT clk (3006:3006:3006) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3078:3078:3078))
        (PORT d[0] (2516:2516:2516) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2947:2947:2947))
        (PORT d[1] (3505:3505:3505) (3577:3577:3577))
        (PORT d[2] (4857:4857:4857) (4786:4786:4786))
        (PORT d[3] (5051:5051:5051) (4999:4999:4999))
        (PORT d[4] (3713:3713:3713) (3655:3655:3655))
        (PORT d[5] (5409:5409:5409) (5659:5659:5659))
        (PORT d[6] (2702:2702:2702) (2646:2646:2646))
        (PORT d[7] (4240:4240:4240) (4324:4324:4324))
        (PORT d[8] (5691:5691:5691) (5580:5580:5580))
        (PORT d[9] (2944:2944:2944) (2905:2905:2905))
        (PORT d[10] (2824:2824:2824) (2785:2785:2785))
        (PORT d[11] (5059:5059:5059) (5113:5113:5113))
        (PORT d[12] (4803:4803:4803) (4876:4876:4876))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (4405:4405:4405) (4191:4191:4191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3094:3094:3094))
        (PORT clk (2471:2471:2471) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3619:3619:3619))
        (PORT d[1] (3250:3250:3250) (3373:3373:3373))
        (PORT d[2] (3239:3239:3239) (3383:3383:3383))
        (PORT d[3] (2231:2231:2231) (2337:2337:2337))
        (PORT d[4] (2942:2942:2942) (2979:2979:2979))
        (PORT d[5] (2966:2966:2966) (3046:3046:3046))
        (PORT d[6] (2445:2445:2445) (2578:2578:2578))
        (PORT d[7] (2596:2596:2596) (2713:2713:2713))
        (PORT d[8] (2916:2916:2916) (3041:3041:3041))
        (PORT d[9] (3271:3271:3271) (3470:3470:3470))
        (PORT d[10] (3165:3165:3165) (3371:3371:3371))
        (PORT d[11] (2601:2601:2601) (2707:2707:2707))
        (PORT d[12] (2922:2922:2922) (2997:2997:2997))
        (PORT clk (2467:2467:2467) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2790:2790:2790))
        (PORT clk (2467:2467:2467) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2424:2424:2424))
        (PORT d[0] (3099:3099:3099) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3422:3422:3422))
        (PORT d[1] (5453:5453:5453) (5667:5667:5667))
        (PORT d[2] (4673:4673:4673) (4698:4698:4698))
        (PORT d[3] (5139:5139:5139) (5151:5151:5151))
        (PORT d[4] (6204:6204:6204) (5968:5968:5968))
        (PORT d[5] (3921:3921:3921) (4125:4125:4125))
        (PORT d[6] (5105:5105:5105) (5037:5037:5037))
        (PORT d[7] (6893:6893:6893) (7050:7050:7050))
        (PORT d[8] (5863:5863:5863) (5977:5977:5977))
        (PORT d[9] (6663:6663:6663) (6881:6881:6881))
        (PORT d[10] (6557:6557:6557) (6693:6693:6693))
        (PORT d[11] (4907:4907:4907) (4951:4951:4951))
        (PORT d[12] (3030:3030:3030) (3198:3198:3198))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (2912:2912:2912) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3526:3526:3526))
        (PORT clk (2608:2608:2608) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2952:2952:2952))
        (PORT d[1] (2831:2831:2831) (2764:2764:2764))
        (PORT d[2] (3016:3016:3016) (2914:2914:2914))
        (PORT d[3] (3300:3300:3300) (3493:3493:3493))
        (PORT d[4] (2872:2872:2872) (2856:2856:2856))
        (PORT d[5] (3303:3303:3303) (3405:3405:3405))
        (PORT d[6] (2746:2746:2746) (2920:2920:2920))
        (PORT d[7] (3313:3313:3313) (3426:3426:3426))
        (PORT d[8] (2913:2913:2913) (3047:3047:3047))
        (PORT d[9] (2900:2900:2900) (3066:3066:3066))
        (PORT d[10] (3668:3668:3668) (3806:3806:3806))
        (PORT d[11] (1889:1889:1889) (1960:1960:1960))
        (PORT d[12] (2176:2176:2176) (2240:2240:2240))
        (PORT clk (2604:2604:2604) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2613:2613:2613))
        (PORT clk (2604:2604:2604) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2634:2634:2634))
        (PORT d[0] (3323:3323:3323) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4204:4204:4204))
        (PORT d[1] (4417:4417:4417) (4609:4609:4609))
        (PORT d[2] (5788:5788:5788) (5813:5813:5813))
        (PORT d[3] (5811:5811:5811) (5831:5831:5831))
        (PORT d[4] (7230:7230:7230) (6986:6986:6986))
        (PORT d[5] (4864:4864:4864) (5057:5057:5057))
        (PORT d[6] (5007:5007:5007) (5007:5007:5007))
        (PORT d[7] (6132:6132:6132) (6281:6281:6281))
        (PORT d[8] (6542:6542:6542) (6651:6651:6651))
        (PORT d[9] (7374:7374:7374) (7593:7593:7593))
        (PORT d[10] (6628:6628:6628) (6780:6780:6780))
        (PORT d[11] (6662:6662:6662) (6707:6707:6707))
        (PORT d[12] (4508:4508:4508) (4664:4664:4664))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (3896:3896:3896) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2831:2831:2831) (2822:2822:2822))
        (PORT datab (3117:3117:3117) (3128:3128:3128))
        (PORT datac (3481:3481:3481) (3442:3442:3442))
        (PORT datad (2499:2499:2499) (2404:2404:2404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2675:2675:2675) (2714:2714:2714))
        (PORT datab (779:779:779) (782:782:782))
        (PORT datac (998:998:998) (974:974:974))
        (PORT datad (2305:2305:2305) (2253:2253:2253))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2733:2733:2733))
        (PORT clk (2856:2856:2856) (2873:2873:2873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3342:3342:3342))
        (PORT d[1] (3439:3439:3439) (3615:3615:3615))
        (PORT d[2] (2668:2668:2668) (2683:2683:2683))
        (PORT d[3] (2516:2516:2516) (2593:2593:2593))
        (PORT d[4] (3352:3352:3352) (3445:3445:3445))
        (PORT d[5] (2977:2977:2977) (3080:3080:3080))
        (PORT d[6] (2145:2145:2145) (2288:2288:2288))
        (PORT d[7] (3024:3024:3024) (3153:3153:3153))
        (PORT d[8] (2738:2738:2738) (2930:2930:2930))
        (PORT d[9] (3121:3121:3121) (3284:3284:3284))
        (PORT d[10] (2701:2701:2701) (2723:2723:2723))
        (PORT d[11] (2987:2987:2987) (3125:3125:3125))
        (PORT d[12] (2967:2967:2967) (2983:2983:2983))
        (PORT clk (2852:2852:2852) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2517:2517:2517))
        (PORT clk (2852:2852:2852) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2873:2873:2873))
        (PORT d[0] (3171:3171:3171) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2874:2874:2874))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2874:2874:2874))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2874:2874:2874))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3602:3602:3602))
        (PORT d[1] (4716:4716:4716) (4796:4796:4796))
        (PORT d[2] (3415:3415:3415) (3404:3404:3404))
        (PORT d[3] (2924:2924:2924) (2940:2940:2940))
        (PORT d[4] (3790:3790:3790) (3763:3763:3763))
        (PORT d[5] (2548:2548:2548) (2599:2599:2599))
        (PORT d[6] (2291:2291:2291) (2315:2315:2315))
        (PORT d[7] (2892:2892:2892) (2905:2905:2905))
        (PORT d[8] (4932:4932:4932) (4921:4921:4921))
        (PORT d[9] (2609:2609:2609) (2634:2634:2634))
        (PORT d[10] (2296:2296:2296) (2337:2337:2337))
        (PORT d[11] (2815:2815:2815) (2833:2833:2833))
        (PORT d[12] (2756:2756:2756) (2754:2754:2754))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (2735:2735:2735) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4140:4140:4140))
        (PORT clk (3609:3609:3609) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3929:3929:3929))
        (PORT d[1] (3132:3132:3132) (3312:3312:3312))
        (PORT d[2] (3976:3976:3976) (4136:4136:4136))
        (PORT d[3] (3005:3005:3005) (3162:3162:3162))
        (PORT d[4] (3973:3973:3973) (4161:4161:4161))
        (PORT d[5] (3512:3512:3512) (3704:3704:3704))
        (PORT d[6] (3231:3231:3231) (3436:3436:3436))
        (PORT d[7] (3487:3487:3487) (3696:3696:3696))
        (PORT d[8] (3641:3641:3641) (3819:3819:3819))
        (PORT d[9] (2964:2964:2964) (3192:3192:3192))
        (PORT d[10] (3955:3955:3955) (4153:4153:4153))
        (PORT d[11] (3898:3898:3898) (4163:4163:4163))
        (PORT d[12] (4633:4633:4633) (4857:4857:4857))
        (PORT clk (3605:3605:3605) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3354:3354:3354))
        (PORT clk (3605:3605:3605) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3739:3739:3739))
        (PORT d[0] (3682:3682:3682) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5829:5829:5829))
        (PORT d[1] (5756:5756:5756) (5902:5902:5902))
        (PORT d[2] (5016:5016:5016) (4989:4989:4989))
        (PORT d[3] (5705:5705:5705) (5714:5714:5714))
        (PORT d[4] (6330:6330:6330) (6259:6259:6259))
        (PORT d[5] (5689:5689:5689) (5958:5958:5958))
        (PORT d[6] (6374:6374:6374) (6369:6369:6369))
        (PORT d[7] (6010:6010:6010) (6009:6009:6009))
        (PORT d[8] (3730:3730:3730) (3770:3770:3770))
        (PORT d[9] (6811:6811:6811) (6941:6941:6941))
        (PORT d[10] (7586:7586:7586) (7712:7712:7712))
        (PORT d[11] (6031:6031:6031) (5961:5961:5961))
        (PORT d[12] (5532:5532:5532) (5718:5718:5718))
        (PORT clk (2424:2424:2424) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (PORT d[0] (1918:1918:1918) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3186:3186:3186))
        (PORT clk (3523:3523:3523) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3270:3270:3270))
        (PORT d[1] (2744:2744:2744) (2881:2881:2881))
        (PORT d[2] (3806:3806:3806) (3807:3807:3807))
        (PORT d[3] (2290:2290:2290) (2424:2424:2424))
        (PORT d[4] (3758:3758:3758) (3777:3777:3777))
        (PORT d[5] (3741:3741:3741) (3754:3754:3754))
        (PORT d[6] (3095:3095:3095) (3111:3111:3111))
        (PORT d[7] (3048:3048:3048) (3074:3074:3074))
        (PORT d[8] (2289:2289:2289) (2324:2324:2324))
        (PORT d[9] (2204:2204:2204) (2358:2358:2358))
        (PORT d[10] (4245:4245:4245) (4416:4416:4416))
        (PORT d[11] (3063:3063:3063) (3083:3083:3083))
        (PORT d[12] (3416:3416:3416) (3425:3425:3425))
        (PORT clk (3519:3519:3519) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3111:3111:3111))
        (PORT clk (3519:3519:3519) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (PORT d[0] (3823:3823:3823) (3742:3742:3742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2521:2521:2521))
        (PORT d[1] (3934:3934:3934) (4053:4053:4053))
        (PORT d[2] (4872:4872:4872) (4870:4870:4870))
        (PORT d[3] (2221:2221:2221) (2257:2257:2257))
        (PORT d[4] (2200:2200:2200) (2227:2227:2227))
        (PORT d[5] (4728:4728:4728) (5025:5025:5025))
        (PORT d[6] (7188:7188:7188) (7299:7299:7299))
        (PORT d[7] (2901:2901:2901) (3010:3010:3010))
        (PORT d[8] (4367:4367:4367) (4394:4394:4394))
        (PORT d[9] (3839:3839:3839) (3873:3873:3873))
        (PORT d[10] (5669:5669:5669) (5645:5645:5645))
        (PORT d[11] (2556:2556:2556) (2575:2575:2575))
        (PORT d[12] (3666:3666:3666) (3674:3674:3674))
        (PORT clk (2535:2535:2535) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2527:2527:2527))
        (PORT d[0] (2547:2547:2547) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2845:2845:2845) (2835:2835:2835))
        (PORT datab (3955:3955:3955) (3895:3895:3895))
        (PORT datac (2470:2470:2470) (2398:2398:2398))
        (PORT datad (1740:1740:1740) (1718:1718:1718))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3616:3616:3616))
        (PORT clk (3580:3580:3580) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3448:3448:3448))
        (PORT d[1] (3387:3387:3387) (3488:3488:3488))
        (PORT d[2] (4230:4230:4230) (4272:4272:4272))
        (PORT d[3] (2998:2998:2998) (3139:3139:3139))
        (PORT d[4] (4188:4188:4188) (4357:4357:4357))
        (PORT d[5] (4215:4215:4215) (4432:4432:4432))
        (PORT d[6] (3190:3190:3190) (3405:3405:3405))
        (PORT d[7] (4266:4266:4266) (4505:4505:4505))
        (PORT d[8] (3447:3447:3447) (3543:3543:3543))
        (PORT d[9] (3450:3450:3450) (3631:3631:3631))
        (PORT d[10] (4276:4276:4276) (4458:4458:4458))
        (PORT d[11] (3898:3898:3898) (4162:4162:4162))
        (PORT d[12] (3821:3821:3821) (3966:3966:3966))
        (PORT clk (3576:3576:3576) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2834:2834:2834))
        (PORT clk (3576:3576:3576) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3711:3711:3711))
        (PORT d[0] (3440:3440:3440) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3587:3587:3587))
        (PORT d[1] (3877:3877:3877) (3965:3965:3965))
        (PORT d[2] (5763:5763:5763) (5750:5750:5750))
        (PORT d[3] (3377:3377:3377) (3388:3388:3388))
        (PORT d[4] (3189:3189:3189) (3210:3210:3210))
        (PORT d[5] (4693:4693:4693) (4982:4982:4982))
        (PORT d[6] (3476:3476:3476) (3482:3482:3482))
        (PORT d[7] (2445:2445:2445) (2503:2503:2503))
        (PORT d[8] (4781:4781:4781) (4843:4843:4843))
        (PORT d[9] (4199:4199:4199) (4229:4229:4229))
        (PORT d[10] (5568:5568:5568) (5537:5537:5537))
        (PORT d[11] (3381:3381:3381) (3377:3377:3377))
        (PORT d[12] (4006:4006:4006) (3984:3984:3984))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (2639:2639:2639) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2844:2844:2844) (2834:2834:2834))
        (PORT datab (2290:2290:2290) (2293:2293:2293))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1731:1731:1731) (1769:1769:1769))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3006:3006:3006))
        (PORT clk (2952:2952:2952) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2990:2990:2990))
        (PORT d[1] (3419:3419:3419) (3597:3597:3597))
        (PORT d[2] (3041:3041:3041) (3055:3055:3055))
        (PORT d[3] (2219:2219:2219) (2337:2337:2337))
        (PORT d[4] (3328:3328:3328) (3415:3415:3415))
        (PORT d[5] (2970:2970:2970) (3072:3072:3072))
        (PORT d[6] (2127:2127:2127) (2269:2269:2269))
        (PORT d[7] (2974:2974:2974) (3090:3090:3090))
        (PORT d[8] (2978:2978:2978) (2977:2977:2977))
        (PORT d[9] (3444:3444:3444) (3607:3607:3607))
        (PORT d[10] (3033:3033:3033) (3030:3030:3030))
        (PORT d[11] (2999:2999:2999) (3152:3152:3152))
        (PORT d[12] (2990:2990:2990) (3009:3009:3009))
        (PORT clk (2948:2948:2948) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2814:2814:2814))
        (PORT clk (2948:2948:2948) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3002:3002:3002))
        (PORT d[0] (3195:3195:3195) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3957:3957:3957))
        (PORT d[1] (3531:3531:3531) (3646:3646:3646))
        (PORT d[2] (3406:3406:3406) (3395:3395:3395))
        (PORT d[3] (2560:2560:2560) (2582:2582:2582))
        (PORT d[4] (3457:3457:3457) (3444:3444:3444))
        (PORT d[5] (2523:2523:2523) (2571:2571:2571))
        (PORT d[6] (4985:4985:4985) (4940:4940:4940))
        (PORT d[7] (2868:2868:2868) (2878:2878:2878))
        (PORT d[8] (4836:4836:4836) (4815:4815:4815))
        (PORT d[9] (7016:7016:7016) (7311:7311:7311))
        (PORT d[10] (2277:2277:2277) (2317:2317:2317))
        (PORT d[11] (2808:2808:2808) (2826:2826:2826))
        (PORT d[12] (3830:3830:3830) (3823:3823:3823))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (2055:2055:2055) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3195:3195:3195))
        (PORT clk (3515:3515:3515) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3234:3234:3234))
        (PORT d[1] (3402:3402:3402) (3509:3509:3509))
        (PORT d[2] (3437:3437:3437) (3430:3430:3430))
        (PORT d[3] (2205:2205:2205) (2327:2327:2327))
        (PORT d[4] (3462:3462:3462) (3449:3449:3449))
        (PORT d[5] (3499:3499:3499) (3527:3527:3527))
        (PORT d[6] (2738:2738:2738) (2759:2759:2759))
        (PORT d[7] (2649:2649:2649) (2674:2674:2674))
        (PORT d[8] (2704:2704:2704) (2720:2720:2720))
        (PORT d[9] (2151:2151:2151) (2300:2300:2300))
        (PORT d[10] (4187:4187:4187) (4394:4394:4394))
        (PORT d[11] (3087:3087:3087) (3106:3106:3106))
        (PORT d[12] (3059:3059:3059) (3068:3068:3068))
        (PORT clk (3511:3511:3511) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2757:2757:2757))
        (PORT clk (3511:3511:3511) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3635:3635:3635))
        (PORT d[0] (3499:3499:3499) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3081:3081:3081))
        (PORT d[1] (3942:3942:3942) (4060:4060:4060))
        (PORT d[2] (5287:5287:5287) (5286:5286:5286))
        (PORT d[3] (2590:2590:2590) (2624:2624:2624))
        (PORT d[4] (1954:1954:1954) (1987:1987:1987))
        (PORT d[5] (1924:1924:1924) (1967:1967:1967))
        (PORT d[6] (7267:7267:7267) (7391:7391:7391))
        (PORT d[7] (3456:3456:3456) (3527:3527:3527))
        (PORT d[8] (3658:3658:3658) (3686:3686:3686))
        (PORT d[9] (4476:4476:4476) (4498:4498:4498))
        (PORT d[10] (5665:5665:5665) (5641:5641:5641))
        (PORT d[11] (2204:2204:2204) (2227:2227:2227))
        (PORT d[12] (2590:2590:2590) (2604:2604:2604))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (1892:1892:1892) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3524:3524:3524))
        (PORT clk (2811:2811:2811) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3684:3684:3684))
        (PORT d[1] (3550:3550:3550) (3409:3409:3409))
        (PORT d[2] (2931:2931:2931) (3041:3041:3041))
        (PORT d[3] (3400:3400:3400) (3631:3631:3631))
        (PORT d[4] (3191:3191:3191) (3161:3161:3161))
        (PORT d[5] (2865:2865:2865) (2913:2913:2913))
        (PORT d[6] (3103:3103:3103) (3277:3277:3277))
        (PORT d[7] (2435:2435:2435) (2498:2498:2498))
        (PORT d[8] (2615:2615:2615) (2751:2751:2751))
        (PORT d[9] (2404:2404:2404) (2537:2537:2537))
        (PORT d[10] (3918:3918:3918) (4081:4081:4081))
        (PORT d[11] (2584:2584:2584) (2648:2648:2648))
        (PORT d[12] (2481:2481:2481) (2565:2565:2565))
        (PORT clk (2807:2807:2807) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2493:2493:2493))
        (PORT clk (2807:2807:2807) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2807:2807:2807))
        (PORT d[0] (3153:3153:3153) (3124:3124:3124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3333:3333:3333))
        (PORT d[1] (4971:4971:4971) (5079:5079:5079))
        (PORT d[2] (5620:5620:5620) (5606:5606:5606))
        (PORT d[3] (6821:6821:6821) (6623:6623:6623))
        (PORT d[4] (8319:8319:8319) (8071:8071:8071))
        (PORT d[5] (3546:3546:3546) (3746:3746:3746))
        (PORT d[6] (5410:5410:5410) (5450:5450:5450))
        (PORT d[7] (4639:4639:4639) (4788:4788:4788))
        (PORT d[8] (5863:5863:5863) (5805:5805:5805))
        (PORT d[9] (6145:6145:6145) (6313:6313:6313))
        (PORT d[10] (6551:6551:6551) (6502:6502:6502))
        (PORT d[11] (5972:5972:5972) (6028:6028:6028))
        (PORT d[12] (5402:5402:5402) (5487:5487:5487))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (3840:3840:3840) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2843:2843:2843) (2833:2833:2833))
        (PORT datab (1874:1874:1874) (1898:1898:1898))
        (PORT datac (3912:3912:3912) (3861:3861:3861))
        (PORT datad (2614:2614:2614) (2645:2645:2645))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3081:3081:3081))
        (PORT clk (2909:2909:2909) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3063:3063:3063))
        (PORT d[1] (3817:3817:3817) (3933:3933:3933))
        (PORT d[2] (3051:3051:3051) (3064:3064:3064))
        (PORT d[3] (2614:2614:2614) (2727:2727:2727))
        (PORT d[4] (3732:3732:3732) (3822:3822:3822))
        (PORT d[5] (2291:2291:2291) (2292:2292:2292))
        (PORT d[6] (2112:2112:2112) (2256:2256:2256))
        (PORT d[7] (3361:3361:3361) (3481:3481:3481))
        (PORT d[8] (2620:2620:2620) (2621:2621:2621))
        (PORT d[9] (2754:2754:2754) (2925:2925:2925))
        (PORT d[10] (3176:3176:3176) (3327:3327:3327))
        (PORT d[11] (2931:2931:2931) (3067:3067:3067))
        (PORT d[12] (2610:2610:2610) (2626:2626:2626))
        (PORT clk (2905:2905:2905) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2363:2363:2363))
        (PORT clk (2905:2905:2905) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2909:2909:2909) (2939:2939:2939))
        (PORT d[0] (3117:3117:3117) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2910:2910:2910) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3651:3651:3651))
        (PORT d[1] (3924:3924:3924) (4035:4035:4035))
        (PORT d[2] (4176:4176:4176) (4141:4141:4141))
        (PORT d[3] (3269:3269:3269) (3280:3280:3280))
        (PORT d[4] (2207:2207:2207) (2222:2222:2222))
        (PORT d[5] (2901:2901:2901) (2946:2946:2946))
        (PORT d[6] (5669:5669:5669) (5610:5610:5610))
        (PORT d[7] (3313:3313:3313) (3331:3331:3331))
        (PORT d[8] (5255:5255:5255) (5235:5235:5235))
        (PORT d[9] (7369:7369:7369) (7664:7664:7664))
        (PORT d[10] (1921:1921:1921) (1963:1963:1963))
        (PORT d[11] (2472:2472:2472) (2499:2499:2499))
        (PORT d[12] (1908:1908:1908) (1948:1948:1948))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (2455:2455:2455) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2366:2366:2366))
        (PORT datab (3958:3958:3958) (3899:3899:3899))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2049:2049:2049) (2022:2022:2022))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (636:636:636))
        (PORT datab (2893:2893:2893) (2880:2880:2880))
        (PORT datac (628:628:628) (628:628:628))
        (PORT datad (4620:4620:4620) (4601:4601:4601))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1300:1300:1300))
        (PORT datab (1774:1774:1774) (1736:1736:1736))
        (PORT datac (927:927:927) (894:894:894))
        (PORT datad (4619:4619:4619) (4600:4600:4600))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1603:1603:1603))
        (PORT datad (239:239:239) (265:265:265))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (954:954:954) (978:978:978))
        (PORT datad (733:733:733) (781:781:781))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (589:589:589))
        (PORT datab (537:537:537) (592:592:592))
        (PORT datac (501:501:501) (559:559:559))
        (PORT datad (492:492:492) (545:545:545))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (556:556:556))
        (PORT datac (416:416:416) (427:427:427))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (915:915:915))
        (PORT datab (315:315:315) (404:404:404))
        (PORT datac (893:893:893) (956:956:956))
        (PORT datad (292:292:292) (374:374:374))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (489:489:489) (545:545:545))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (916:916:916))
        (PORT datab (325:325:325) (415:415:415))
        (PORT datac (261:261:261) (347:347:347))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1257:1257:1257))
        (PORT datab (463:463:463) (464:464:464))
        (PORT datac (402:402:402) (408:408:408))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (369:369:369))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1834:1834:1834) (1857:1857:1857))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Switches\|data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3140:3140:3140) (3393:3393:3393))
        (PORT datac (3074:3074:3074) (3327:3327:3327))
        (PORT datad (2758:2758:2758) (3011:3011:3011))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\Switch\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Switches\|data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3430:3430:3430) (3700:3700:3700))
        (PORT datab (3100:3100:3100) (3359:3359:3359))
        (PORT datac (703:703:703) (704:704:704))
        (PORT datad (2760:2760:2760) (3013:3013:3013))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
