INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_6/project_6.srcs/sources_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-307] analyzing entity find_left
INFO: [VRFC 10-307] analyzing entity find_up
INFO: [VRFC 10-307] analyzing entity mux
