0 
46
+define+VCS_MODE=1
+incdir+/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl
+itf+/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/vcsdp.tab
+libext+.v
+memcbk
+vcsd
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libvirsim.so /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/liberrorinf.so /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libsnpsmalloc.so /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=-ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/include
-Mxllcflags=
-Xufe=2steps
-debug_access+all+bc
-debug_region+cell
-full64
-gen_obj
-kdb
-lca
-picarchive
-sverilog
-y
/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/bin/vcs1
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/cells_sim.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/brams_sim.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/common/simlib.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/TDP18K_FIFO.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/ufifo_ctl.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/sram1024x18.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/dsp_sim.v
/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/dsp_mul_signed_reg_active_low_async_reset.v
../results_dir/dsp_mul_signed_reg_active_low_async_reset/dsp_mul_signed_reg_active_low_async_reset_post_synth.v
/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/sim/co_sim_tb/co_sim_dsp_mul_signed_reg_active_low_async_reset.v
/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl
62
scratch=cd /nfs_scratch/scratch/FV/awais/
__MODULES_SHARE_INFOPATH=:1
__MODULES_LMTAG=opensource/cmake/3.16.2&auto-loaded:opensource/qt/5.15&auto-loaded:opensource/swig/4.0.2&auto-loaded:opensource/gcc/11.2.0&auto-loaded
__MODULES_LMSOURCESH=fpga_tools/vivado/2022.1&bash /nfs_eda_sw/softwares/Vivado/instal_dir/Vivado/2022.1/settings64.sh|prepend-path PATH /nfs_eda_sw/softwares/Vivado/instal_dir/Vitis_HLS/2022.1/bin /nfs_eda_sw/softwares/Vivado/instal_dir/Model_Composer/2022.1/bin /nfs_eda_sw/softwares/Vivado/instal_dir/Vivado/2022.1/bin /nfs_eda_sw/softwares/Vivado/instal_dir/DocNav|setenv XILINX_HLS /nfs_eda_sw/softwares/Vivado/instal_dir/Vitis_HLS/2022.1|setenv XILINX_VIVADO /nfs_eda_sw/softwares/Vivado/instal_dir/Vivado/2022.1:opensource/gcc/11.2.0&bash /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/activate|prepend-path INFOPATH /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/share/info {}|prepend-path LD_LIBRARY_PATH /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/lib /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/lib64|prepend-path PATH /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/bin|setenv MANPATH /nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/share/man<EnvModEscPS><EnvModEscPS>:fpga_tools/raptor/latest&bash /nfs_eda_sw/softwares/Raptor/instl_dir/latest/raptorenv_lin64.sh|prepend-path PATH /nfs_eda_sw/softwares/Raptor/instl_dir/latest/bin
__MODULES_LMPREREQ=fpga_tools/raptor/build_env&opensource/cmake/3.16.2&opensource/qt/5.15&opensource/swig/4.0.2&opensource/gcc/11.2.0:fpga_tools/raptor/latest&opensource/qt/5.15&opensource/gcc/11.2.0
__MODULES_LMALTNAME=fpga_tools/vivado/2022.1&as|fpga_tools/default&as|fpga_tools/latest&as|fpga_tools/vivado/default&as|fpga_tools/vivado/latest:opensource/qt/5.15&as|opensource/qt/default&as|opensource/qt/latest:opensource/swig/4.0.2&as|opensource/swig/default&as|opensource/swig/latest:opensource/gcc/11.2.0&as|opensource/gcc/default&as|opensource/gcc/latest:synopsys/vcs/S-2021.09-SP2&as|synopsys/vcs/default&as|synopsys/vcs/latest:licnese/synopsys/1.0&as|licnese/synopsys/default&as|licnese/synopsys/latest
_LMFILES_=/nfs_cadtools/modules_instl_dir/modulefiles/fpga_tools/vivado/2022.1:/nfs_cadtools/modules_instl_dir/modulefiles/opensource/cmake/3.16.2:/nfs_cadtools/modules_instl_dir/modulefiles/opensource/qt/5.15:/nfs_cadtools/modules_instl_dir/modulefiles/opensource/swig/4.0.2:/nfs_cadtools/modules_instl_dir/modulefiles/opensource/gcc/11.2.0:/nfs_cadtools/modules_instl_dir/modulefiles/fpga_tools/raptor/build_env:/nfs_cadtools/modules_instl_dir/modulefiles/synopsys/vcs/S-2021.09-SP2:/nfs_cadtools/modules_instl_dir/modulefiles/licnese/synopsys/1.0:/nfs_cadtools/modules_instl_dir/modulefiles/fpga_tools/raptor/latest
XILINX_VIVADO=/nfs_eda_sw/softwares/Vivado/instal_dir/Vivado/2022.1
XILINX_HLS=/nfs_eda_sw/softwares/Vivado/instal_dir/Vitis_HLS/2022.1
XDG_SESSION_ID=71931
XDG_RUNTIME_DIR=/run/user/1438800048
XDG_DATA_DIRS=/nfs_home/iparapid/aabbas/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
VMR_MODE_FLAG=64
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_LIC_EXPIRE_WARNING=1
VCS_LCAMSG_PRINT_OFF=1
VCS_HOME=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64
SSH_TTY=/dev/pts/14
SSH_CONNECTION=115.0.10.66 34036 115.0.10.72 22
SSH_CLIENT=115.0.10.66 34036 22
SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW=1
SNPS_VCS_CLANG_PATH=/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/clang
SNPS_INTERNAL_VCS_LINUX_OS=linux
SNPSLMD_QUEUE=1
SNPSLMD_DISABLE_DEBUG_LICENSE_CHECKS=1
SELINUX_USE_CURRENT_RANGE=
SELINUX_ROLE_REQUESTED=
SELINUX_LEVEL_REQUESTED=
SCRNAME=vcs
SCRIPT_NAME=vcs
SCL_RECONNECT_ATTEMPTS=3
Qt5_DIR=/nfs_cadtools/opensource/qt/instl_dir
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
QT_GRAPHICSSYSTEM_CHECKED=1
QTLIB=/usr/lib64/qt-3.3/lib
QTINC=/usr/lib64/qt-3.3/include
QTDIR=/usr/lib64/qt-3.3
OVA_UUM=0
MODULES_CMD=/nfs_cadtools/modules_instl_dir/libexec/modulecmd.tcl
MODULESHOME=/nfs_cadtools/modules_instl_dir
MODULEPATH=/nfs_cadtools/modules_instl_dir/modulefiles
LOADEDMODULES=fpga_tools/vivado/2022.1:opensource/cmake/3.16.2:opensource/qt/5.15:opensource/swig/4.0.2:opensource/gcc/11.2.0:fpga_tools/raptor/build_env:synopsys/vcs/S-2021.09-SP2:licnese/synopsys/1.0:fpga_tools/raptor/latest
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
KRB5CCNAME=KEYRING:persistent:1438800048
KDEDIRS=/usr
HISTCONTROL=ignoreboth
DW_WAIT_LICENSE=1
DW_LICENSE_FILE=27020@license01.rapidsilicon.com
CXX=/nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/bin/g++
CC=/nfs_eda_sw/softwares/opensource/gcc/gcc-11.2.0/bin/gcc
BASH_FUNC_module()=() {  _module_raw "$@" 2>&1_}
BASH_FUNC_ml()=() {  module ml "$@"_}
BASH_FUNC__module_raw()=() {  eval `/usr/bin/tclsh /nfs_cadtools/modules_instl_dir/libexec/modulecmd.tcl bash "$@"`;_ _mlstatus=$?;_ return $_mlstatus_}
0
1
610306890 /nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl
11
1680861032 /nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/sim/co_sim_tb/co_sim_dsp_mul_signed_reg_active_low_async_reset.v
1681120229 ../results_dir/dsp_mul_signed_reg_active_low_async_reset/dsp_mul_signed_reg_active_low_async_reset_post_synth.v
1680861032 /nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/dsp_mul_signed_reg_active_low_async_reset.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/dsp_sim.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/sram1024x18.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/ufifo_ctl.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/TDP18K_FIFO.v
1681016067 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/common/simlib.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/brams_sim.v
1681016068 /nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/cells_sim.v
1645762003 /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/vcsdp.tab
4
1645765402 /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libvirsim.so
1645763693 /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/liberrorinf.so
1645763573 /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libsnpsmalloc.so
1645763690 /nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/linux64/lib/libvfs.so
1681120253 simv.daidir
-1 partitionlib
