(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-08-20T21:37:25Z")
 (DESIGN "CamaraClimatica")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "CamaraClimatica")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_1609.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_1610.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Reloj.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RX1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RX2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ETH_CSN_1\(0\).pad_out ETH_CSN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_MOSI_1\(0\).pad_out ETH_MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_SCLK_1\(0\).pad_out ETH_SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN3_0.q MODIN3_0.main_2 (2.637:2.637:2.637))
    (INTERCONNECT MODIN3_0.q MODIN3_1.main_3 (2.637:2.637:2.637))
    (INTERCONNECT MODIN3_0.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (2.637:2.637:2.637))
    (INTERCONNECT MODIN3_0.q \\UART_1\:BUART\:rx_state_0\\.main_6 (4.140:4.140:4.140))
    (INTERCONNECT MODIN3_0.q \\UART_1\:BUART\:rx_status_3\\.main_6 (4.140:4.140:4.140))
    (INTERCONNECT MODIN3_1.q MODIN3_1.main_2 (2.302:2.302:2.302))
    (INTERCONNECT MODIN3_1.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT MODIN3_1.q \\UART_1\:BUART\:rx_state_0\\.main_5 (3.937:3.937:3.937))
    (INTERCONNECT MODIN3_1.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.937:3.937:3.937))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.508:3.508:3.508))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_9 (3.508:3.508:3.508))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_8 (4.035:4.035:4.035))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_8 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.684:2.684:2.684))
    (INTERCONNECT Net_1.q ETH_CSN_1\(0\).pin_input (5.793:5.793:5.793))
    (INTERCONNECT Net_1.q Net_1.main_3 (3.482:3.482:3.482))
    (INTERCONNECT \\ADC\:DEC\\.interrupt \\ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Rx_2\(0\).fb Rx_2\(0\)_SYNC.in (7.234:7.234:7.234))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:pollcount_0\\.main_3 (2.332:2.332:2.332))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:pollcount_1\\.main_4 (2.332:2.332:2.332))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:rx_last\\.main_0 (3.261:3.261:3.261))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:rx_postpoll\\.main_2 (2.332:2.332:2.332))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:rx_state_0\\.main_10 (3.191:3.191:3.191))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:rx_state_2\\.main_9 (4.121:4.121:4.121))
    (INTERCONNECT Rx_2\(0\)_SYNC.out \\UART_2\:BUART\:rx_status_3\\.main_7 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxSts\\.interrupt RX2.interrupt (6.990:6.990:6.990))
    (INTERCONNECT Net_1232.q Tx_2\(0\).pin_input (6.613:6.613:6.613))
    (INTERCONNECT Net_1554.q \\ADC_SAR\:IRQ\\.interrupt (7.876:7.876:7.876))
    (INTERCONNECT Net_1554.q \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.status_0 (6.108:6.108:6.108))
    (INTERCONNECT Net_1554.q \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (4.074:4.074:4.074))
    (INTERCONNECT \\ADC_SAR\:SAR\:ADC_SAR\\.next \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_0 (7.346:7.346:7.346))
    (INTERCONNECT Net_1609.q SSR_1\(0\).pin_input (6.328:6.328:6.328))
    (INTERCONNECT Net_1610.q SSR_2\(0\).pin_input (7.397:7.397:7.397))
    (INTERCONNECT ETH_MISO_1\(0\).fb \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.route_si (5.248:5.248:5.248))
    (INTERCONNECT Net_23.q ETH_MOSI_1\(0\).pin_input (5.661:5.661:5.661))
    (INTERCONNECT Net_23.q Net_23.main_0 (3.424:3.424:3.424))
    (INTERCONNECT Net_25.q ETH_SCLK_1\(0\).pin_input (5.831:5.831:5.831))
    (INTERCONNECT Net_25.q Net_25.main_0 (3.502:3.502:3.502))
    (INTERCONNECT Net_648.q Tx_1\(0\).pin_input (5.553:5.553:5.553))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (4.733:4.733:4.733))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN3_0.main_3 (3.040:3.040:3.040))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN3_1.main_4 (3.040:3.040:3.040))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_last\\.main_0 (3.053:3.053:3.053))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_postpoll\\.main_2 (3.040:3.040:3.040))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_0\\.main_10 (3.775:3.775:3.775))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_2\\.main_9 (4.329:4.329:4.329))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_status_3\\.main_7 (3.775:3.775:3.775))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt RX1.interrupt (8.642:8.642:8.642))
    (INTERCONNECT \\Timer\:TimerHW\\.tc Reloj.interrupt (4.951:4.951:4.951))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SSR_1\(0\).pad_out SSR_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SSR_2\(0\).pad_out SSR_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:DSM\\.extclk_cp_udb (8.612:8.612:8.612))
    (INTERCONNECT \\ADC\:DSM\\.dec_clock \\ADC\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_0 \\ADC\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_1 \\ADC\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_2 \\ADC\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_3 \\ADC\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DEC\\.modrst \\ADC\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (18.305:18.305:18.305))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (17.218:17.218:17.218))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (7.216:7.216:7.216))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (8.142:8.142:8.142))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (13.053:13.053:13.053))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (8.298:8.298:8.298))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (14.912:14.912:14.912))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (6.535:6.535:6.535))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (8.282:8.282:8.282))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (8.291:8.291:8.291))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (13.053:13.053:13.053))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (18.305:18.305:18.305))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (16.131:16.131:16.131))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (17.218:17.218:17.218))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (17.240:17.240:17.240))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (8.298:8.298:8.298))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (8.142:8.142:8.142))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (16.163:16.163:16.163))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (15.947:15.947:15.947))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (8.037:8.037:8.037))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (8.291:8.291:8.291))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (6.535:6.535:6.535))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (8.291:8.291:8.291))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (14.912:14.912:14.912))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (17.240:17.240:17.240))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (16.131:16.131:16.131))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (13.053:13.053:13.053))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (16.164:16.164:16.164))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (7.216:7.216:7.216))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (6.535:6.535:6.535))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (7.225:7.225:7.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (18.305:18.305:18.305))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (17.240:17.240:17.240))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (14.912:14.912:14.912))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (16.131:16.131:16.131))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (10.649:10.649:10.649))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (14.912:14.912:14.912))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (16.163:16.163:16.163))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (7.225:7.225:7.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (8.298:8.298:8.298))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (15.947:15.947:15.947))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (17.218:17.218:17.218))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (7.225:7.225:7.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (16.163:16.163:16.163))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (17.240:17.240:17.240))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (15.947:15.947:15.947))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (12.155:12.155:12.155))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (16.163:16.163:16.163))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (8.291:8.291:8.291))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (12.155:12.155:12.155))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (8.282:8.282:8.282))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (8.037:8.037:8.037))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (7.216:7.216:7.216))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (16.164:16.164:16.164))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (18.305:18.305:18.305))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (18.321:18.321:18.321))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (7.225:7.225:7.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_8 (2.930:2.930:2.930))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_10 (10.476:10.476:10.476))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (19.860:19.860:19.860))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (19.360:19.360:19.360))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (11.037:11.037:11.037))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (10.980:10.980:10.980))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (13.739:13.739:13.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (15.438:15.438:15.438))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (4.414:4.414:4.414))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (17.443:17.443:17.443))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (10.019:10.019:10.019))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (6.922:6.922:6.922))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (18.560:18.560:18.560))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (4.409:4.409:4.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (15.438:15.438:15.438))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (19.860:19.860:19.860))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (17.569:17.569:17.569))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (19.360:19.360:19.360))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (19.927:19.927:19.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (4.414:4.414:4.414))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (10.980:10.980:10.980))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (16.588:16.588:16.588))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (18.571:18.571:18.571))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (5.376:5.376:5.376))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (4.409:4.409:4.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (10.019:10.019:10.019))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (4.409:4.409:4.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (17.443:17.443:17.443))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (19.927:19.927:19.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (17.569:17.569:17.569))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (15.438:15.438:15.438))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (16.993:16.993:16.993))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (18.560:18.560:18.560))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (11.037:11.037:11.037))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (10.019:10.019:10.019))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (10.062:10.062:10.062))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (19.860:19.860:19.860))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (18.560:18.560:18.560))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (19.927:19.927:19.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (17.443:17.443:17.443))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (17.569:17.569:17.569))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (13.739:13.739:13.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (13.739:13.739:13.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (15.446:15.446:15.446))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (17.443:17.443:17.443))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (16.588:16.588:16.588))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (10.062:10.062:10.062))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (4.414:4.414:4.414))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (18.571:18.571:18.571))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (19.360:19.360:19.360))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (10.062:10.062:10.062))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (16.588:16.588:16.588))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (19.927:19.927:19.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (18.571:18.571:18.571))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (13.749:13.749:13.749))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (16.588:16.588:16.588))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (4.409:4.409:4.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (13.749:13.749:13.749))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (6.922:6.922:6.922))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (5.376:5.376:5.376))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (11.037:11.037:11.037))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (18.560:18.560:18.560))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (16.993:16.993:16.993))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (19.860:19.860:19.860))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (5.329:5.329:5.329))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (10.062:10.062:10.062))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_8 (8.538:8.538:8.538))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (10.087:10.087:10.087))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (10.741:10.741:10.741))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (6.193:6.193:6.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (3.727:3.727:3.727))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (4.778:4.778:4.778))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (15.773:15.773:15.773))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (8.257:8.257:8.257))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (10.749:10.749:10.749))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (15.083:15.083:15.083))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (9.144:9.144:9.144))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (15.766:15.766:15.766))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (4.778:4.778:4.778))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (9.012:9.012:9.012))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (10.087:10.087:10.087))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (15.773:15.773:15.773))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (6.193:6.193:6.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (9.340:9.340:9.340))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (9.152:9.152:9.152))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (14.473:14.473:14.473))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (15.766:15.766:15.766))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (10.749:10.749:10.749))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (15.766:15.766:15.766))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (8.257:8.257:8.257))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (9.012:9.012:9.012))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (4.778:4.778:4.778))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (9.338:9.338:9.338))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (9.144:9.144:9.144))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (10.741:10.741:10.741))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (10.749:10.749:10.749))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (10.753:10.753:10.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (9.144:9.144:9.144))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (8.257:8.257:8.257))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (9.012:9.012:9.012))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (3.727:3.727:3.727))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (3.727:3.727:3.727))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (4.787:4.787:4.787))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (8.257:8.257:8.257))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (9.340:9.340:9.340))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (10.753:10.753:10.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (15.773:15.773:15.773))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (9.152:9.152:9.152))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (10.087:10.087:10.087))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (10.753:10.753:10.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (9.340:9.340:9.340))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (10.099:10.099:10.099))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (9.152:9.152:9.152))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (5.956:5.956:5.956))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (9.340:9.340:9.340))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (15.766:15.766:15.766))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (5.956:5.956:5.956))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (15.083:15.083:15.083))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (14.473:14.473:14.473))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (10.741:10.741:10.741))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (9.144:9.144:9.144))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (9.338:9.338:9.338))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (13.084:13.084:13.084))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (10.753:10.753:10.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_6 (14.815:14.815:14.815))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_6 (12.410:12.410:12.410))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (20.123:20.123:20.123))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (21.225:21.225:21.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (13.108:13.108:13.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (9.801:9.801:9.801))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (14.544:14.544:14.544))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (13.668:13.668:13.668))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (19.645:19.645:19.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (13.110:13.110:13.110))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (19.252:19.252:19.252))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (8.831:8.831:8.831))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (18.696:18.696:18.696))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (13.668:13.668:13.668))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (20.123:20.123:20.123))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (6.877:6.877:6.877))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (21.225:21.225:21.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (21.215:21.215:21.215))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (19.645:19.645:19.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (9.801:9.801:9.801))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (6.890:6.890:6.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (20.191:20.191:20.191))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (18.696:18.696:18.696))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (13.110:13.110:13.110))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (18.696:18.696:18.696))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (21.215:21.215:21.215))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (6.877:6.877:6.877))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (13.668:13.668:13.668))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (5.002:5.002:5.002))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (8.831:8.831:8.831))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (13.108:13.108:13.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (13.110:13.110:13.110))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (11.841:11.841:11.841))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (20.123:20.123:20.123))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (8.831:8.831:8.831))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (21.215:21.215:21.215))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (6.877:6.877:6.877))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (14.544:14.544:14.544))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (14.544:14.544:14.544))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (13.680:13.680:13.680))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (6.890:6.890:6.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (11.841:11.841:11.841))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (19.645:19.645:19.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (21.225:21.225:21.225))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (11.841:11.841:11.841))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (6.890:6.890:6.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (21.215:21.215:21.215))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (14.565:14.565:14.565))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (6.890:6.890:6.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (18.696:18.696:18.696))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (14.565:14.565:14.565))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (19.252:19.252:19.252))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (20.191:20.191:20.191))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (13.108:13.108:13.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (8.831:8.831:8.831))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (5.002:5.002:5.002))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (20.123:20.123:20.123))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (19.591:19.591:19.591))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (11.841:11.841:11.841))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_4 (6.238:6.238:6.238))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_4 (4.098:4.098:4.098))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (11.335:11.335:11.335))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (14.492:14.492:14.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (3.555:3.555:3.555))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (5.440:5.440:5.440))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.397:8.397:8.397))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (10.254:10.254:10.254))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (11.454:11.454:11.454))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (10.073:10.073:10.073))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (12.441:12.441:12.441))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (10.269:10.269:10.269))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (11.335:11.335:11.335))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (13.409:13.409:13.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (14.492:14.492:14.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (14.505:14.505:14.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (10.254:10.254:10.254))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (5.440:5.440:5.440))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (13.424:13.424:13.424))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (12.452:12.452:12.452))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (10.121:10.121:10.121))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (10.269:10.269:10.269))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (10.269:10.269:10.269))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (11.454:11.454:11.454))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (14.505:14.505:14.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (13.409:13.409:13.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (13.415:13.415:13.415))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (12.441:12.441:12.441))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (3.555:3.555:3.555))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (3.557:3.557:3.557))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (11.335:11.335:11.335))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (12.441:12.441:12.441))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (14.505:14.505:14.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (11.454:11.454:11.454))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (13.409:13.409:13.409))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (8.397:8.397:8.397))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (8.397:8.397:8.397))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (9.867:9.867:9.867))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (11.454:11.454:11.454))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (13.424:13.424:13.424))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (3.557:3.557:3.557))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (10.254:10.254:10.254))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (12.452:12.452:12.452))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (14.492:14.492:14.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (3.557:3.557:3.557))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (13.424:13.424:13.424))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (14.505:14.505:14.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (12.452:12.452:12.452))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (13.424:13.424:13.424))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (10.269:10.269:10.269))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.951:8.951:8.951))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (10.073:10.073:10.073))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (10.121:10.121:10.121))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (3.555:3.555:3.555))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (12.441:12.441:12.441))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (13.415:13.415:13.415))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (11.335:11.335:11.335))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (11.322:11.322:11.322))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (3.557:3.557:3.557))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_2 (7.467:7.467:7.467))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_2 (10.936:10.936:10.936))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (21.645:21.645:21.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (20.566:20.566:20.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (9.941:9.941:9.941))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (12.284:12.284:12.284))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (15.927:15.927:15.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (4.742:4.742:4.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (18.296:18.296:18.296))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (9.907:9.907:9.907))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (4.722:4.722:4.722))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (19.349:19.349:19.349))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (4.061:4.061:4.061))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (15.927:15.927:15.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (21.645:21.645:21.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (19.481:19.481:19.481))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (20.566:20.566:20.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (20.584:20.584:20.584))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (4.742:4.742:4.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (12.284:12.284:12.284))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (19.505:19.505:19.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (19.361:19.361:19.361))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (4.061:4.061:4.061))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (9.907:9.907:9.907))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (4.061:4.061:4.061))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (18.296:18.296:18.296))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (20.584:20.584:20.584))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (19.481:19.481:19.481))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (15.927:15.927:15.927))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (19.501:19.501:19.501))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (19.349:19.349:19.349))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (9.941:9.941:9.941))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (9.907:9.907:9.907))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (11.506:11.506:11.506))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (21.645:21.645:21.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (19.349:19.349:19.349))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (20.584:20.584:20.584))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (18.296:18.296:18.296))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (19.481:19.481:19.481))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (16.548:16.548:16.548))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (15.936:15.936:15.936))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (18.296:18.296:18.296))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (19.505:19.505:19.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (11.506:11.506:11.506))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (4.742:4.742:4.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (19.361:19.361:19.361))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (20.566:20.566:20.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (11.506:11.506:11.506))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (19.505:19.505:19.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (20.584:20.584:20.584))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (19.361:19.361:19.361))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (16.558:16.558:16.558))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (19.505:19.505:19.505))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (4.061:4.061:4.061))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (16.558:16.558:16.558))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (4.722:4.722:4.722))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (9.941:9.941:9.941))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (19.349:19.349:19.349))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (19.501:19.501:19.501))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (21.645:21.645:21.645))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (21.664:21.664:21.664))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (11.506:11.506:11.506))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_0 (8.227:8.227:8.227))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_0 (11.100:11.100:11.100))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (8.630:8.630:8.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (9.556:9.556:9.556))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (10.353:10.353:10.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (13.524:13.524:13.524))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (22.281:22.281:22.281))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (23.183:23.183:23.183))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (4.951:4.951:4.951))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (15.474:15.474:15.474))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (10.373:10.373:10.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (4.991:4.991:4.991))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (4.995:4.995:4.995))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (23.183:23.183:23.183))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (8.630:8.630:8.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (13.344:13.344:13.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (9.556:9.556:9.556))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (8.587:8.587:8.587))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (4.951:4.951:4.951))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (13.524:13.524:13.524))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (11.384:11.384:11.384))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (15.570:15.570:15.570))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (4.995:4.995:4.995))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (10.373:10.373:10.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (4.995:4.995:4.995))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (15.474:15.474:15.474))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (8.587:8.587:8.587))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (13.344:13.344:13.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (23.183:23.183:23.183))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (12.785:12.785:12.785))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (10.353:10.353:10.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (10.373:10.373:10.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (12.193:12.193:12.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (8.630:8.630:8.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (8.587:8.587:8.587))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (15.474:15.474:15.474))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (13.344:13.344:13.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (22.281:22.281:22.281))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (22.281:22.281:22.281))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (23.190:23.190:23.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (15.474:15.474:15.474))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (11.384:11.384:11.384))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (12.193:12.193:12.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (4.951:4.951:4.951))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (15.570:15.570:15.570))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (9.556:9.556:9.556))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (12.193:12.193:12.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (11.384:11.384:11.384))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (8.587:8.587:8.587))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (15.570:15.570:15.570))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (21.718:21.718:21.718))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (11.384:11.384:11.384))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (4.995:4.995:4.995))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (21.718:21.718:21.718))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (4.991:4.991:4.991))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (4.948:4.948:4.948))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (10.353:10.353:10.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (15.566:15.566:15.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (12.785:12.785:12.785))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (8.630:8.630:8.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (8.074:8.074:8.074))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (12.193:12.193:12.193))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.q LM35\(0\).pin_input (5.511:5.511:5.511))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.q HUMEDAD\(0\).pin_input (5.536:5.536:5.536))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.q NTC\(0\).pin_input (6.337:6.337:6.337))
    (INTERCONNECT \\ADC_SAR\:TempBuf\\.termout \\ADC_SAR\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (4.382:4.382:4.382))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_1554.main_0 (2.598:2.598:2.598))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.main_0 (2.598:2.598:2.598))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.enable (2.302:2.302:2.302))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 Net_1554.clk_en (7.322:7.322:7.322))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.899:3.899:3.899))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.clk_en (6.399:6.399:6.399))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clk_en (7.322:7.322:7.322))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.load (4.567:4.567:4.567))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.q Net_1554.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_11 (8.002:8.002:8.002))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.main_0 (5.531:5.531:5.531))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_9 (7.578:7.578:7.578))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.main_0 (10.406:10.406:10.406))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_7 (6.840:6.840:6.840))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_7 (7.666:7.666:7.666))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.main_0 (5.533:5.533:5.533))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_5 (9.117:9.117:9.117))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_5 (7.641:7.641:7.641))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.main_0 (8.201:8.201:8.201))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_3 (9.085:9.085:9.085))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_3 (7.746:7.746:7.746))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.main_0 (2.643:2.643:2.643))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_1 (6.512:6.512:6.512))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_1 (7.410:7.410:7.410))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.607:3.607:3.607))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_1554.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR\:SAR\:ADC_SAR\\.clk_udb (8.301:8.301:8.301))
    (INTERCONNECT \\ADC_SAR\:FinalBuf\\.termout \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.in (8.295:8.295:8.295))
    (INTERCONNECT SCL\(0\).fb \\I2C\:I2C_FF\\.scl_in (5.872:5.872:5.872))
    (INTERCONNECT SDA\(0\).fb \\I2C\:I2C_FF\\.sda_in (5.871:5.871:5.871))
    (INTERCONNECT \\I2C\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2C\:I2C_FF\\.interrupt \\I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C\:I2C_FF\\.sda_out SDA\(0\).pin_input (2.901:2.901:2.901))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1609.main_1 (2.809:2.809:2.809))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM\:PWMUDB\:prevCompare1\\.main_0 (2.809:2.809:2.809))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM\:PWMUDB\:status_0\\.main_1 (2.818:2.818:2.818))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb Net_1610.main_1 (2.809:2.809:2.809))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\PWM\:PWMUDB\:prevCompare2\\.main_0 (2.789:2.789:2.789))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1_comb \\PWM\:PWMUDB\:status_1\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM\:PWMUDB\:runmode_enable\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\PWM\:PWMUDB\:prevCompare1\\.q \\PWM\:PWMUDB\:status_0\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PWM\:PWMUDB\:prevCompare2\\.q \\PWM\:PWMUDB\:status_1\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM\:PWMUDB\:runmode_enable\\.q Net_1609.main_0 (3.268:3.268:3.268))
    (INTERCONNECT \\PWM\:PWMUDB\:runmode_enable\\.q Net_1610.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\PWM\:PWMUDB\:runmode_enable\\.q \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.278:3.278:3.278))
    (INTERCONNECT \\PWM\:PWMUDB\:runmode_enable\\.q \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.275:3.275:3.275))
    (INTERCONNECT \\PWM\:PWMUDB\:runmode_enable\\.q \\PWM\:PWMUDB\:status_2\\.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\PWM\:PWMUDB\:status_0\\.q \\PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\PWM\:PWMUDB\:status_1\\.q \\PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PWM\:PWMUDB\:status_2\\.q \\PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.074:3.074:3.074))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.072:3.072:3.072))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM\:PWMUDB\:status_2\\.main_1 (2.959:2.959:2.959))
    (INTERCONNECT \\SPI0\:BSPIM\:cnt_enable\\.q \\SPI0\:BSPIM\:BitCounter\\.enable (3.162:3.162:3.162))
    (INTERCONNECT \\SPI0\:BSPIM\:cnt_enable\\.q \\SPI0\:BSPIM\:cnt_enable\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 Net_23.main_9 (5.652:5.652:5.652))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:ld_ident\\.main_7 (8.041:8.041:8.041))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:load_cond\\.main_7 (8.041:8.041:8.041))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:load_rx_data\\.main_4 (5.652:5.652:5.652))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:rx_status_6\\.main_4 (8.041:8.041:8.041))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:state_1\\.main_7 (4.304:4.304:4.304))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_0 \\SPI0\:BSPIM\:state_2\\.main_7 (4.304:4.304:4.304))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 Net_23.main_8 (3.484:3.484:3.484))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:ld_ident\\.main_6 (7.101:7.101:7.101))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:load_cond\\.main_6 (7.101:7.101:7.101))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:load_rx_data\\.main_3 (3.484:3.484:3.484))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:rx_status_6\\.main_3 (7.101:7.101:7.101))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:state_1\\.main_6 (3.494:3.494:3.494))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_1 \\SPI0\:BSPIM\:state_2\\.main_6 (3.494:3.494:3.494))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 Net_23.main_7 (4.016:4.016:4.016))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:ld_ident\\.main_5 (7.231:7.231:7.231))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:load_cond\\.main_5 (7.231:7.231:7.231))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:load_rx_data\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:rx_status_6\\.main_2 (7.231:7.231:7.231))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:state_1\\.main_5 (4.023:4.023:4.023))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_2 \\SPI0\:BSPIM\:state_2\\.main_5 (4.023:4.023:4.023))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 Net_23.main_6 (2.544:2.544:2.544))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:ld_ident\\.main_4 (6.881:6.881:6.881))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:load_cond\\.main_4 (6.881:6.881:6.881))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:load_rx_data\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:rx_status_6\\.main_1 (6.881:6.881:6.881))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:state_1\\.main_4 (2.558:2.558:2.558))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_3 \\SPI0\:BSPIM\:state_2\\.main_4 (2.558:2.558:2.558))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 Net_23.main_5 (3.478:3.478:3.478))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:ld_ident\\.main_3 (7.449:7.449:7.449))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:load_cond\\.main_3 (7.449:7.449:7.449))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:load_rx_data\\.main_0 (3.478:3.478:3.478))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:rx_status_6\\.main_0 (7.449:7.449:7.449))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:state_1\\.main_3 (4.004:4.004:4.004))
    (INTERCONNECT \\SPI0\:BSPIM\:BitCounter\\.count_4 \\SPI0\:BSPIM\:state_2\\.main_3 (4.004:4.004:4.004))
    (INTERCONNECT \\SPI0\:BSPIM\:ld_ident\\.q Net_23.main_10 (7.625:7.625:7.625))
    (INTERCONNECT \\SPI0\:BSPIM\:ld_ident\\.q \\SPI0\:BSPIM\:ld_ident\\.main_8 (4.160:4.160:4.160))
    (INTERCONNECT \\SPI0\:BSPIM\:ld_ident\\.q \\SPI0\:BSPIM\:state_1\\.main_9 (7.635:7.635:7.635))
    (INTERCONNECT \\SPI0\:BSPIM\:ld_ident\\.q \\SPI0\:BSPIM\:state_2\\.main_9 (7.635:7.635:7.635))
    (INTERCONNECT \\SPI0\:BSPIM\:load_cond\\.q \\SPI0\:BSPIM\:load_cond\\.main_8 (2.307:2.307:2.307))
    (INTERCONNECT \\SPI0\:BSPIM\:load_rx_data\\.q \\SPI0\:BSPIM\:TxStsReg\\.status_3 (5.856:5.856:5.856))
    (INTERCONNECT \\SPI0\:BSPIM\:load_rx_data\\.q \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_load (4.235:4.235:4.235))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_23.main_4 (2.894:2.894:2.894))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI0\:BSPIM\:RxStsReg\\.status_4 (8.795:8.795:8.795))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI0\:BSPIM\:rx_status_6\\.main_5 (7.278:7.278:7.278))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPI0\:BSPIM\:RxStsReg\\.status_5 (6.120:6.120:6.120))
    (INTERCONNECT \\SPI0\:BSPIM\:rx_status_6\\.q \\SPI0\:BSPIM\:RxStsReg\\.status_6 (2.327:2.327:2.327))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q Net_1.main_2 (4.683:4.683:4.683))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q Net_23.main_3 (2.828:2.828:2.828))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q Net_25.main_3 (4.683:4.683:4.683))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:cnt_enable\\.main_2 (4.704:4.704:4.704))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:ld_ident\\.main_2 (7.542:7.542:7.542))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:load_cond\\.main_2 (7.542:7.542:7.542))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (4.716:4.716:4.716))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:state_0\\.main_2 (2.831:2.831:2.831))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:state_1\\.main_2 (2.831:2.831:2.831))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:state_2\\.main_2 (2.831:2.831:2.831))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:tx_status_0\\.main_2 (5.609:5.609:5.609))
    (INTERCONNECT \\SPI0\:BSPIM\:state_0\\.q \\SPI0\:BSPIM\:tx_status_4\\.main_2 (2.832:2.832:2.832))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q Net_1.main_1 (6.257:6.257:6.257))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q Net_23.main_2 (5.376:5.376:5.376))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q Net_25.main_2 (6.257:6.257:6.257))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:cnt_enable\\.main_1 (5.265:5.265:5.265))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:ld_ident\\.main_1 (8.258:8.258:8.258))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:load_cond\\.main_1 (8.258:8.258:8.258))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (5.701:5.701:5.701))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:state_0\\.main_1 (6.045:6.045:6.045))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:state_1\\.main_1 (6.045:6.045:6.045))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:state_2\\.main_1 (6.045:6.045:6.045))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:tx_status_0\\.main_1 (7.143:7.143:7.143))
    (INTERCONNECT \\SPI0\:BSPIM\:state_1\\.q \\SPI0\:BSPIM\:tx_status_4\\.main_1 (6.043:6.043:6.043))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q Net_1.main_0 (6.979:6.979:6.979))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q Net_23.main_1 (5.396:5.396:5.396))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q Net_25.main_1 (6.979:6.979:6.979))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:cnt_enable\\.main_0 (6.989:6.989:6.989))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:ld_ident\\.main_0 (8.343:8.343:8.343))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:load_cond\\.main_0 (8.343:8.343:8.343))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (4.866:4.866:4.866))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:state_0\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:state_1\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:state_2\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:tx_status_0\\.main_0 (5.759:5.759:5.759))
    (INTERCONNECT \\SPI0\:BSPIM\:state_2\\.q \\SPI0\:BSPIM\:tx_status_4\\.main_0 (3.939:3.939:3.939))
    (INTERCONNECT \\SPI0\:BSPIM\:tx_status_0\\.q \\SPI0\:BSPIM\:TxStsReg\\.status_0 (2.910:2.910:2.910))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI0\:BSPIM\:TxStsReg\\.status_1 (6.401:6.401:6.401))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI0\:BSPIM\:state_0\\.main_3 (4.525:4.525:4.525))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI0\:BSPIM\:state_1\\.main_8 (4.525:4.525:4.525))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI0\:BSPIM\:state_2\\.main_8 (4.525:4.525:4.525))
    (INTERCONNECT \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPI0\:BSPIM\:TxStsReg\\.status_2 (2.309:2.309:2.309))
    (INTERCONNECT \\SPI0\:BSPIM\:tx_status_4\\.q \\SPI0\:BSPIM\:TxStsReg\\.status_4 (2.864:2.864:2.864))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_23.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_25.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\SPI0\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.100:4.100:4.100))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (4.100:4.100:4.100))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (3.570:3.570:3.570))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_0.main_1 (3.559:3.559:3.559))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN3_1.main_1 (3.559:3.559:3.559))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.559:3.559:3.559))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_0.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN3_1.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.572:3.572:3.572))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.255:2.255:2.255))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.884:2.884:2.884))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.921:2.921:2.921))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (3.627:3.627:3.627))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.489:4.489:4.489))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.597:3.597:3.597))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.324:2.324:2.324))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (3.135:3.135:3.135))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (3.135:3.135:3.135))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.135:3.135:3.135))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (3.135:3.135:3.135))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.862:5.862:5.862))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.691:2.691:2.691))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.691:2.691:2.691))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.691:2.691:2.691))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.691:2.691:2.691))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.542:2.542:2.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.542:2.542:2.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.542:2.542:2.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.847:2.847:2.847))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (3.612:3.612:3.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.944:2.944:2.944))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.182:3.182:3.182))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (2.286:2.286:2.286))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.261:4.261:4.261))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.273:4.273:4.273))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.964:4.964:4.964))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (3.515:3.515:3.515))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (2.603:2.603:2.603))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.515:3.515:3.515))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.055:3.055:3.055))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.168:5.168:5.168))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (6.617:6.617:6.617))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (6.617:6.617:6.617))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (5.168:5.168:5.168))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.168:5.168:5.168))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (6.617:6.617:6.617))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (6.617:6.617:6.617))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.864:4.864:4.864))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (4.153:4.153:4.153))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.707:4.707:4.707))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (3.600:3.600:3.600))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.425:5.425:5.425))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.091:5.091:5.091))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (4.176:4.176:4.176))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (5.091:5.091:5.091))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (5.406:5.406:5.406))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (5.406:5.406:5.406))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (5.416:5.416:5.416))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.557:3.557:3.557))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.386:6.386:6.386))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.540:3.540:3.540))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (5.652:5.652:5.652))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (5.652:5.652:5.652))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (6.381:6.381:6.381))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (4.620:4.620:4.620))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (5.133:5.133:5.133))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (5.187:5.187:5.187))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (5.133:5.133:5.133))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (4.534:4.534:4.534))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_648.main_0 (3.945:3.945:3.945))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.283:2.283:2.283))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN3_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN3_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_2\:BUART\:counter_load_not\\.q \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.270:6.270:6.270))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_0\\.q \\UART_2\:BUART\:pollcount_0\\.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_0\\.q \\UART_2\:BUART\:pollcount_1\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_0\\.q \\UART_2\:BUART\:rx_postpoll\\.main_1 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_0\\.q \\UART_2\:BUART\:rx_state_0\\.main_9 (4.517:4.517:4.517))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_0\\.q \\UART_2\:BUART\:rx_status_3\\.main_6 (4.517:4.517:4.517))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_1\\.q \\UART_2\:BUART\:pollcount_1\\.main_2 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_1\\.q \\UART_2\:BUART\:rx_postpoll\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_1\\.q \\UART_2\:BUART\:rx_state_0\\.main_8 (4.514:4.514:4.514))
    (INTERCONNECT \\UART_2\:BUART\:pollcount_1\\.q \\UART_2\:BUART\:rx_status_3\\.main_5 (4.514:4.514:4.514))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:rx_load_fifo\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:rx_state_0\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:rx_state_2\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:rx_state_3\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:rx_status_3\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_2\:BUART\:rx_bitclk_enable\\.q \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.144:4.144:4.144))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_2\:BUART\:rx_bitclk_enable\\.main_2 (5.999:5.999:5.999))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_2\:BUART\:pollcount_0\\.main_1 (2.875:2.875:2.875))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_2\:BUART\:pollcount_1\\.main_1 (2.875:2.875:2.875))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_2\:BUART\:rx_bitclk_enable\\.main_1 (4.529:4.529:4.529))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_2\:BUART\:pollcount_0\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_2\:BUART\:pollcount_1\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_2\:BUART\:rx_bitclk_enable\\.main_0 (4.563:4.563:4.563))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_2\:BUART\:rx_load_fifo\\.main_7 (3.632:3.632:3.632))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_2\:BUART\:rx_state_0\\.main_7 (3.632:3.632:3.632))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_2\:BUART\:rx_state_2\\.main_7 (4.555:4.555:4.555))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_2\:BUART\:rx_state_3\\.main_7 (4.555:4.555:4.555))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_2\:BUART\:rx_load_fifo\\.main_6 (4.249:4.249:4.249))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_2\:BUART\:rx_state_0\\.main_6 (4.249:4.249:4.249))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_2\:BUART\:rx_state_2\\.main_6 (5.582:5.582:5.582))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_2\:BUART\:rx_state_3\\.main_6 (5.582:5.582:5.582))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_2\:BUART\:rx_load_fifo\\.main_5 (5.156:5.156:5.156))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_2\:BUART\:rx_state_0\\.main_5 (5.156:5.156:5.156))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_2\:BUART\:rx_state_2\\.main_5 (5.088:5.088:5.088))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_2\:BUART\:rx_state_3\\.main_5 (5.088:5.088:5.088))
    (INTERCONNECT \\UART_2\:BUART\:rx_counter_load\\.q \\UART_2\:BUART\:sRX\:RxBitCounter\\.load (4.389:4.389:4.389))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:rx_status_4\\.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:rx_status_5\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_2\:BUART\:rx_last\\.q \\UART_2\:BUART\:rx_state_2\\.main_8 (4.423:4.423:4.423))
    (INTERCONNECT \\UART_2\:BUART\:rx_load_fifo\\.q \\UART_2\:BUART\:rx_status_4\\.main_0 (3.879:3.879:3.879))
    (INTERCONNECT \\UART_2\:BUART\:rx_load_fifo\\.q \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.442:4.442:4.442))
    (INTERCONNECT \\UART_2\:BUART\:rx_postpoll\\.q \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.311:2.311:2.311))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_counter_load\\.main_1 (3.978:3.978:3.978))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_load_fifo\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_state_0\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_state_2\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_state_3\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_state_stop1_reg\\.main_1 (3.976:3.976:3.976))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:rx_status_3\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_0\\.q \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.511:4.511:4.511))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_counter_load\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_load_fifo\\.main_4 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_state_0\\.main_4 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_state_2\\.main_4 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_state_3\\.main_4 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_state_stop1_reg\\.main_3 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_2\\.q \\UART_2\:BUART\:rx_status_3\\.main_4 (3.532:3.532:3.532))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_counter_load\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_load_fifo\\.main_3 (3.729:3.729:3.729))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_state_0\\.main_3 (3.729:3.729:3.729))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_state_2\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_state_3\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_state_stop1_reg\\.main_2 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_3\\.q \\UART_2\:BUART\:rx_status_3\\.main_3 (3.729:3.729:3.729))
    (INTERCONNECT \\UART_2\:BUART\:rx_state_stop1_reg\\.q \\UART_2\:BUART\:rx_status_5\\.main_1 (2.922:2.922:2.922))
    (INTERCONNECT \\UART_2\:BUART\:rx_status_3\\.q \\UART_2\:BUART\:sRX\:RxSts\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_2\:BUART\:rx_status_4\\.q \\UART_2\:BUART\:sRX\:RxSts\\.status_4 (5.434:5.434:5.434))
    (INTERCONNECT \\UART_2\:BUART\:rx_status_5\\.q \\UART_2\:BUART\:sRX\:RxSts\\.status_5 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_0\\.main_5 (8.103:8.103:8.103))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_1\\.main_5 (3.250:3.250:3.250))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_2\\.main_5 (7.253:7.253:7.253))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:txn\\.main_6 (7.207:7.207:7.207))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:counter_load_not\\.main_2 (7.271:7.271:7.271))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.036:8.036:8.036))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:tx_bitclk\\.main_2 (7.994:7.994:7.994))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:tx_state_0\\.main_2 (4.411:4.411:4.411))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:tx_state_1\\.main_2 (7.994:7.994:7.994))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:tx_state_2\\.main_2 (5.267:5.267:5.267))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_2\:BUART\:tx_status_0\\.main_2 (3.542:3.542:3.542))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_2\:BUART\:tx_state_1\\.main_4 (7.288:7.288:7.288))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_2\:BUART\:tx_state_2\\.main_4 (4.788:4.788:4.788))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_2\:BUART\:txn\\.main_5 (3.805:3.805:3.805))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_counter_load\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_load_fifo\\.main_0 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_state_0\\.main_0 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_state_2\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_state_3\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_state_stop1_reg\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:rx_status_3\\.main_0 (3.525:3.525:3.525))
    (INTERCONNECT \\UART_2\:BUART\:tx_ctrl_mark_last\\.q \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.433:4.433:4.433))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_1 (3.866:3.866:3.866))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_state_0\\.main_3 (8.408:8.408:8.408))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_status_0\\.main_3 (8.340:8.340:8.340))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_3 (4.478:4.478:4.478))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:tx_status_2\\.main_0 (3.903:3.903:3.903))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_2\:BUART\:txn\\.main_3 (6.839:6.839:6.839))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:counter_load_not\\.main_1 (8.316:8.316:8.316))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.439:7.439:7.439))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_bitclk\\.main_1 (9.234:9.234:9.234))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_0\\.main_1 (3.577:3.577:3.577))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_1\\.main_1 (9.234:9.234:9.234))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_2\\.main_1 (10.173:10.173:10.173))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_status_0\\.main_1 (6.291:6.291:6.291))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:txn\\.main_2 (6.291:6.291:6.291))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:counter_load_not\\.main_0 (4.059:4.059:4.059))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.042:5.042:5.042))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_bitclk\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_0\\.main_0 (7.734:7.734:7.734))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_1\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_2\\.main_0 (8.549:8.549:8.549))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_status_0\\.main_0 (6.869:6.869:6.869))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:txn\\.main_1 (6.869:6.869:6.869))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:counter_load_not\\.main_3 (9.970:9.970:9.970))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_bitclk\\.main_3 (8.553:8.553:8.553))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_0\\.main_4 (15.117:15.117:15.117))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_1\\.main_3 (8.553:8.553:8.553))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_2\\.main_3 (5.985:5.985:5.985))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_status_0\\.main_4 (13.809:13.809:13.809))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:txn\\.main_4 (13.809:13.809:13.809))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_0\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_0 (6.309:6.309:6.309))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_2\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q Net_1232.main_0 (6.467:6.467:6.467))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q \\UART_2\:BUART\:txn\\.main_0 (3.518:3.518:3.518))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.614:8.614:8.614))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.385:8.385:8.385))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.341:8.341:8.341))
    (INTERCONNECT __ONE__.q \\ADC\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT LCD1\(0\)_PAD LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR5\(0\)_PAD CR5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR4\(0\)_PAD CR4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SSR_2\(0\).pad_out SSR_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SSR_2\(0\)_PAD SSR_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOOR\(0\)_PAD DOOR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LCD2\(0\)_PAD LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR2\(0\)_PAD CR2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_2\(0\)_PAD Rx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\)_PAD Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR1\(0\)_PAD CR1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR3\(0\)_PAD CR3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_IO_PIN\(0\)_PAD DS1302_IO_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_SCLK_PIN\(0\)_PAD DS1302_SCLK_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_CE_PIN\(0\)_PAD DS1302_CE_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEVEL\(0\)_PAD LEVEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TERM\(0\)_PAD TERM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR6\(0\)_PAD CR6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR7\(0\)_PAD CR7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR8\(0\)_PAD CR8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_MISO_1\(0\)_PAD ETH_MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_MOSI_1\(0\).pad_out ETH_MOSI_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ETH_MOSI_1\(0\)_PAD ETH_MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_SCLK_1\(0\).pad_out ETH_SCLK_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ETH_SCLK_1\(0\)_PAD ETH_SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ETH_CSN_1\(0\).pad_out ETH_CSN_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ETH_CSN_1\(0\)_PAD ETH_CSN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SSR_1\(0\).pad_out SSR_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SSR_1\(0\)_PAD SSR_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\)_PAD Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\)_PAD Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\)_PAD Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\)_PAD Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\)_PAD Pin_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\)_PAD Pin_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\)_PAD Pin_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\)_PAD Pin_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_9\(0\)_PAD Pin_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_10\(0\)_PAD Pin_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_11\(0\)_PAD Pin_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_12\(0\)_PAD Pin_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_13\(0\)_PAD Pin_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_14\(0\)_PAD Pin_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_15\(0\)_PAD Pin_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_16\(0\)_PAD Pin_16\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_17\(0\)_PAD Pin_17\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_18\(0\)_PAD Pin_18\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_19\(0\)_PAD Pin_19\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_20\(0\)_PAD Pin_20\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_21\(0\)_PAD Pin_21\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_22\(0\)_PAD Pin_22\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_23\(0\)_PAD Pin_23\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_24\(0\)_PAD Pin_24\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_25\(0\)_PAD Pin_25\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_26\(0\)_PAD Pin_26\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
