Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/FILES/ISE File/REG/test4_isim_beh.exe -prj E:/FILES/ISE File/REG/test4_beh.prj work.test4 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/FILES/ISE File/REG/REG.v" into library work
Analyzing Verilog file "E:/FILES/ISE File/REG/test4.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159436 KB
Fuse CPU Usage: 718 ms
Compiling module REG
Compiling module test4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/FILES/ISE File/REG/test4_isim_beh.exe
Fuse Memory Usage: 164908 KB
Fuse CPU Usage: 796 ms
