
e9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007748  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000694  080078d8  080078d8  000088d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f6c  08007f6c  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f6c  08007f6c  00008f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f74  08007f74  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f74  08007f74  00008f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f78  08007f78  00008f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007f7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000750  2000005c  08007fd8  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007ac  08007fd8  000097ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198f8  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d1  00000000  00000000  00022984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  00026058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d1  00000000  00000000  00027738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aa8d  00000000  00000000  00028909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d5c9  00000000  00000000  00053396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ae42  00000000  00000000  0007095f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017b7a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006614  00000000  00000000  0017b7e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00181df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080078c0 	.word	0x080078c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080078c0 	.word	0x080078c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005a2:	f107 031c 	add.w	r3, r7, #28
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
 80005bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000680 <MX_ADC1_Init+0xe4>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005c4:	4b2d      	ldr	r3, [pc, #180]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b2c      	ldr	r3, [pc, #176]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005d0:	4b2a      	ldr	r3, [pc, #168]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005d6:	4b29      	ldr	r3, [pc, #164]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d8:	2200      	movs	r2, #0
 80005da:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005dc:	4b27      	ldr	r3, [pc, #156]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005de:	2204      	movs	r2, #4
 80005e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b24      	ldr	r3, [pc, #144]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005ee:	4b23      	ldr	r3, [pc, #140]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005f4:	4b21      	ldr	r3, [pc, #132]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005fe:	2200      	movs	r2, #0
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000602:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000604:	2200      	movs	r2, #0
 8000606:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000608:	4b1c      	ldr	r3, [pc, #112]	@ (800067c <MX_ADC1_Init+0xe0>)
 800060a:	2200      	movs	r2, #0
 800060c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000612:	2200      	movs	r2, #0
 8000614:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000618:	2200      	movs	r2, #0
 800061a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061e:	4817      	ldr	r0, [pc, #92]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000620:	f001 fa88 	bl	8001b34 <HAL_ADC_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800062a:	f000 fadb 	bl	8000be4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	4619      	mov	r1, r3
 8000638:	4810      	ldr	r0, [pc, #64]	@ (800067c <MX_ADC1_Init+0xe0>)
 800063a:	f002 fb59 	bl	8002cf0 <HAL_ADCEx_MultiModeConfigChannel>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000644:	f000 face 	bl	8000be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_ADC1_Init+0xe8>)
 800064a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800064c:	2306      	movs	r3, #6
 800064e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000650:	2300      	movs	r3, #0
 8000652:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000654:	237f      	movs	r3, #127	@ 0x7f
 8000656:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000658:	2304      	movs	r3, #4
 800065a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000666:	f001 fd89 	bl	800217c <HAL_ADC_ConfigChannel>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000670:	f000 fab8 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000078 	.word	0x20000078
 8000680:	50040000 	.word	0x50040000
 8000684:	04300002 	.word	0x04300002

08000688 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b0ac      	sub	sp, #176	@ 0xb0
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000690:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	2288      	movs	r2, #136	@ 0x88
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f006 fc8b 	bl	8006fc4 <memset>
  if(adcHandle->Instance==ADC1)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <HAL_ADC_MspInit+0xc8>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d146      	bne.n	8000746 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006bc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80006c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80006c6:	2302      	movs	r3, #2
 80006c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80006ce:	2308      	movs	r3, #8
 80006d0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80006d2:	2307      	movs	r3, #7
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80006e2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4618      	mov	r0, r3
 80006ea:	f004 f9c1 	bl	8004a70 <HAL_RCCEx_PeriphCLKConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80006f4:	f000 fa76 	bl	8000be4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000704:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000714:	4a0f      	ldr	r2, [pc, #60]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000716:	f043 0304 	orr.w	r3, r3, #4
 800071a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 800071e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000720:	f003 0304 	and.w	r3, r3, #4
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000728:	2303      	movs	r3, #3
 800072a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800072e:	230b      	movs	r3, #11
 8000730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800073e:	4619      	mov	r1, r3
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <HAL_ADC_MspInit+0xd0>)
 8000742:	f002 fc97 	bl	8003074 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000746:	bf00      	nop
 8000748:	37b0      	adds	r7, #176	@ 0xb0
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	50040000 	.word	0x50040000
 8000754:	40021000 	.word	0x40021000
 8000758:	48000800 	.word	0x48000800

0800075c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08a      	sub	sp, #40	@ 0x28
 8000760:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	4b37      	ldr	r3, [pc, #220]	@ (8000850 <MX_GPIO_Init+0xf4>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	4a36      	ldr	r2, [pc, #216]	@ (8000850 <MX_GPIO_Init+0xf4>)
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077e:	4b34      	ldr	r3, [pc, #208]	@ (8000850 <MX_GPIO_Init+0xf4>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	f003 0304 	and.w	r3, r3, #4
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078a:	4b31      	ldr	r3, [pc, #196]	@ (8000850 <MX_GPIO_Init+0xf4>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	4a30      	ldr	r2, [pc, #192]	@ (8000850 <MX_GPIO_Init+0xf4>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000796:	4b2e      	ldr	r3, [pc, #184]	@ (8000850 <MX_GPIO_Init+0xf4>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ae:	4b28      	ldr	r3, [pc, #160]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	4b25      	ldr	r3, [pc, #148]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	4a24      	ldr	r2, [pc, #144]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007c0:	f043 0302 	orr.w	r3, r3, #2
 80007c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c6:	4b22      	ldr	r3, [pc, #136]	@ (8000850 <MX_GPIO_Init+0xf4>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ca:	f003 0302 	and.w	r3, r3, #2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2120      	movs	r1, #32
 80007d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007da:	f002 fdf5 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	4817      	ldr	r0, [pc, #92]	@ (8000854 <MX_GPIO_Init+0xf8>)
 80007f6:	f002 fc3d 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007fa:	2320      	movs	r3, #32
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800080a:	f107 0314 	add.w	r3, r7, #20
 800080e:	4619      	mov	r1, r3
 8000810:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000814:	f002 fc2e 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8000818:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800081c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800081e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000824:	2301      	movs	r3, #1
 8000826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000832:	f002 fc1f 	bl	8003074 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	2017      	movs	r0, #23
 800083c:	f002 fbe3 	bl	8003006 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000840:	2017      	movs	r0, #23
 8000842:	f002 fbfc 	bl	800303e <HAL_NVIC_EnableIRQ>

}
 8000846:	bf00      	nop
 8000848:	3728      	adds	r7, #40	@ 0x28
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40021000 	.word	0x40021000
 8000854:	48000800 	.word	0x48000800

08000858 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800085c:	4b1b      	ldr	r3, [pc, #108]	@ (80008cc <MX_I2C1_Init+0x74>)
 800085e:	4a1c      	ldr	r2, [pc, #112]	@ (80008d0 <MX_I2C1_Init+0x78>)
 8000860:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000862:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000864:	4a1b      	ldr	r2, [pc, #108]	@ (80008d4 <MX_I2C1_Init+0x7c>)
 8000866:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000868:	4b18      	ldr	r3, [pc, #96]	@ (80008cc <MX_I2C1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800086e:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000870:	2201      	movs	r2, #1
 8000872:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000874:	4b15      	ldr	r3, [pc, #84]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800087a:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <MX_I2C1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000880:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000886:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800088c:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <MX_I2C1_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000892:	480e      	ldr	r0, [pc, #56]	@ (80008cc <MX_I2C1_Init+0x74>)
 8000894:	f002 fdd3 	bl	800343e <HAL_I2C_Init>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800089e:	f000 f9a1 	bl	8000be4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008a2:	2100      	movs	r1, #0
 80008a4:	4809      	ldr	r0, [pc, #36]	@ (80008cc <MX_I2C1_Init+0x74>)
 80008a6:	f003 f9e7 	bl	8003c78 <HAL_I2CEx_ConfigAnalogFilter>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008b0:	f000 f998 	bl	8000be4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008b4:	2100      	movs	r1, #0
 80008b6:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_I2C1_Init+0x74>)
 80008b8:	f003 fa29 	bl	8003d0e <HAL_I2CEx_ConfigDigitalFilter>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008c2:	f000 f98f 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200000dc 	.word	0x200000dc
 80008d0:	40005400 	.word	0x40005400
 80008d4:	10d19ce4 	.word	0x10d19ce4

080008d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b0ac      	sub	sp, #176	@ 0xb0
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2288      	movs	r2, #136	@ 0x88
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f006 fb63 	bl	8006fc4 <memset>
  if(i2cHandle->Instance==I2C1)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a21      	ldr	r2, [pc, #132]	@ (8000988 <HAL_I2C_MspInit+0xb0>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d13a      	bne.n	800097e <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000908:	2340      	movs	r3, #64	@ 0x40
 800090a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800090c:	2300      	movs	r3, #0
 800090e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4618      	mov	r0, r3
 8000916:	f004 f8ab 	bl	8004a70 <HAL_RCCEx_PeriphCLKConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000920:	f000 f960 	bl	8000be4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000924:	4b19      	ldr	r3, [pc, #100]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 8000926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000928:	4a18      	ldr	r2, [pc, #96]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 800092a:	f043 0302 	orr.w	r3, r3, #2
 800092e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000930:	4b16      	ldr	r3, [pc, #88]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 8000932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000934:	f003 0302 	and.w	r3, r3, #2
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800093c:	23c0      	movs	r3, #192	@ 0xc0
 800093e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000942:	2312      	movs	r3, #18
 8000944:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094e:	2303      	movs	r3, #3
 8000950:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000954:	2304      	movs	r3, #4
 8000956:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800095e:	4619      	mov	r1, r3
 8000960:	480b      	ldr	r0, [pc, #44]	@ (8000990 <HAL_I2C_MspInit+0xb8>)
 8000962:	f002 fb87 	bl	8003074 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000966:	4b09      	ldr	r3, [pc, #36]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 8000968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800096a:	4a08      	ldr	r2, [pc, #32]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 800096c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000970:	6593      	str	r3, [r2, #88]	@ 0x58
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <HAL_I2C_MspInit+0xb4>)
 8000974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000976:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800097e:	bf00      	nop
 8000980:	37b0      	adds	r7, #176	@ 0xb0
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40005400 	.word	0x40005400
 800098c:	40021000 	.word	0x40021000
 8000990:	48000400 	.word	0x48000400

08000994 <adc_select_channel>:

#include "joystick.h"
#include "adc.h"

static void adc_select_channel(uint32_t channel)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800099c:	f107 0308 	add.w	r3, r7, #8
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
 80009ac:	615a      	str	r2, [r3, #20]
    sConfig.Channel = channel;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80009b2:	2306      	movs	r3, #6
 80009b4:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80009b6:	2305      	movs	r3, #5
 80009b8:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80009ba:	f107 0308 	add.w	r3, r7, #8
 80009be:	4619      	mov	r1, r3
 80009c0:	4803      	ldr	r0, [pc, #12]	@ (80009d0 <adc_select_channel+0x3c>)
 80009c2:	f001 fbdb 	bl	800217c <HAL_ADC_ConfigChannel>
}
 80009c6:	bf00      	nop
 80009c8:	3720      	adds	r7, #32
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000078 	.word	0x20000078

080009d4 <joystick_read>:

void joystick_read(joystick_t *joy)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    adc_select_channel(ADC_CHANNEL_1);   // X
 80009dc:	4817      	ldr	r0, [pc, #92]	@ (8000a3c <joystick_read+0x68>)
 80009de:	f7ff ffd9 	bl	8000994 <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 80009e2:	4817      	ldr	r0, [pc, #92]	@ (8000a40 <joystick_read+0x6c>)
 80009e4:	f001 f9f6 	bl	8001dd4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 80009e8:	210a      	movs	r1, #10
 80009ea:	4815      	ldr	r0, [pc, #84]	@ (8000a40 <joystick_read+0x6c>)
 80009ec:	f001 fae0 	bl	8001fb0 <HAL_ADC_PollForConversion>
    joy->x = HAL_ADC_GetValue(&hadc1);
 80009f0:	4813      	ldr	r0, [pc, #76]	@ (8000a40 <joystick_read+0x6c>)
 80009f2:	f001 fbb5 	bl	8002160 <HAL_ADC_GetValue>
 80009f6:	4603      	mov	r3, r0
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 80009fe:	4810      	ldr	r0, [pc, #64]	@ (8000a40 <joystick_read+0x6c>)
 8000a00:	f001 faa2 	bl	8001f48 <HAL_ADC_Stop>

    HAL_Delay(100);
 8000a04:	2064      	movs	r0, #100	@ 0x64
 8000a06:	f000 fe3f 	bl	8001688 <HAL_Delay>

    adc_select_channel(ADC_CHANNEL_2);   // Y
 8000a0a:	480e      	ldr	r0, [pc, #56]	@ (8000a44 <joystick_read+0x70>)
 8000a0c:	f7ff ffc2 	bl	8000994 <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 8000a10:	480b      	ldr	r0, [pc, #44]	@ (8000a40 <joystick_read+0x6c>)
 8000a12:	f001 f9df 	bl	8001dd4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000a16:	210a      	movs	r1, #10
 8000a18:	4809      	ldr	r0, [pc, #36]	@ (8000a40 <joystick_read+0x6c>)
 8000a1a:	f001 fac9 	bl	8001fb0 <HAL_ADC_PollForConversion>
    joy->y = HAL_ADC_GetValue(&hadc1);
 8000a1e:	4808      	ldr	r0, [pc, #32]	@ (8000a40 <joystick_read+0x6c>)
 8000a20:	f001 fb9e 	bl	8002160 <HAL_ADC_GetValue>
 8000a24:	4603      	mov	r3, r0
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	805a      	strh	r2, [r3, #2]
    HAL_ADC_Stop(&hadc1);
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <joystick_read+0x6c>)
 8000a2e:	f001 fa8b 	bl	8001f48 <HAL_ADC_Stop>
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	04300002 	.word	0x04300002
 8000a40:	20000078 	.word	0x20000078
 8000a44:	08600004 	.word	0x08600004

08000a48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4e:	f000 fd9f 	bl	8001590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a52:	f000 f84d 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a56:	f7ff fe81 	bl	800075c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000a5a:	f000 fba7 	bl	80011ac <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000a5e:	f000 fce1 	bl	8001424 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000a62:	f000 fc31 	bl	80012c8 <MX_TIM16_Init>
  MX_ADC1_Init();
 8000a66:	f7ff fd99 	bl	800059c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000a6a:	f7ff fef5 	bl	8000858 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000a6e:	2100      	movs	r1, #0
 8000a70:	481b      	ldr	r0, [pc, #108]	@ (8000ae0 <main+0x98>)
 8000a72:	f004 fd71 	bl	8005558 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000a76:	2104      	movs	r1, #4
 8000a78:	4819      	ldr	r0, [pc, #100]	@ (8000ae0 <main+0x98>)
 8000a7a:	f004 fd6d 	bl	8005558 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000a7e:	2108      	movs	r1, #8
 8000a80:	4817      	ldr	r0, [pc, #92]	@ (8000ae0 <main+0x98>)
 8000a82:	f004 fd69 	bl	8005558 <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 500);
 8000a86:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <main+0x98>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000a8e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 8000a90:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <main+0x98>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000a98:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 500);
 8000a9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <main+0x98>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000aa2:	63da      	str	r2, [r3, #60]	@ 0x3c

  ssd1306_Init();
 8000aa4:	f000 f8de 	bl	8000c64 <ssd1306_Init>
  ssd1306_Fill(Black);
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 f945 	bl	8000d38 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f000 fa8d 	bl	8000fd0 <ssd1306_SetCursor>
  ssd1306_WriteString("Hello STM32", Font_6x8, White);
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <main+0x9c>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	9200      	str	r2, [sp, #0]
 8000abc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <main+0xa0>)
 8000ac0:	f000 fa60 	bl	8000f84 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000ac4:	f000 f950 	bl	8000d68 <ssd1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t now = HAL_GetTick();
 8000ac8:	f000 fdd2 	bl	8001670 <HAL_GetTick>
 8000acc:	6078      	str	r0, [r7, #4]
	  joystick_read(&joy);
 8000ace:	4807      	ldr	r0, [pc, #28]	@ (8000aec <main+0xa4>)
 8000ad0:	f7ff ff80 	bl	80009d4 <joystick_read>
	  DrawTest(&joy);
 8000ad4:	4805      	ldr	r0, [pc, #20]	@ (8000aec <main+0xa4>)
 8000ad6:	f000 f85d 	bl	8000b94 <DrawTest>
  {
 8000ada:	bf00      	nop
 8000adc:	e7f4      	b.n	8000ac8 <main+0x80>
 8000ade:	bf00      	nop
 8000ae0:	20000540 	.word	0x20000540
 8000ae4:	08007ee4 	.word	0x08007ee4
 8000ae8:	080078d8 	.word	0x080078d8
 8000aec:	20000130 	.word	0x20000130

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b096      	sub	sp, #88	@ 0x58
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	2244      	movs	r2, #68	@ 0x44
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f006 fa60 	bl	8006fc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	463b      	mov	r3, r7
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b12:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b16:	f003 f955 	bl	8003dc4 <HAL_PWREx_ControlVoltageScaling>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b20:	f000 f860 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b24:	2302      	movs	r3, #2
 8000b26:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b2c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b2e:	2310      	movs	r3, #16
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b32:	2302      	movs	r3, #2
 8000b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b36:	2302      	movs	r3, #2
 8000b38:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b3e:	230a      	movs	r3, #10
 8000b40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b42:	2307      	movs	r3, #7
 8000b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b46:	2302      	movs	r3, #2
 8000b48:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4e:	f107 0314 	add.w	r3, r7, #20
 8000b52:	4618      	mov	r0, r3
 8000b54:	f003 f98c 	bl	8003e70 <HAL_RCC_OscConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b5e:	f000 f841 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b62:	230f      	movs	r3, #15
 8000b64:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b66:	2303      	movs	r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b76:	463b      	mov	r3, r7
 8000b78:	2104      	movs	r1, #4
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f003 fd54 	bl	8004628 <HAL_RCC_ClockConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b86:	f000 f82d 	bl	8000be4 <Error_Handler>
  }
}
 8000b8a:	bf00      	nop
 8000b8c:	3758      	adds	r7, #88	@ 0x58
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <DrawTest>:

/* USER CODE BEGIN 4 */
void DrawTest(const joystick_t *joy)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08c      	sub	sp, #48	@ 0x30
 8000b98:	af02      	add	r7, sp, #8
 8000b9a:	6078      	str	r0, [r7, #4]
    char buffer[32];

    ssd1306_SetCursor(0,0);
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 fa16 	bl	8000fd0 <ssd1306_SetCursor>
    snprintf(buffer, sizeof(buffer),
             "X: %4u, Y: %4u",
             joy->x,
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	881b      	ldrh	r3, [r3, #0]
    snprintf(buffer, sizeof(buffer),
 8000ba8:	461a      	mov	r2, r3
    			joy->y);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	885b      	ldrh	r3, [r3, #2]
    snprintf(buffer, sizeof(buffer),
 8000bae:	f107 0008 	add.w	r0, r7, #8
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	4a09      	ldr	r2, [pc, #36]	@ (8000bdc <DrawTest+0x48>)
 8000bb8:	2120      	movs	r1, #32
 8000bba:	f006 f9cd 	bl	8006f58 <sniprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8000bbe:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <DrawTest+0x4c>)
 8000bc0:	f107 0008 	add.w	r0, r7, #8
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	9200      	str	r2, [sp, #0]
 8000bc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bca:	f000 f9db 	bl	8000f84 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000bce:	f000 f8cb 	bl	8000d68 <ssd1306_UpdateScreen>
}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	@ 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	080078e4 	.word	0x080078e4
 8000be0:	08007ee4 	.word	0x08007ee4

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <Error_Handler+0x8>

08000bf0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
	...

08000c00 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af04      	add	r7, sp, #16
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0e:	9302      	str	r3, [sp, #8]
 8000c10:	2301      	movs	r3, #1
 8000c12:	9301      	str	r3, [sp, #4]
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	9300      	str	r3, [sp, #0]
 8000c18:	2301      	movs	r3, #1
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2178      	movs	r1, #120	@ 0x78
 8000c1e:	4803      	ldr	r0, [pc, #12]	@ (8000c2c <ssd1306_WriteCommand+0x2c>)
 8000c20:	f002 fca8 	bl	8003574 <HAL_I2C_Mem_Write>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	200000dc 	.word	0x200000dc

08000c30 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af04      	add	r7, sp, #16
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000c42:	9202      	str	r2, [sp, #8]
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2240      	movs	r2, #64	@ 0x40
 8000c4e:	2178      	movs	r1, #120	@ 0x78
 8000c50:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <ssd1306_WriteData+0x30>)
 8000c52:	f002 fc8f 	bl	8003574 <HAL_I2C_Mem_Write>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200000dc 	.word	0x200000dc

08000c64 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000c68:	f7ff ffc2 	bl	8000bf0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000c6c:	2064      	movs	r0, #100	@ 0x64
 8000c6e:	f000 fd0b 	bl	8001688 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000c72:	2000      	movs	r0, #0
 8000c74:	f000 f9d8 	bl	8001028 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000c78:	2020      	movs	r0, #32
 8000c7a:	f7ff ffc1 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f7ff ffbe 	bl	8000c00 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000c84:	20b0      	movs	r0, #176	@ 0xb0
 8000c86:	f7ff ffbb 	bl	8000c00 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000c8a:	20c8      	movs	r0, #200	@ 0xc8
 8000c8c:	f7ff ffb8 	bl	8000c00 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000c90:	2000      	movs	r0, #0
 8000c92:	f7ff ffb5 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000c96:	2010      	movs	r0, #16
 8000c98:	f7ff ffb2 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000c9c:	2040      	movs	r0, #64	@ 0x40
 8000c9e:	f7ff ffaf 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000ca2:	20ff      	movs	r0, #255	@ 0xff
 8000ca4:	f000 f9ac 	bl	8001000 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000ca8:	20a1      	movs	r0, #161	@ 0xa1
 8000caa:	f7ff ffa9 	bl	8000c00 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000cae:	20a6      	movs	r0, #166	@ 0xa6
 8000cb0:	f7ff ffa6 	bl	8000c00 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000cb4:	20a8      	movs	r0, #168	@ 0xa8
 8000cb6:	f7ff ffa3 	bl	8000c00 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000cba:	203f      	movs	r0, #63	@ 0x3f
 8000cbc:	f7ff ffa0 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000cc0:	20a4      	movs	r0, #164	@ 0xa4
 8000cc2:	f7ff ff9d 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000cc6:	20d3      	movs	r0, #211	@ 0xd3
 8000cc8:	f7ff ff9a 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000ccc:	2000      	movs	r0, #0
 8000cce:	f7ff ff97 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000cd2:	20d5      	movs	r0, #213	@ 0xd5
 8000cd4:	f7ff ff94 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000cd8:	20f0      	movs	r0, #240	@ 0xf0
 8000cda:	f7ff ff91 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000cde:	20d9      	movs	r0, #217	@ 0xd9
 8000ce0:	f7ff ff8e 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000ce4:	2022      	movs	r0, #34	@ 0x22
 8000ce6:	f7ff ff8b 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000cea:	20da      	movs	r0, #218	@ 0xda
 8000cec:	f7ff ff88 	bl	8000c00 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000cf0:	2012      	movs	r0, #18
 8000cf2:	f7ff ff85 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000cf6:	20db      	movs	r0, #219	@ 0xdb
 8000cf8:	f7ff ff82 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000cfc:	2020      	movs	r0, #32
 8000cfe:	f7ff ff7f 	bl	8000c00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000d02:	208d      	movs	r0, #141	@ 0x8d
 8000d04:	f7ff ff7c 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000d08:	2014      	movs	r0, #20
 8000d0a:	f7ff ff79 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f000 f98a 	bl	8001028 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000d14:	2000      	movs	r0, #0
 8000d16:	f000 f80f 	bl	8000d38 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000d1a:	f000 f825 	bl	8000d68 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000d1e:	4b05      	ldr	r3, [pc, #20]	@ (8000d34 <ssd1306_Init+0xd0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <ssd1306_Init+0xd0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000d2a:	4b02      	ldr	r3, [pc, #8]	@ (8000d34 <ssd1306_Init+0xd0>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	711a      	strb	r2, [r3, #4]
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000534 	.word	0x20000534

08000d38 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d101      	bne.n	8000d4c <ssd1306_Fill+0x14>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e000      	b.n	8000d4e <ssd1306_Fill+0x16>
 8000d4c:	23ff      	movs	r3, #255	@ 0xff
 8000d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d52:	4619      	mov	r1, r3
 8000d54:	4803      	ldr	r0, [pc, #12]	@ (8000d64 <ssd1306_Fill+0x2c>)
 8000d56:	f006 f935 	bl	8006fc4 <memset>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000134 	.word	0x20000134

08000d68 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	71fb      	strb	r3, [r7, #7]
 8000d72:	e016      	b.n	8000da2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	3b50      	subs	r3, #80	@ 0x50
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff40 	bl	8000c00 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000d80:	2000      	movs	r0, #0
 8000d82:	f7ff ff3d 	bl	8000c00 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000d86:	2010      	movs	r0, #16
 8000d88:	f7ff ff3a 	bl	8000c00 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	01db      	lsls	r3, r3, #7
 8000d90:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <ssd1306_UpdateScreen+0x4c>)
 8000d92:	4413      	add	r3, r2
 8000d94:	2180      	movs	r1, #128	@ 0x80
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff ff4a 	bl	8000c30 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	71fb      	strb	r3, [r7, #7]
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b07      	cmp	r3, #7
 8000da6:	d9e5      	bls.n	8000d74 <ssd1306_UpdateScreen+0xc>
    }
}
 8000da8:	bf00      	nop
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000134 	.word	0x20000134

08000db8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	71bb      	strb	r3, [r7, #6]
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db3d      	blt.n	8000e4e <ssd1306_DrawPixel+0x96>
 8000dd2:	79bb      	ldrb	r3, [r7, #6]
 8000dd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dd6:	d83a      	bhi.n	8000e4e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000dd8:	797b      	ldrb	r3, [r7, #5]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d11a      	bne.n	8000e14 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000dde:	79fa      	ldrb	r2, [r7, #7]
 8000de0:	79bb      	ldrb	r3, [r7, #6]
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	b2d8      	uxtb	r0, r3
 8000de6:	4603      	mov	r3, r0
 8000de8:	01db      	lsls	r3, r3, #7
 8000dea:	4413      	add	r3, r2
 8000dec:	4a1b      	ldr	r2, [pc, #108]	@ (8000e5c <ssd1306_DrawPixel+0xa4>)
 8000dee:	5cd3      	ldrb	r3, [r2, r3]
 8000df0:	b25a      	sxtb	r2, r3
 8000df2:	79bb      	ldrb	r3, [r7, #6]
 8000df4:	f003 0307 	and.w	r3, r3, #7
 8000df8:	2101      	movs	r1, #1
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	b25b      	sxtb	r3, r3
 8000e00:	4313      	orrs	r3, r2
 8000e02:	b259      	sxtb	r1, r3
 8000e04:	79fa      	ldrb	r2, [r7, #7]
 8000e06:	4603      	mov	r3, r0
 8000e08:	01db      	lsls	r3, r3, #7
 8000e0a:	4413      	add	r3, r2
 8000e0c:	b2c9      	uxtb	r1, r1
 8000e0e:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <ssd1306_DrawPixel+0xa4>)
 8000e10:	54d1      	strb	r1, [r2, r3]
 8000e12:	e01d      	b.n	8000e50 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e14:	79fa      	ldrb	r2, [r7, #7]
 8000e16:	79bb      	ldrb	r3, [r7, #6]
 8000e18:	08db      	lsrs	r3, r3, #3
 8000e1a:	b2d8      	uxtb	r0, r3
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	01db      	lsls	r3, r3, #7
 8000e20:	4413      	add	r3, r2
 8000e22:	4a0e      	ldr	r2, [pc, #56]	@ (8000e5c <ssd1306_DrawPixel+0xa4>)
 8000e24:	5cd3      	ldrb	r3, [r2, r3]
 8000e26:	b25a      	sxtb	r2, r3
 8000e28:	79bb      	ldrb	r3, [r7, #6]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fa01 f303 	lsl.w	r3, r1, r3
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	b25b      	sxtb	r3, r3
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	b259      	sxtb	r1, r3
 8000e3e:	79fa      	ldrb	r2, [r7, #7]
 8000e40:	4603      	mov	r3, r0
 8000e42:	01db      	lsls	r3, r3, #7
 8000e44:	4413      	add	r3, r2
 8000e46:	b2c9      	uxtb	r1, r1
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <ssd1306_DrawPixel+0xa4>)
 8000e4a:	54d1      	strb	r1, [r2, r3]
 8000e4c:	e000      	b.n	8000e50 <ssd1306_DrawPixel+0x98>
        return;
 8000e4e:	bf00      	nop
    }
}
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000134 	.word	0x20000134

08000e60 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b089      	sub	sp, #36	@ 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4604      	mov	r4, r0
 8000e68:	4638      	mov	r0, r7
 8000e6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000e6e:	4623      	mov	r3, r4
 8000e70:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
 8000e74:	2b1f      	cmp	r3, #31
 8000e76:	d902      	bls.n	8000e7e <ssd1306_WriteChar+0x1e>
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e7c:	d901      	bls.n	8000e82 <ssd1306_WriteChar+0x22>
        return 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	e079      	b.n	8000f76 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d005      	beq.n	8000e94 <ssd1306_WriteChar+0x34>
 8000e88:	68ba      	ldr	r2, [r7, #8]
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	3b20      	subs	r3, #32
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	e000      	b.n	8000e96 <ssd1306_WriteChar+0x36>
 8000e94:	783b      	ldrb	r3, [r7, #0]
 8000e96:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000e98:	4b39      	ldr	r3, [pc, #228]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	2b80      	cmp	r3, #128	@ 0x80
 8000ea4:	dc06      	bgt.n	8000eb4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000ea6:	4b36      	ldr	r3, [pc, #216]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000ea8:	885b      	ldrh	r3, [r3, #2]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	787b      	ldrb	r3, [r7, #1]
 8000eae:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000eb0:	2b40      	cmp	r3, #64	@ 0x40
 8000eb2:	dd01      	ble.n	8000eb8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e05e      	b.n	8000f76 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
 8000ebc:	e04d      	b.n	8000f5a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	3b20      	subs	r3, #32
 8000ec4:	7879      	ldrb	r1, [r7, #1]
 8000ec6:	fb01 f303 	mul.w	r3, r1, r3
 8000eca:	4619      	mov	r1, r3
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	440b      	add	r3, r1
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	4413      	add	r3, r2
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
 8000edc:	e036      	b.n	8000f4c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d013      	beq.n	8000f16 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000eee:	4b24      	ldr	r3, [pc, #144]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	4413      	add	r3, r2
 8000efa:	b2d8      	uxtb	r0, r3
 8000efc:	4b20      	ldr	r3, [pc, #128]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000efe:	885b      	ldrh	r3, [r3, #2]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	4413      	add	r3, r2
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f7ff ff52 	bl	8000db8 <ssd1306_DrawPixel>
 8000f14:	e017      	b.n	8000f46 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000f16:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	4413      	add	r3, r2
 8000f22:	b2d8      	uxtb	r0, r3
 8000f24:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000f26:	885b      	ldrh	r3, [r3, #2]
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	4413      	add	r3, r2
 8000f30:	b2d9      	uxtb	r1, r3
 8000f32:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	bf0c      	ite	eq
 8000f3a:	2301      	moveq	r3, #1
 8000f3c:	2300      	movne	r3, #0
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	461a      	mov	r2, r3
 8000f42:	f7ff ff39 	bl	8000db8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	61bb      	str	r3, [r7, #24]
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d3c4      	bcc.n	8000ede <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	3301      	adds	r3, #1
 8000f58:	61fb      	str	r3, [r7, #28]
 8000f5a:	787b      	ldrb	r3, [r7, #1]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d3ac      	bcc.n	8000ebe <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000f66:	881a      	ldrh	r2, [r3, #0]
 8000f68:	7dfb      	ldrb	r3, [r7, #23]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4413      	add	r3, r2
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	4b03      	ldr	r3, [pc, #12]	@ (8000f80 <ssd1306_WriteChar+0x120>)
 8000f72:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3724      	adds	r7, #36	@ 0x24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd90      	pop	{r4, r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000534 	.word	0x20000534

08000f84 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000f92:	e013      	b.n	8000fbc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	7818      	ldrb	r0, [r3, #0]
 8000f98:	7e3b      	ldrb	r3, [r7, #24]
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa0:	f7ff ff5e 	bl	8000e60 <ssd1306_WriteChar>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d002      	beq.n	8000fb6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	e008      	b.n	8000fc8 <ssd1306_WriteString+0x44>
        }
        str++;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1e7      	bne.n	8000f94 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	460a      	mov	r2, r1
 8000fda:	71fb      	strb	r3, [r7, #7]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <ssd1306_SetCursor+0x2c>)
 8000fe6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	4b03      	ldr	r3, [pc, #12]	@ (8000ffc <ssd1306_SetCursor+0x2c>)
 8000fee:	805a      	strh	r2, [r3, #2]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	20000534 	.word	0x20000534

08001000 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800100a:	2381      	movs	r3, #129	@ 0x81
 800100c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fdf5 	bl	8000c00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fdf1 	bl	8000c00 <ssd1306_WriteCommand>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001038:	23af      	movs	r3, #175	@ 0xaf
 800103a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <ssd1306_SetDisplayOn+0x38>)
 800103e:	2201      	movs	r2, #1
 8001040:	715a      	strb	r2, [r3, #5]
 8001042:	e004      	b.n	800104e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001044:	23ae      	movs	r3, #174	@ 0xae
 8001046:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <ssd1306_SetDisplayOn+0x38>)
 800104a:	2200      	movs	r2, #0
 800104c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fdd5 	bl	8000c00 <ssd1306_WriteCommand>
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000534 	.word	0x20000534

08001064 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106a:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <HAL_MspInit+0x44>)
 800106c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106e:	4a0e      	ldr	r2, [pc, #56]	@ (80010a8 <HAL_MspInit+0x44>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6613      	str	r3, [r2, #96]	@ 0x60
 8001076:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <HAL_MspInit+0x44>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <HAL_MspInit+0x44>)
 8001084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001086:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <HAL_MspInit+0x44>)
 8001088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800108c:	6593      	str	r3, [r2, #88]	@ 0x58
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <HAL_MspInit+0x44>)
 8001090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40021000 	.word	0x40021000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <NMI_Handler+0x4>

080010b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <HardFault_Handler+0x4>

080010bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <MemManage_Handler+0x4>

080010c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <BusFault_Handler+0x4>

080010cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <UsageFault_Handler+0x4>

080010d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001102:	f000 faa1 	bl	8001648 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}

0800110a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_Pin);
 800110e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001112:	f002 f971 	bl	80033f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <_sbrk+0x5c>)
 8001126:	4b15      	ldr	r3, [pc, #84]	@ (800117c <_sbrk+0x60>)
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d102      	bne.n	800113e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001138:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <_sbrk+0x64>)
 800113a:	4a12      	ldr	r2, [pc, #72]	@ (8001184 <_sbrk+0x68>)
 800113c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <_sbrk+0x64>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4413      	add	r3, r2
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	429a      	cmp	r2, r3
 800114a:	d207      	bcs.n	800115c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800114c:	f005 ff42 	bl	8006fd4 <__errno>
 8001150:	4603      	mov	r3, r0
 8001152:	220c      	movs	r2, #12
 8001154:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	e009      	b.n	8001170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800115c:	4b08      	ldr	r3, [pc, #32]	@ (8001180 <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <_sbrk+0x64>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <_sbrk+0x64>)
 800116c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800116e:	68fb      	ldr	r3, [r7, #12]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20018000 	.word	0x20018000
 800117c:	00000400 	.word	0x00000400
 8001180:	2000053c 	.word	0x2000053c
 8001184:	200007b0 	.word	0x200007b0

08001188 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <SystemInit+0x20>)
 800118e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001192:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <SystemInit+0x20>)
 8001194:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001198:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	@ 0x38
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011cc:	463b      	mov	r3, r7
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]
 80011da:	615a      	str	r2, [r3, #20]
 80011dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011de:	4b38      	ldr	r3, [pc, #224]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80011e0:	4a38      	ldr	r2, [pc, #224]	@ (80012c4 <MX_TIM3_Init+0x118>)
 80011e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80011e4:	4b36      	ldr	r3, [pc, #216]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80011e6:	224f      	movs	r2, #79	@ 0x4f
 80011e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b35      	ldr	r3, [pc, #212]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80011f0:	4b33      	ldr	r3, [pc, #204]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80011f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011fe:	4b30      	ldr	r3, [pc, #192]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001200:	2280      	movs	r2, #128	@ 0x80
 8001202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001204:	482e      	ldr	r0, [pc, #184]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001206:	f004 f8ef 	bl	80053e8 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001210:	f7ff fce8 	bl	8000be4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001214:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800121a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800121e:	4619      	mov	r1, r3
 8001220:	4827      	ldr	r0, [pc, #156]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001222:	f004 fbb3 	bl	800598c <HAL_TIM_ConfigClockSource>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800122c:	f7ff fcda 	bl	8000be4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001230:	4823      	ldr	r0, [pc, #140]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001232:	f004 f930 	bl	8005496 <HAL_TIM_PWM_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800123c:	f7ff fcd2 	bl	8000be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001248:	f107 031c 	add.w	r3, r7, #28
 800124c:	4619      	mov	r1, r3
 800124e:	481c      	ldr	r0, [pc, #112]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001250:	f005 f8d8 	bl	8006404 <HAL_TIMEx_MasterConfigSynchronization>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800125a:	f7ff fcc3 	bl	8000be4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125e:	2360      	movs	r3, #96	@ 0x60
 8001260:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800126e:	463b      	mov	r3, r7
 8001270:	2200      	movs	r2, #0
 8001272:	4619      	mov	r1, r3
 8001274:	4812      	ldr	r0, [pc, #72]	@ (80012c0 <MX_TIM3_Init+0x114>)
 8001276:	f004 fa75 	bl	8005764 <HAL_TIM_PWM_ConfigChannel>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001280:	f7ff fcb0 	bl	8000be4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001284:	463b      	mov	r3, r7
 8001286:	2204      	movs	r2, #4
 8001288:	4619      	mov	r1, r3
 800128a:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_TIM3_Init+0x114>)
 800128c:	f004 fa6a 	bl	8005764 <HAL_TIM_PWM_ConfigChannel>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001296:	f7ff fca5 	bl	8000be4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800129a:	463b      	mov	r3, r7
 800129c:	2208      	movs	r2, #8
 800129e:	4619      	mov	r1, r3
 80012a0:	4807      	ldr	r0, [pc, #28]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80012a2:	f004 fa5f 	bl	8005764 <HAL_TIM_PWM_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80012ac:	f7ff fc9a 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012b0:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <MX_TIM3_Init+0x114>)
 80012b2:	f000 f863 	bl	800137c <HAL_TIM_MspPostInit>

}
 80012b6:	bf00      	nop
 80012b8:	3738      	adds	r7, #56	@ 0x38
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000540 	.word	0x20000540
 80012c4:	40000400 	.word	0x40000400

080012c8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_TIM16_Init+0x44>)
 80012ce:	4a10      	ldr	r2, [pc, #64]	@ (8001310 <MX_TIM16_Init+0x48>)
 80012d0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 79;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_TIM16_Init+0x44>)
 80012d4:	224f      	movs	r2, #79	@ 0x4f
 80012d6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_TIM16_Init+0x44>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <MX_TIM16_Init+0x44>)
 80012e0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012e4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_TIM16_Init+0x44>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80012ec:	4b07      	ldr	r3, [pc, #28]	@ (800130c <MX_TIM16_Init+0x44>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_TIM16_Init+0x44>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_TIM16_Init+0x44>)
 80012fa:	f004 f875 	bl	80053e8 <HAL_TIM_Base_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001304:	f7ff fc6e 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	2000058c 	.word	0x2000058c
 8001310:	40014400 	.word	0x40014400

08001314 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a13      	ldr	r2, [pc, #76]	@ (8001370 <HAL_TIM_Base_MspInit+0x5c>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d10c      	bne.n	8001340 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 8001328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132a:	4a12      	ldr	r2, [pc, #72]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6593      	str	r3, [r2, #88]	@ 0x58
 8001332:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 8001334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800133e:	e010      	b.n	8001362 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM16)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0c      	ldr	r2, [pc, #48]	@ (8001378 <HAL_TIM_Base_MspInit+0x64>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d10b      	bne.n	8001362 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800134a:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 800134c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800134e:	4a09      	ldr	r2, [pc, #36]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 8001350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001354:	6613      	str	r3, [r2, #96]	@ 0x60
 8001356:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <HAL_TIM_Base_MspInit+0x60>)
 8001358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
}
 8001362:	bf00      	nop
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40000400 	.word	0x40000400
 8001374:	40021000 	.word	0x40021000
 8001378:	40014400 	.word	0x40014400

0800137c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a1f      	ldr	r2, [pc, #124]	@ (8001418 <HAL_TIM_MspPostInit+0x9c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d138      	bne.n	8001410 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	4b1f      	ldr	r3, [pc, #124]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	4a1e      	ldr	r2, [pc, #120]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	4b19      	ldr	r3, [pc, #100]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	4a18      	ldr	r2, [pc, #96]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013bc:	f043 0302 	orr.w	r3, r3, #2
 80013c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c2:	4b16      	ldr	r3, [pc, #88]	@ (800141c <HAL_TIM_MspPostInit+0xa0>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ce:	23c0      	movs	r3, #192	@ 0xc0
 80013d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d2:	2302      	movs	r3, #2
 80013d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	2300      	movs	r3, #0
 80013dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013de:	2302      	movs	r3, #2
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4619      	mov	r1, r3
 80013e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ec:	f001 fe42 	bl	8003074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013f0:	2301      	movs	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001400:	2302      	movs	r3, #2
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	4805      	ldr	r0, [pc, #20]	@ (8001420 <HAL_TIM_MspPostInit+0xa4>)
 800140c:	f001 fe32 	bl	8003074 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001410:	bf00      	nop
 8001412:	3728      	adds	r7, #40	@ 0x28
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40000400 	.word	0x40000400
 800141c:	40021000 	.word	0x40021000
 8001420:	48000400 	.word	0x48000400

08001424 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001428:	4b14      	ldr	r3, [pc, #80]	@ (800147c <MX_USART2_UART_Init+0x58>)
 800142a:	4a15      	ldr	r2, [pc, #84]	@ (8001480 <MX_USART2_UART_Init+0x5c>)
 800142c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800142e:	4b13      	ldr	r3, [pc, #76]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001430:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001434:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800143c:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <MX_USART2_UART_Init+0x58>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <MX_USART2_UART_Init+0x58>)
 800144a:	220c      	movs	r2, #12
 800144c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <MX_USART2_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001466:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_USART2_UART_Init+0x58>)
 8001468:	f005 f854 	bl	8006514 <HAL_UART_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001472:	f7ff fbb7 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200005d8 	.word	0x200005d8
 8001480:	40004400 	.word	0x40004400

08001484 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b0ac      	sub	sp, #176	@ 0xb0
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2288      	movs	r2, #136	@ 0x88
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f005 fd8d 	bl	8006fc4 <memset>
  if(uartHandle->Instance==USART2)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a21      	ldr	r2, [pc, #132]	@ (8001534 <HAL_UART_MspInit+0xb0>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d13b      	bne.n	800152c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014b4:	2302      	movs	r3, #2
 80014b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4618      	mov	r0, r3
 80014c2:	f003 fad5 	bl	8004a70 <HAL_RCCEx_PeriphCLKConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014cc:	f7ff fb8a 	bl	8000be4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d4:	4a18      	ldr	r2, [pc, #96]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014da:	6593      	str	r3, [r2, #88]	@ 0x58
 80014dc:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ec:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <HAL_UART_MspInit+0xb4>)
 80014f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001500:	230c      	movs	r3, #12
 8001502:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001512:	2303      	movs	r3, #3
 8001514:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001518:	2307      	movs	r3, #7
 800151a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001522:	4619      	mov	r1, r3
 8001524:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001528:	f001 fda4 	bl	8003074 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800152c:	bf00      	nop
 800152e:	37b0      	adds	r7, #176	@ 0xb0
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40004400 	.word	0x40004400
 8001538:	40021000 	.word	0x40021000

0800153c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800153c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001574 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001540:	f7ff fe22 	bl	8001188 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001544:	480c      	ldr	r0, [pc, #48]	@ (8001578 <LoopForever+0x6>)
  ldr r1, =_edata
 8001546:	490d      	ldr	r1, [pc, #52]	@ (800157c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001548:	4a0d      	ldr	r2, [pc, #52]	@ (8001580 <LoopForever+0xe>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800154c:	e002      	b.n	8001554 <LoopCopyDataInit>

0800154e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800154e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001552:	3304      	adds	r3, #4

08001554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001558:	d3f9      	bcc.n	800154e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155a:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800155c:	4c0a      	ldr	r4, [pc, #40]	@ (8001588 <LoopForever+0x16>)
  movs r3, #0
 800155e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001560:	e001      	b.n	8001566 <LoopFillZerobss>

08001562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001564:	3204      	adds	r2, #4

08001566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001568:	d3fb      	bcc.n	8001562 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800156a:	f005 fd39 	bl	8006fe0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800156e:	f7ff fa6b 	bl	8000a48 <main>

08001572 <LoopForever>:

LoopForever:
    b LoopForever
 8001572:	e7fe      	b.n	8001572 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001574:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800157c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001580:	08007f7c 	.word	0x08007f7c
  ldr r2, =_sbss
 8001584:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001588:	200007ac 	.word	0x200007ac

0800158c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800158c:	e7fe      	b.n	800158c <ADC1_2_IRQHandler>
	...

08001590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001596:	2300      	movs	r3, #0
 8001598:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <HAL_Init+0x3c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a0b      	ldr	r2, [pc, #44]	@ (80015cc <HAL_Init+0x3c>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a6:	2003      	movs	r0, #3
 80015a8:	f001 fd22 	bl	8002ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015ac:	2000      	movs	r0, #0
 80015ae:	f000 f80f 	bl	80015d0 <HAL_InitTick>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	e001      	b.n	80015c2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015be:	f7ff fd51 	bl	8001064 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015c2:	79fb      	ldrb	r3, [r7, #7]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40022000 	.word	0x40022000

080015d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_InitTick+0x6c>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d023      	beq.n	800162c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015e4:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <HAL_InitTick+0x70>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <HAL_InitTick+0x6c>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f001 fd2d 	bl	800305a <HAL_SYSTICK_Config>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10f      	bne.n	8001626 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2b0f      	cmp	r3, #15
 800160a:	d809      	bhi.n	8001620 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800160c:	2200      	movs	r2, #0
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	f04f 30ff 	mov.w	r0, #4294967295
 8001614:	f001 fcf7 	bl	8003006 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001618:	4a0a      	ldr	r2, [pc, #40]	@ (8001644 <HAL_InitTick+0x74>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e007      	b.n	8001630 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	e004      	b.n	8001630 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	73fb      	strb	r3, [r7, #15]
 800162a:	e001      	b.n	8001630 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001630:	7bfb      	ldrb	r3, [r7, #15]
}
 8001632:	4618      	mov	r0, r3
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	20000000 	.word	0x20000000
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800164c:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_IncTick+0x20>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4b06      	ldr	r3, [pc, #24]	@ (800166c <HAL_IncTick+0x24>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4413      	add	r3, r2
 8001658:	4a04      	ldr	r2, [pc, #16]	@ (800166c <HAL_IncTick+0x24>)
 800165a:	6013      	str	r3, [r2, #0]
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	20000008 	.word	0x20000008
 800166c:	20000660 	.word	0x20000660

08001670 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return uwTick;
 8001674:	4b03      	ldr	r3, [pc, #12]	@ (8001684 <HAL_GetTick+0x14>)
 8001676:	681b      	ldr	r3, [r3, #0]
}
 8001678:	4618      	mov	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	20000660 	.word	0x20000660

08001688 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001690:	f7ff ffee 	bl	8001670 <HAL_GetTick>
 8001694:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a0:	d005      	beq.n	80016ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_Delay+0x44>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	461a      	mov	r2, r3
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	4413      	add	r3, r2
 80016ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ae:	bf00      	nop
 80016b0:	f7ff ffde 	bl	8001670 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d8f7      	bhi.n	80016b0 <HAL_Delay+0x28>
  {
  }
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000008 	.word	0x20000008

080016d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	609a      	str	r2, [r3, #8]
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	609a      	str	r2, [r3, #8]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	3360      	adds	r3, #96	@ 0x60
 800174a:	461a      	mov	r2, r3
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <LL_ADC_SetOffset+0x44>)
 800175a:	4013      	ands	r3, r2
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	4313      	orrs	r3, r2
 8001768:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001770:	bf00      	nop
 8001772:	371c      	adds	r7, #28
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	03fff000 	.word	0x03fff000

08001780 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3360      	adds	r3, #96	@ 0x60
 800178e:	461a      	mov	r2, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b087      	sub	sp, #28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3360      	adds	r3, #96	@ 0x60
 80017bc:	461a      	mov	r2, r3
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017d6:	bf00      	nop
 80017d8:	371c      	adds	r7, #28
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e000      	b.n	80017fc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	3330      	adds	r3, #48	@ 0x30
 8001818:	461a      	mov	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	f003 030c 	and.w	r3, r3, #12
 8001824:	4413      	add	r3, r2
 8001826:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	f003 031f 	and.w	r3, r3, #31
 8001832:	211f      	movs	r1, #31
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0e9b      	lsrs	r3, r3, #26
 8001840:	f003 011f 	and.w	r1, r3, #31
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f003 031f 	and.w	r3, r3, #31
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	431a      	orrs	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001854:	bf00      	nop
 8001856:	371c      	adds	r7, #28
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001860:	b480      	push	{r7}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	3314      	adds	r3, #20
 8001870:	461a      	mov	r2, r3
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	0e5b      	lsrs	r3, r3, #25
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	4413      	add	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	0d1b      	lsrs	r3, r3, #20
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	2107      	movs	r1, #7
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	401a      	ands	r2, r3
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	0d1b      	lsrs	r3, r3, #20
 800189a:	f003 031f 	and.w	r3, r3, #31
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	431a      	orrs	r2, r3
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018aa:	bf00      	nop
 80018ac:	371c      	adds	r7, #28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018d0:	43db      	mvns	r3, r3
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0318 	and.w	r3, r3, #24
 80018da:	4908      	ldr	r1, [pc, #32]	@ (80018fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80018dc:	40d9      	lsrs	r1, r3
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	400b      	ands	r3, r1
 80018e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e6:	431a      	orrs	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018ee:	bf00      	nop
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	0007ffff 	.word	0x0007ffff

08001900 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 031f 	and.w	r3, r3, #31
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001948:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6093      	str	r3, [r2, #8]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800196c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001970:	d101      	bne.n	8001976 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001994:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001998:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80019c0:	d101      	bne.n	80019c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019e8:	f043 0201 	orr.w	r2, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a10:	f043 0202 	orr.w	r2, r3, #2
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d101      	bne.n	8001a3c <LL_ADC_IsEnabled+0x18>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e000      	b.n	8001a3e <LL_ADC_IsEnabled+0x1a>
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d101      	bne.n	8001a62 <LL_ADC_IsDisableOngoing+0x18>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <LL_ADC_IsDisableOngoing+0x1a>
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a84:	f043 0204 	orr.w	r2, r3, #4
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001aa8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001aac:	f043 0210 	orr.w	r2, r3, #16
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d101      	bne.n	8001ad8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e000      	b.n	8001ada <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001af6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001afa:	f043 0220 	orr.w	r2, r3, #32
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 0308 	and.w	r3, r3, #8
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d101      	bne.n	8001b26 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001b22:	2301      	movs	r3, #1
 8001b24:	e000      	b.n	8001b28 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	b089      	sub	sp, #36	@ 0x24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e130      	b.n	8001db0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d109      	bne.n	8001b70 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7fe fd93 	bl	8000688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fef1 	bl	800195c <LL_ADC_IsDeepPowerDownEnabled>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d004      	beq.n	8001b8a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fed7 	bl	8001938 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff ff0c 	bl	80019ac <LL_ADC_IsInternalRegulatorEnabled>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d115      	bne.n	8001bc6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff fef0 	bl	8001984 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ba4:	4b84      	ldr	r3, [pc, #528]	@ (8001db8 <HAL_ADC_Init+0x284>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	099b      	lsrs	r3, r3, #6
 8001baa:	4a84      	ldr	r2, [pc, #528]	@ (8001dbc <HAL_ADC_Init+0x288>)
 8001bac:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb0:	099b      	lsrs	r3, r3, #6
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bb8:	e002      	b.n	8001bc0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f9      	bne.n	8001bba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff feee 	bl	80019ac <LL_ADC_IsInternalRegulatorEnabled>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10d      	bne.n	8001bf2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bda:	f043 0210 	orr.w	r2, r3, #16
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	f043 0201 	orr.w	r2, r3, #1
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff62 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 8001bfc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c02:	f003 0310 	and.w	r3, r3, #16
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f040 80c9 	bne.w	8001d9e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f040 80c5 	bne.w	8001d9e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c18:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001c1c:	f043 0202 	orr.w	r2, r3, #2
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fefb 	bl	8001a24 <LL_ADC_IsEnabled>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d115      	bne.n	8001c60 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c34:	4862      	ldr	r0, [pc, #392]	@ (8001dc0 <HAL_ADC_Init+0x28c>)
 8001c36:	f7ff fef5 	bl	8001a24 <LL_ADC_IsEnabled>
 8001c3a:	4604      	mov	r4, r0
 8001c3c:	4861      	ldr	r0, [pc, #388]	@ (8001dc4 <HAL_ADC_Init+0x290>)
 8001c3e:	f7ff fef1 	bl	8001a24 <LL_ADC_IsEnabled>
 8001c42:	4603      	mov	r3, r0
 8001c44:	431c      	orrs	r4, r3
 8001c46:	4860      	ldr	r0, [pc, #384]	@ (8001dc8 <HAL_ADC_Init+0x294>)
 8001c48:	f7ff feec 	bl	8001a24 <LL_ADC_IsEnabled>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	4323      	orrs	r3, r4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	485c      	ldr	r0, [pc, #368]	@ (8001dcc <HAL_ADC_Init+0x298>)
 8001c5c:	f7ff fd38 	bl	80016d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7e5b      	ldrb	r3, [r3, #25]
 8001c64:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c6a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001c70:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001c76:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c7e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d106      	bne.n	8001c9c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c92:	3b01      	subs	r3, #1
 8001c94:	045b      	lsls	r3, r3, #17
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d009      	beq.n	8001cb8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	4b44      	ldr	r3, [pc, #272]	@ (8001dd0 <HAL_ADC_Init+0x29c>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6812      	ldr	r2, [r2, #0]
 8001cc6:	69b9      	ldr	r1, [r7, #24]
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff ff1c 	bl	8001b0e <LL_ADC_INJ_IsConversionOngoing>
 8001cd6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d13d      	bne.n	8001d5a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d13a      	bne.n	8001d5a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ce8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001cf0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d00:	f023 0302 	bic.w	r3, r3, #2
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	69b9      	ldr	r1, [r7, #24]
 8001d0a:	430b      	orrs	r3, r1
 8001d0c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d118      	bne.n	8001d4a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001d22:	f023 0304 	bic.w	r3, r3, #4
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001d2e:	4311      	orrs	r1, r2
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001d34:	4311      	orrs	r1, r2
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	611a      	str	r2, [r3, #16]
 8001d48:	e007      	b.n	8001d5a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0201 	bic.w	r2, r2, #1
 8001d58:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d10c      	bne.n	8001d7c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d68:	f023 010f 	bic.w	r1, r3, #15
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	1e5a      	subs	r2, r3, #1
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d7a:	e007      	b.n	8001d8c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 020f 	bic.w	r2, r2, #15
 8001d8a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d90:	f023 0303 	bic.w	r3, r3, #3
 8001d94:	f043 0201 	orr.w	r2, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8001d9c:	e007      	b.n	8001dae <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da2:	f043 0210 	orr.w	r2, r3, #16
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dae:	7ffb      	ldrb	r3, [r7, #31]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3724      	adds	r7, #36	@ 0x24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd90      	pop	{r4, r7, pc}
 8001db8:	20000000 	.word	0x20000000
 8001dbc:	053e2d63 	.word	0x053e2d63
 8001dc0:	50040000 	.word	0x50040000
 8001dc4:	50040100 	.word	0x50040100
 8001dc8:	50040200 	.word	0x50040200
 8001dcc:	50040300 	.word	0x50040300
 8001dd0:	fff0c007 	.word	0xfff0c007

08001dd4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ddc:	4857      	ldr	r0, [pc, #348]	@ (8001f3c <HAL_ADC_Start+0x168>)
 8001dde:	f7ff fd8f 	bl	8001900 <LL_ADC_GetMultimode>
 8001de2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fe69 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f040 809c 	bne.w	8001f2e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_ADC_Start+0x30>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e097      	b.n	8001f34 <HAL_ADC_Start+0x160>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 fe63 	bl	8002ad8 <ADC_Enable>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f040 8083 	bne.w	8001f24 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e26:	f023 0301 	bic.w	r3, r3, #1
 8001e2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a42      	ldr	r2, [pc, #264]	@ (8001f40 <HAL_ADC_Start+0x16c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d002      	beq.n	8001e42 <HAL_ADC_Start+0x6e>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	e000      	b.n	8001e44 <HAL_ADC_Start+0x70>
 8001e42:	4b40      	ldr	r3, [pc, #256]	@ (8001f44 <HAL_ADC_Start+0x170>)
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d002      	beq.n	8001e52 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d105      	bne.n	8001e5e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e56:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e6a:	d106      	bne.n	8001e7a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	f023 0206 	bic.w	r2, r3, #6
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e78:	e002      	b.n	8001e80 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	221c      	movs	r2, #28
 8001e86:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a2a      	ldr	r2, [pc, #168]	@ (8001f40 <HAL_ADC_Start+0x16c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d002      	beq.n	8001ea0 <HAL_ADC_Start+0xcc>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	e000      	b.n	8001ea2 <HAL_ADC_Start+0xce>
 8001ea0:	4b28      	ldr	r3, [pc, #160]	@ (8001f44 <HAL_ADC_Start+0x170>)
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d008      	beq.n	8001ebc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	2b05      	cmp	r3, #5
 8001eb4:	d002      	beq.n	8001ebc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	2b09      	cmp	r3, #9
 8001eba:	d114      	bne.n	8001ee6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ece:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ed2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fdc6 	bl	8001a70 <LL_ADC_REG_StartConversion>
 8001ee4:	e025      	b.n	8001f32 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <HAL_ADC_Start+0x16c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d002      	beq.n	8001f02 <HAL_ADC_Start+0x12e>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	e000      	b.n	8001f04 <HAL_ADC_Start+0x130>
 8001f02:	4b10      	ldr	r3, [pc, #64]	@ (8001f44 <HAL_ADC_Start+0x170>)
 8001f04:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00f      	beq.n	8001f32 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f22:	e006      	b.n	8001f32 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001f2c:	e001      	b.n	8001f32 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	50040300 	.word	0x50040300
 8001f40:	50040100 	.word	0x50040100
 8001f44:	50040000 	.word	0x50040000

08001f48 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_ADC_Stop+0x16>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e023      	b.n	8001fa6 <HAL_ADC_Stop+0x5e>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001f66:	2103      	movs	r1, #3
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 fcf9 	bl	8002960 <ADC_ConversionStop>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d111      	bne.n	8001f9c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 fe33 	bl	8002be4 <ADC_Disable>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d109      	bne.n	8001f9c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f90:	f023 0301 	bic.w	r3, r3, #1
 8001f94:	f043 0201 	orr.w	r2, r3, #1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fba:	4866      	ldr	r0, [pc, #408]	@ (8002154 <HAL_ADC_PollForConversion+0x1a4>)
 8001fbc:	f7ff fca0 	bl	8001900 <LL_ADC_GetMultimode>
 8001fc0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d102      	bne.n	8001fd0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001fca:	2308      	movs	r3, #8
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e02a      	b.n	8002026 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d005      	beq.n	8001fe2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2b05      	cmp	r3, #5
 8001fda:	d002      	beq.n	8001fe2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b09      	cmp	r3, #9
 8001fe0:	d111      	bne.n	8002006 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d007      	beq.n	8002000 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff4:	f043 0220 	orr.w	r2, r3, #32
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0a4      	b.n	800214a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002000:	2304      	movs	r3, #4
 8002002:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002004:	e00f      	b.n	8002026 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002006:	4853      	ldr	r0, [pc, #332]	@ (8002154 <HAL_ADC_PollForConversion+0x1a4>)
 8002008:	f7ff fc88 	bl	800191c <LL_ADC_GetMultiDMATransfer>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002016:	f043 0220 	orr.w	r2, r3, #32
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e093      	b.n	800214a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002022:	2304      	movs	r3, #4
 8002024:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002026:	f7ff fb23 	bl	8001670 <HAL_GetTick>
 800202a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800202c:	e021      	b.n	8002072 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002034:	d01d      	beq.n	8002072 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002036:	f7ff fb1b 	bl	8001670 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d302      	bcc.n	800204c <HAL_ADC_PollForConversion+0x9c>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d112      	bne.n	8002072 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4013      	ands	r3, r2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10b      	bne.n	8002072 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205e:	f043 0204 	orr.w	r2, r3, #4
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e06b      	b.n	800214a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	4013      	ands	r3, r2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0d6      	beq.n	800202e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002084:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff fba6 	bl	80017e2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01c      	beq.n	80020d6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	7e5b      	ldrb	r3, [r3, #25]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d118      	bne.n	80020d6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d111      	bne.n	80020d6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d105      	bne.n	80020d6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ce:	f043 0201 	orr.w	r2, r3, #1
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a1f      	ldr	r2, [pc, #124]	@ (8002158 <HAL_ADC_PollForConversion+0x1a8>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d002      	beq.n	80020e6 <HAL_ADC_PollForConversion+0x136>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	e000      	b.n	80020e8 <HAL_ADC_PollForConversion+0x138>
 80020e6:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_ADC_PollForConversion+0x1ac>)
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d008      	beq.n	8002102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d005      	beq.n	8002102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2b05      	cmp	r3, #5
 80020fa:	d002      	beq.n	8002102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	2b09      	cmp	r3, #9
 8002100:	d104      	bne.n	800210c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	61bb      	str	r3, [r7, #24]
 800210a:	e00c      	b.n	8002126 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a11      	ldr	r2, [pc, #68]	@ (8002158 <HAL_ADC_PollForConversion+0x1a8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d002      	beq.n	800211c <HAL_ADC_PollForConversion+0x16c>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	e000      	b.n	800211e <HAL_ADC_PollForConversion+0x16e>
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <HAL_ADC_PollForConversion+0x1ac>)
 800211e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	2b08      	cmp	r3, #8
 800212a:	d104      	bne.n	8002136 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2208      	movs	r2, #8
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e008      	b.n	8002148 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d103      	bne.n	8002148 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	220c      	movs	r2, #12
 8002146:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3720      	adds	r7, #32
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	50040300 	.word	0x50040300
 8002158:	50040100 	.word	0x50040100
 800215c:	50040000 	.word	0x50040000

08002160 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
	...

0800217c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b0b6      	sub	sp, #216	@ 0xd8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002196:	2b01      	cmp	r3, #1
 8002198:	d101      	bne.n	800219e <HAL_ADC_ConfigChannel+0x22>
 800219a:	2302      	movs	r3, #2
 800219c:	e3c9      	b.n	8002932 <HAL_ADC_ConfigChannel+0x7b6>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2201      	movs	r2, #1
 80021a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff fc88 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f040 83aa 	bne.w	800290c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b05      	cmp	r3, #5
 80021c6:	d824      	bhi.n	8002212 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	3b02      	subs	r3, #2
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d81b      	bhi.n	800220a <HAL_ADC_ConfigChannel+0x8e>
 80021d2:	a201      	add	r2, pc, #4	@ (adr r2, 80021d8 <HAL_ADC_ConfigChannel+0x5c>)
 80021d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d8:	080021e9 	.word	0x080021e9
 80021dc:	080021f1 	.word	0x080021f1
 80021e0:	080021f9 	.word	0x080021f9
 80021e4:	08002201 	.word	0x08002201
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80021e8:	230c      	movs	r3, #12
 80021ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021ee:	e010      	b.n	8002212 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80021f0:	2312      	movs	r3, #18
 80021f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021f6:	e00c      	b.n	8002212 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80021f8:	2318      	movs	r3, #24
 80021fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021fe:	e008      	b.n	8002212 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002200:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002208:	e003      	b.n	8002212 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800220a:	2306      	movs	r3, #6
 800220c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002210:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6818      	ldr	r0, [r3, #0]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002220:	f7ff faf2 	bl	8001808 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fc49 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 800222e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fc69 	bl	8001b0e <LL_ADC_INJ_IsConversionOngoing>
 800223c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002240:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002244:	2b00      	cmp	r3, #0
 8002246:	f040 81a4 	bne.w	8002592 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800224a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 819f 	bne.w	8002592 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	6819      	ldr	r1, [r3, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	461a      	mov	r2, r3
 8002262:	f7ff fafd 	bl	8001860 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	08db      	lsrs	r3, r3, #3
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	2b04      	cmp	r3, #4
 8002286:	d00a      	beq.n	800229e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6818      	ldr	r0, [r3, #0]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	6919      	ldr	r1, [r3, #16]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002298:	f7ff fa4e 	bl	8001738 <LL_ADC_SetOffset>
 800229c:	e179      	b.n	8002592 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2100      	movs	r1, #0
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fa6b 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80022aa:	4603      	mov	r3, r0
 80022ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10a      	bne.n	80022ca <HAL_ADC_ConfigChannel+0x14e>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2100      	movs	r1, #0
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff fa60 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80022c0:	4603      	mov	r3, r0
 80022c2:	0e9b      	lsrs	r3, r3, #26
 80022c4:	f003 021f 	and.w	r2, r3, #31
 80022c8:	e01e      	b.n	8002308 <HAL_ADC_ConfigChannel+0x18c>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2100      	movs	r1, #0
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fa55 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80022d6:	4603      	mov	r3, r0
 80022d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80022ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80022f8:	2320      	movs	r3, #32
 80022fa:	e004      	b.n	8002306 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80022fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002300:	fab3 f383 	clz	r3, r3
 8002304:	b2db      	uxtb	r3, r3
 8002306:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002310:	2b00      	cmp	r3, #0
 8002312:	d105      	bne.n	8002320 <HAL_ADC_ConfigChannel+0x1a4>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	0e9b      	lsrs	r3, r3, #26
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	e018      	b.n	8002352 <HAL_ADC_ConfigChannel+0x1d6>
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800232c:	fa93 f3a3 	rbit	r3, r3
 8002330:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002334:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002338:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800233c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002344:	2320      	movs	r3, #32
 8002346:	e004      	b.n	8002352 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002348:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800234c:	fab3 f383 	clz	r3, r3
 8002350:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002352:	429a      	cmp	r2, r3
 8002354:	d106      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fa24 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2101      	movs	r1, #1
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff fa08 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002370:	4603      	mov	r3, r0
 8002372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10a      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x214>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2101      	movs	r1, #1
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff f9fd 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	0e9b      	lsrs	r3, r3, #26
 800238a:	f003 021f 	and.w	r2, r3, #31
 800238e:	e01e      	b.n	80023ce <HAL_ADC_ConfigChannel+0x252>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2101      	movs	r1, #1
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff f9f2 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800239c:	4603      	mov	r3, r0
 800239e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80023ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80023b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80023be:	2320      	movs	r3, #32
 80023c0:	e004      	b.n	80023cc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80023c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d105      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x26a>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	0e9b      	lsrs	r3, r3, #26
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	e018      	b.n	8002418 <HAL_ADC_ConfigChannel+0x29c>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80023f2:	fa93 f3a3 	rbit	r3, r3
 80023f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80023fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80023fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002402:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800240a:	2320      	movs	r3, #32
 800240c:	e004      	b.n	8002418 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800240e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002418:	429a      	cmp	r2, r3
 800241a:	d106      	bne.n	800242a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2200      	movs	r2, #0
 8002422:	2101      	movs	r1, #1
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff f9c1 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2102      	movs	r1, #2
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff f9a5 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800243c:	2b00      	cmp	r3, #0
 800243e:	d10a      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x2da>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2102      	movs	r1, #2
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff f99a 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800244c:	4603      	mov	r3, r0
 800244e:	0e9b      	lsrs	r3, r3, #26
 8002450:	f003 021f 	and.w	r2, r3, #31
 8002454:	e01e      	b.n	8002494 <HAL_ADC_ConfigChannel+0x318>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2102      	movs	r1, #2
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff f98f 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002462:	4603      	mov	r3, r0
 8002464:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002474:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002478:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800247c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002484:	2320      	movs	r3, #32
 8002486:	e004      	b.n	8002492 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002488:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800248c:	fab3 f383 	clz	r3, r3
 8002490:	b2db      	uxtb	r3, r3
 8002492:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800249c:	2b00      	cmp	r3, #0
 800249e:	d105      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x330>
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	0e9b      	lsrs	r3, r3, #26
 80024a6:	f003 031f 	and.w	r3, r3, #31
 80024aa:	e014      	b.n	80024d6 <HAL_ADC_ConfigChannel+0x35a>
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80024b4:	fa93 f3a3 	rbit	r3, r3
 80024b8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80024ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80024c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80024c8:	2320      	movs	r3, #32
 80024ca:	e004      	b.n	80024d6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80024cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024d0:	fab3 f383 	clz	r3, r3
 80024d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d106      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2200      	movs	r2, #0
 80024e0:	2102      	movs	r1, #2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff f962 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2103      	movs	r1, #3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff f946 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80024f4:	4603      	mov	r3, r0
 80024f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10a      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x398>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2103      	movs	r1, #3
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff f93b 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800250a:	4603      	mov	r3, r0
 800250c:	0e9b      	lsrs	r3, r3, #26
 800250e:	f003 021f 	and.w	r2, r3, #31
 8002512:	e017      	b.n	8002544 <HAL_ADC_ConfigChannel+0x3c8>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2103      	movs	r1, #3
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f930 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002526:	fa93 f3a3 	rbit	r3, r3
 800252a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800252c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800252e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002530:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002536:	2320      	movs	r3, #32
 8002538:	e003      	b.n	8002542 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800253a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800253c:	fab3 f383 	clz	r3, r3
 8002540:	b2db      	uxtb	r3, r3
 8002542:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800254c:	2b00      	cmp	r3, #0
 800254e:	d105      	bne.n	800255c <HAL_ADC_ConfigChannel+0x3e0>
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	0e9b      	lsrs	r3, r3, #26
 8002556:	f003 031f 	and.w	r3, r3, #31
 800255a:	e011      	b.n	8002580 <HAL_ADC_ConfigChannel+0x404>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002564:	fa93 f3a3 	rbit	r3, r3
 8002568:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800256a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800256c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800256e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002574:	2320      	movs	r3, #32
 8002576:	e003      	b.n	8002580 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002578:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800257a:	fab3 f383 	clz	r3, r3
 800257e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002580:	429a      	cmp	r2, r3
 8002582:	d106      	bne.n	8002592 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2200      	movs	r2, #0
 800258a:	2103      	movs	r1, #3
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff f90d 	bl	80017ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fa44 	bl	8001a24 <LL_ADC_IsEnabled>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f040 8140 	bne.w	8002824 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6818      	ldr	r0, [r3, #0]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	6819      	ldr	r1, [r3, #0]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	461a      	mov	r2, r3
 80025b2:	f7ff f981 	bl	80018b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	4a8f      	ldr	r2, [pc, #572]	@ (80027f8 <HAL_ADC_ConfigChannel+0x67c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	f040 8131 	bne.w	8002824 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d10b      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x46e>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	0e9b      	lsrs	r3, r3, #26
 80025d8:	3301      	adds	r3, #1
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	2b09      	cmp	r3, #9
 80025e0:	bf94      	ite	ls
 80025e2:	2301      	movls	r3, #1
 80025e4:	2300      	movhi	r3, #0
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	e019      	b.n	800261e <HAL_ADC_ConfigChannel+0x4a2>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80025f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80025fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002602:	2320      	movs	r3, #32
 8002604:	e003      	b.n	800260e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	3301      	adds	r3, #1
 8002610:	f003 031f 	and.w	r3, r3, #31
 8002614:	2b09      	cmp	r3, #9
 8002616:	bf94      	ite	ls
 8002618:	2301      	movls	r3, #1
 800261a:	2300      	movhi	r3, #0
 800261c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800261e:	2b00      	cmp	r3, #0
 8002620:	d079      	beq.n	8002716 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262a:	2b00      	cmp	r3, #0
 800262c:	d107      	bne.n	800263e <HAL_ADC_ConfigChannel+0x4c2>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	0e9b      	lsrs	r3, r3, #26
 8002634:	3301      	adds	r3, #1
 8002636:	069b      	lsls	r3, r3, #26
 8002638:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800263c:	e015      	b.n	800266a <HAL_ADC_ConfigChannel+0x4ee>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002646:	fa93 f3a3 	rbit	r3, r3
 800264a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800264c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800264e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002656:	2320      	movs	r3, #32
 8002658:	e003      	b.n	8002662 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800265a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800265c:	fab3 f383 	clz	r3, r3
 8002660:	b2db      	uxtb	r3, r3
 8002662:	3301      	adds	r3, #1
 8002664:	069b      	lsls	r3, r3, #26
 8002666:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_ADC_ConfigChannel+0x50e>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	0e9b      	lsrs	r3, r3, #26
 800267c:	3301      	adds	r3, #1
 800267e:	f003 031f 	and.w	r3, r3, #31
 8002682:	2101      	movs	r1, #1
 8002684:	fa01 f303 	lsl.w	r3, r1, r3
 8002688:	e017      	b.n	80026ba <HAL_ADC_ConfigChannel+0x53e>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002692:	fa93 f3a3 	rbit	r3, r3
 8002696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800269a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800269c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80026a2:	2320      	movs	r3, #32
 80026a4:	e003      	b.n	80026ae <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80026a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026a8:	fab3 f383 	clz	r3, r3
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	3301      	adds	r3, #1
 80026b0:	f003 031f 	and.w	r3, r3, #31
 80026b4:	2101      	movs	r1, #1
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	ea42 0103 	orr.w	r1, r2, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10a      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x564>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0e9b      	lsrs	r3, r3, #26
 80026d0:	3301      	adds	r3, #1
 80026d2:	f003 021f 	and.w	r2, r3, #31
 80026d6:	4613      	mov	r3, r2
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	051b      	lsls	r3, r3, #20
 80026de:	e018      	b.n	8002712 <HAL_ADC_ConfigChannel+0x596>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026e8:	fa93 f3a3 	rbit	r3, r3
 80026ec:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80026ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80026f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80026f8:	2320      	movs	r3, #32
 80026fa:	e003      	b.n	8002704 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80026fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	3301      	adds	r3, #1
 8002706:	f003 021f 	and.w	r2, r3, #31
 800270a:	4613      	mov	r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	4413      	add	r3, r2
 8002710:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002712:	430b      	orrs	r3, r1
 8002714:	e081      	b.n	800281a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800271e:	2b00      	cmp	r3, #0
 8002720:	d107      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x5b6>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	0e9b      	lsrs	r3, r3, #26
 8002728:	3301      	adds	r3, #1
 800272a:	069b      	lsls	r3, r3, #26
 800272c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002730:	e015      	b.n	800275e <HAL_ADC_ConfigChannel+0x5e2>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800274a:	2320      	movs	r3, #32
 800274c:	e003      	b.n	8002756 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800274e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	3301      	adds	r3, #1
 8002758:	069b      	lsls	r3, r3, #26
 800275a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002766:	2b00      	cmp	r3, #0
 8002768:	d109      	bne.n	800277e <HAL_ADC_ConfigChannel+0x602>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	0e9b      	lsrs	r3, r3, #26
 8002770:	3301      	adds	r3, #1
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	2101      	movs	r1, #1
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	e017      	b.n	80027ae <HAL_ADC_ConfigChannel+0x632>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	fa93 f3a3 	rbit	r3, r3
 800278a:	61bb      	str	r3, [r7, #24]
  return result;
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002796:	2320      	movs	r3, #32
 8002798:	e003      	b.n	80027a2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	fab3 f383 	clz	r3, r3
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	2101      	movs	r1, #1
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	ea42 0103 	orr.w	r1, r2, r3
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10d      	bne.n	80027da <HAL_ADC_ConfigChannel+0x65e>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	0e9b      	lsrs	r3, r3, #26
 80027c4:	3301      	adds	r3, #1
 80027c6:	f003 021f 	and.w	r2, r3, #31
 80027ca:	4613      	mov	r3, r2
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4413      	add	r3, r2
 80027d0:	3b1e      	subs	r3, #30
 80027d2:	051b      	lsls	r3, r3, #20
 80027d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027d8:	e01e      	b.n	8002818 <HAL_ADC_ConfigChannel+0x69c>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	fa93 f3a3 	rbit	r3, r3
 80027e6:	60fb      	str	r3, [r7, #12]
  return result;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d104      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80027f2:	2320      	movs	r3, #32
 80027f4:	e006      	b.n	8002804 <HAL_ADC_ConfigChannel+0x688>
 80027f6:	bf00      	nop
 80027f8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fab3 f383 	clz	r3, r3
 8002802:	b2db      	uxtb	r3, r3
 8002804:	3301      	adds	r3, #1
 8002806:	f003 021f 	and.w	r2, r3, #31
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	3b1e      	subs	r3, #30
 8002812:	051b      	lsls	r3, r3, #20
 8002814:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002818:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800281e:	4619      	mov	r1, r3
 8002820:	f7ff f81e 	bl	8001860 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4b44      	ldr	r3, [pc, #272]	@ (800293c <HAL_ADC_ConfigChannel+0x7c0>)
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d07a      	beq.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002830:	4843      	ldr	r0, [pc, #268]	@ (8002940 <HAL_ADC_ConfigChannel+0x7c4>)
 8002832:	f7fe ff73 	bl	800171c <LL_ADC_GetCommonPathInternalCh>
 8002836:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a41      	ldr	r2, [pc, #260]	@ (8002944 <HAL_ADC_ConfigChannel+0x7c8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d12c      	bne.n	800289e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002844:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d126      	bne.n	800289e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a3c      	ldr	r2, [pc, #240]	@ (8002948 <HAL_ADC_ConfigChannel+0x7cc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d004      	beq.n	8002864 <HAL_ADC_ConfigChannel+0x6e8>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a3b      	ldr	r2, [pc, #236]	@ (800294c <HAL_ADC_ConfigChannel+0x7d0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d15d      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002864:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002868:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800286c:	4619      	mov	r1, r3
 800286e:	4834      	ldr	r0, [pc, #208]	@ (8002940 <HAL_ADC_ConfigChannel+0x7c4>)
 8002870:	f7fe ff41 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002874:	4b36      	ldr	r3, [pc, #216]	@ (8002950 <HAL_ADC_ConfigChannel+0x7d4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	099b      	lsrs	r3, r3, #6
 800287a:	4a36      	ldr	r2, [pc, #216]	@ (8002954 <HAL_ADC_ConfigChannel+0x7d8>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	099b      	lsrs	r3, r3, #6
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800288e:	e002      	b.n	8002896 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	3b01      	subs	r3, #1
 8002894:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f9      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800289c:	e040      	b.n	8002920 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002958 <HAL_ADC_ConfigChannel+0x7dc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d118      	bne.n	80028da <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d112      	bne.n	80028da <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a23      	ldr	r2, [pc, #140]	@ (8002948 <HAL_ADC_ConfigChannel+0x7cc>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d004      	beq.n	80028c8 <HAL_ADC_ConfigChannel+0x74c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a22      	ldr	r2, [pc, #136]	@ (800294c <HAL_ADC_ConfigChannel+0x7d0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d12d      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028d0:	4619      	mov	r1, r3
 80028d2:	481b      	ldr	r0, [pc, #108]	@ (8002940 <HAL_ADC_ConfigChannel+0x7c4>)
 80028d4:	f7fe ff0f 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028d8:	e024      	b.n	8002924 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1f      	ldr	r2, [pc, #124]	@ (800295c <HAL_ADC_ConfigChannel+0x7e0>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d120      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d11a      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a14      	ldr	r2, [pc, #80]	@ (8002948 <HAL_ADC_ConfigChannel+0x7cc>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d115      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002902:	4619      	mov	r1, r3
 8002904:	480e      	ldr	r0, [pc, #56]	@ (8002940 <HAL_ADC_ConfigChannel+0x7c4>)
 8002906:	f7fe fef6 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
 800290a:	e00c      	b.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002910:	f043 0220 	orr.w	r2, r3, #32
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800291e:	e002      	b.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002920:	bf00      	nop
 8002922:	e000      	b.n	8002926 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002924:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800292e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002932:	4618      	mov	r0, r3
 8002934:	37d8      	adds	r7, #216	@ 0xd8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	80080000 	.word	0x80080000
 8002940:	50040300 	.word	0x50040300
 8002944:	c7520000 	.word	0xc7520000
 8002948:	50040000 	.word	0x50040000
 800294c:	50040200 	.word	0x50040200
 8002950:	20000000 	.word	0x20000000
 8002954:	053e2d63 	.word	0x053e2d63
 8002958:	cb840000 	.word	0xcb840000
 800295c:	80000001 	.word	0x80000001

08002960 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800296a:	2300      	movs	r3, #0
 800296c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f8a2 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 800297c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff f8c3 	bl	8001b0e <LL_ADC_INJ_IsConversionOngoing>
 8002988:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d103      	bne.n	8002998 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 8098 	beq.w	8002ac8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d02a      	beq.n	80029fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	7e5b      	ldrb	r3, [r3, #25]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d126      	bne.n	80029fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7e1b      	ldrb	r3, [r3, #24]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d122      	bne.n	80029fc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80029b6:	2301      	movs	r3, #1
 80029b8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80029ba:	e014      	b.n	80029e6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	4a45      	ldr	r2, [pc, #276]	@ (8002ad4 <ADC_ConversionStop+0x174>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d90d      	bls.n	80029e0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c8:	f043 0210 	orr.w	r2, r3, #16
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d4:	f043 0201 	orr.w	r2, r3, #1
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e074      	b.n	8002aca <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	3301      	adds	r3, #1
 80029e4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f0:	2b40      	cmp	r3, #64	@ 0x40
 80029f2:	d1e3      	bne.n	80029bc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2240      	movs	r2, #64	@ 0x40
 80029fa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d014      	beq.n	8002a2c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff f85a 	bl	8001ac0 <LL_ADC_REG_IsConversionOngoing>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00c      	beq.n	8002a2c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff f817 	bl	8001a4a <LL_ADC_IsDisableOngoing>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d104      	bne.n	8002a2c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff f836 	bl	8001a98 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d014      	beq.n	8002a5c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff f869 	bl	8001b0e <LL_ADC_INJ_IsConversionOngoing>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00c      	beq.n	8002a5c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe ffff 	bl	8001a4a <LL_ADC_IsDisableOngoing>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d104      	bne.n	8002a5c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff f845 	bl	8001ae6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d005      	beq.n	8002a6e <ADC_ConversionStop+0x10e>
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d105      	bne.n	8002a74 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002a68:	230c      	movs	r3, #12
 8002a6a:	617b      	str	r3, [r7, #20]
        break;
 8002a6c:	e005      	b.n	8002a7a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002a6e:	2308      	movs	r3, #8
 8002a70:	617b      	str	r3, [r7, #20]
        break;
 8002a72:	e002      	b.n	8002a7a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002a74:	2304      	movs	r3, #4
 8002a76:	617b      	str	r3, [r7, #20]
        break;
 8002a78:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002a7a:	f7fe fdf9 	bl	8001670 <HAL_GetTick>
 8002a7e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a80:	e01b      	b.n	8002aba <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002a82:	f7fe fdf5 	bl	8001670 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d914      	bls.n	8002aba <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00d      	beq.n	8002aba <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa2:	f043 0210 	orr.w	r2, r3, #16
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aae:	f043 0201 	orr.w	r2, r3, #1
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e007      	b.n	8002aca <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1dc      	bne.n	8002a82 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3720      	adds	r7, #32
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	a33fffff 	.word	0xa33fffff

08002ad8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fe ff9b 	bl	8001a24 <LL_ADC_IsEnabled>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d169      	bne.n	8002bc8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	4b36      	ldr	r3, [pc, #216]	@ (8002bd4 <ADC_Enable+0xfc>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00d      	beq.n	8002b1e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b06:	f043 0210 	orr.w	r2, r3, #16
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b12:	f043 0201 	orr.w	r2, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e055      	b.n	8002bca <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe ff56 	bl	80019d4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b28:	482b      	ldr	r0, [pc, #172]	@ (8002bd8 <ADC_Enable+0x100>)
 8002b2a:	f7fe fdf7 	bl	800171c <LL_ADC_GetCommonPathInternalCh>
 8002b2e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002b30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d013      	beq.n	8002b60 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b38:	4b28      	ldr	r3, [pc, #160]	@ (8002bdc <ADC_Enable+0x104>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	099b      	lsrs	r3, r3, #6
 8002b3e:	4a28      	ldr	r2, [pc, #160]	@ (8002be0 <ADC_Enable+0x108>)
 8002b40:	fba2 2303 	umull	r2, r3, r2, r3
 8002b44:	099b      	lsrs	r3, r3, #6
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b52:	e002      	b.n	8002b5a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1f9      	bne.n	8002b54 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b60:	f7fe fd86 	bl	8001670 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b66:	e028      	b.n	8002bba <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fe ff59 	bl	8001a24 <LL_ADC_IsEnabled>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d104      	bne.n	8002b82 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe ff29 	bl	80019d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b82:	f7fe fd75 	bl	8001670 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d914      	bls.n	8002bba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d00d      	beq.n	8002bba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	f043 0210 	orr.w	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bae:	f043 0201 	orr.w	r2, r3, #1
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e007      	b.n	8002bca <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d1cf      	bne.n	8002b68 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	8000003f 	.word	0x8000003f
 8002bd8:	50040300 	.word	0x50040300
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	053e2d63 	.word	0x053e2d63

08002be4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fe ff2a 	bl	8001a4a <LL_ADC_IsDisableOngoing>
 8002bf6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fe ff11 	bl	8001a24 <LL_ADC_IsEnabled>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d047      	beq.n	8002c98 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d144      	bne.n	8002c98 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 030d 	and.w	r3, r3, #13
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d10c      	bne.n	8002c36 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7fe feeb 	bl	80019fc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c2e:	f7fe fd1f 	bl	8001670 <HAL_GetTick>
 8002c32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c34:	e029      	b.n	8002c8a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3a:	f043 0210 	orr.w	r2, r3, #16
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c46:	f043 0201 	orr.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e023      	b.n	8002c9a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c52:	f7fe fd0d 	bl	8001670 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d914      	bls.n	8002c8a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00d      	beq.n	8002c8a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c72:	f043 0210 	orr.w	r2, r3, #16
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7e:	f043 0201 	orr.w	r2, r3, #1
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e007      	b.n	8002c9a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1dc      	bne.n	8002c52 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <LL_ADC_IsEnabled>:
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d101      	bne.n	8002cba <LL_ADC_IsEnabled+0x18>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <LL_ADC_IsEnabled+0x1a>
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <LL_ADC_REG_IsConversionOngoing>:
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d101      	bne.n	8002ce0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e000      	b.n	8002ce2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
	...

08002cf0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b09f      	sub	sp, #124	@ 0x7c
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e093      	b.n	8002e36 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002d16:	2300      	movs	r3, #0
 8002d18:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a47      	ldr	r2, [pc, #284]	@ (8002e40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d102      	bne.n	8002d2e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002d28:	4b46      	ldr	r3, [pc, #280]	@ (8002e44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002d2a:	60bb      	str	r3, [r7, #8]
 8002d2c:	e001      	b.n	8002d32 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d3c:	f043 0220 	orr.w	r2, r3, #32
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e072      	b.n	8002e36 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ffb8 	bl	8002cc8 <LL_ADC_REG_IsConversionOngoing>
 8002d58:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff ffb2 	bl	8002cc8 <LL_ADC_REG_IsConversionOngoing>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d154      	bne.n	8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002d6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d151      	bne.n	8002e14 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d70:	4b35      	ldr	r3, [pc, #212]	@ (8002e48 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002d72:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d02c      	beq.n	8002dd6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002d7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d8e:	035b      	lsls	r3, r3, #13
 8002d90:	430b      	orrs	r3, r1
 8002d92:	431a      	orrs	r2, r3
 8002d94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d96:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d98:	4829      	ldr	r0, [pc, #164]	@ (8002e40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d9a:	f7ff ff82 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002d9e:	4604      	mov	r4, r0
 8002da0:	4828      	ldr	r0, [pc, #160]	@ (8002e44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002da2:	f7ff ff7e 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002da6:	4603      	mov	r3, r0
 8002da8:	431c      	orrs	r4, r3
 8002daa:	4828      	ldr	r0, [pc, #160]	@ (8002e4c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002dac:	f7ff ff79 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002db0:	4603      	mov	r3, r0
 8002db2:	4323      	orrs	r3, r4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d137      	bne.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002db8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002dc0:	f023 030f 	bic.w	r3, r3, #15
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	6811      	ldr	r1, [r2, #0]
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	6892      	ldr	r2, [r2, #8]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dd2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002dd4:	e028      	b.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002de0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002de2:	4817      	ldr	r0, [pc, #92]	@ (8002e40 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002de4:	f7ff ff5d 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002de8:	4604      	mov	r4, r0
 8002dea:	4816      	ldr	r0, [pc, #88]	@ (8002e44 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002dec:	f7ff ff59 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002df0:	4603      	mov	r3, r0
 8002df2:	431c      	orrs	r4, r3
 8002df4:	4815      	ldr	r0, [pc, #84]	@ (8002e4c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002df6:	f7ff ff54 	bl	8002ca2 <LL_ADC_IsEnabled>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	4323      	orrs	r3, r4
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d112      	bne.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002e0a:	f023 030f 	bic.w	r3, r3, #15
 8002e0e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e10:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e12:	e009      	b.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e18:	f043 0220 	orr.w	r2, r3, #32
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002e26:	e000      	b.n	8002e2a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e32:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	377c      	adds	r7, #124	@ 0x7c
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd90      	pop	{r4, r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	50040000 	.word	0x50040000
 8002e44:	50040100 	.word	0x50040100
 8002e48:	50040300 	.word	0x50040300
 8002e4c:	50040200 	.word	0x50040200

08002e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e60:	4b0c      	ldr	r3, [pc, #48]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e82:	4a04      	ldr	r2, [pc, #16]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	60d3      	str	r3, [r2, #12]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e9c:	4b04      	ldr	r3, [pc, #16]	@ (8002eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	f003 0307 	and.w	r3, r3, #7
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	db0b      	blt.n	8002ede <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	f003 021f 	and.w	r2, r3, #31
 8002ecc:	4907      	ldr	r1, [pc, #28]	@ (8002eec <__NVIC_EnableIRQ+0x38>)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	095b      	lsrs	r3, r3, #5
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000e100 	.word	0xe000e100

08002ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	6039      	str	r1, [r7, #0]
 8002efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	db0a      	blt.n	8002f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	490c      	ldr	r1, [pc, #48]	@ (8002f3c <__NVIC_SetPriority+0x4c>)
 8002f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0e:	0112      	lsls	r2, r2, #4
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	440b      	add	r3, r1
 8002f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f18:	e00a      	b.n	8002f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	4908      	ldr	r1, [pc, #32]	@ (8002f40 <__NVIC_SetPriority+0x50>)
 8002f20:	79fb      	ldrb	r3, [r7, #7]
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	3b04      	subs	r3, #4
 8002f28:	0112      	lsls	r2, r2, #4
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	761a      	strb	r2, [r3, #24]
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	e000e100 	.word	0xe000e100
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b089      	sub	sp, #36	@ 0x24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	f1c3 0307 	rsb	r3, r3, #7
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	bf28      	it	cs
 8002f62:	2304      	movcs	r3, #4
 8002f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	3304      	adds	r3, #4
 8002f6a:	2b06      	cmp	r3, #6
 8002f6c:	d902      	bls.n	8002f74 <NVIC_EncodePriority+0x30>
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	3b03      	subs	r3, #3
 8002f72:	e000      	b.n	8002f76 <NVIC_EncodePriority+0x32>
 8002f74:	2300      	movs	r3, #0
 8002f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f78:	f04f 32ff 	mov.w	r2, #4294967295
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f82:	43da      	mvns	r2, r3
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	401a      	ands	r2, r3
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	fa01 f303 	lsl.w	r3, r1, r3
 8002f96:	43d9      	mvns	r1, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f9c:	4313      	orrs	r3, r2
         );
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3724      	adds	r7, #36	@ 0x24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fbc:	d301      	bcc.n	8002fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e00f      	b.n	8002fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fec <SysTick_Config+0x40>)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fca:	210f      	movs	r1, #15
 8002fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd0:	f7ff ff8e 	bl	8002ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fd4:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <SysTick_Config+0x40>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fda:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <SysTick_Config+0x40>)
 8002fdc:	2207      	movs	r2, #7
 8002fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	e000e010 	.word	0xe000e010

08002ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff ff29 	bl	8002e50 <__NVIC_SetPriorityGrouping>
}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b086      	sub	sp, #24
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	60b9      	str	r1, [r7, #8]
 8003010:	607a      	str	r2, [r7, #4]
 8003012:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003018:	f7ff ff3e 	bl	8002e98 <__NVIC_GetPriorityGrouping>
 800301c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	68b9      	ldr	r1, [r7, #8]
 8003022:	6978      	ldr	r0, [r7, #20]
 8003024:	f7ff ff8e 	bl	8002f44 <NVIC_EncodePriority>
 8003028:	4602      	mov	r2, r0
 800302a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800302e:	4611      	mov	r1, r2
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff ff5d 	bl	8002ef0 <__NVIC_SetPriority>
}
 8003036:	bf00      	nop
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	4603      	mov	r3, r0
 8003046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff ff31 	bl	8002eb4 <__NVIC_EnableIRQ>
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7ff ffa2 	bl	8002fac <SysTick_Config>
 8003068:	4603      	mov	r3, r0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
	...

08003074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003074:	b480      	push	{r7}
 8003076:	b087      	sub	sp, #28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003082:	e17f      	b.n	8003384 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	2101      	movs	r1, #1
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	fa01 f303 	lsl.w	r3, r1, r3
 8003090:	4013      	ands	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8171 	beq.w	800337e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d005      	beq.n	80030b4 <HAL_GPIO_Init+0x40>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d130      	bne.n	8003116 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4013      	ands	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4313      	orrs	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030ea:	2201      	movs	r2, #1
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	4013      	ands	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	091b      	lsrs	r3, r3, #4
 8003100:	f003 0201 	and.w	r2, r3, #1
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	2b03      	cmp	r3, #3
 8003120:	d118      	bne.n	8003154 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003126:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003128:	2201      	movs	r2, #1
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	4013      	ands	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	08db      	lsrs	r3, r3, #3
 800313e:	f003 0201 	and.w	r2, r3, #1
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	4313      	orrs	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b03      	cmp	r3, #3
 800315e:	d017      	beq.n	8003190 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	2203      	movs	r2, #3
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43db      	mvns	r3, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d123      	bne.n	80031e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	08da      	lsrs	r2, r3, #3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3208      	adds	r2, #8
 80031a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	220f      	movs	r2, #15
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4013      	ands	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	691a      	ldr	r2, [r3, #16]
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	08da      	lsrs	r2, r3, #3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	3208      	adds	r2, #8
 80031de:	6939      	ldr	r1, [r7, #16]
 80031e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	2203      	movs	r2, #3
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4013      	ands	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0203 	and.w	r2, r3, #3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80ac 	beq.w	800337e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003226:	4b5f      	ldr	r3, [pc, #380]	@ (80033a4 <HAL_GPIO_Init+0x330>)
 8003228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800322a:	4a5e      	ldr	r2, [pc, #376]	@ (80033a4 <HAL_GPIO_Init+0x330>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6613      	str	r3, [r2, #96]	@ 0x60
 8003232:	4b5c      	ldr	r3, [pc, #368]	@ (80033a4 <HAL_GPIO_Init+0x330>)
 8003234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800323e:	4a5a      	ldr	r2, [pc, #360]	@ (80033a8 <HAL_GPIO_Init+0x334>)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	089b      	lsrs	r3, r3, #2
 8003244:	3302      	adds	r3, #2
 8003246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800324a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	220f      	movs	r2, #15
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43db      	mvns	r3, r3
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003268:	d025      	beq.n	80032b6 <HAL_GPIO_Init+0x242>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a4f      	ldr	r2, [pc, #316]	@ (80033ac <HAL_GPIO_Init+0x338>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d01f      	beq.n	80032b2 <HAL_GPIO_Init+0x23e>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a4e      	ldr	r2, [pc, #312]	@ (80033b0 <HAL_GPIO_Init+0x33c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d019      	beq.n	80032ae <HAL_GPIO_Init+0x23a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a4d      	ldr	r2, [pc, #308]	@ (80033b4 <HAL_GPIO_Init+0x340>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d013      	beq.n	80032aa <HAL_GPIO_Init+0x236>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a4c      	ldr	r2, [pc, #304]	@ (80033b8 <HAL_GPIO_Init+0x344>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00d      	beq.n	80032a6 <HAL_GPIO_Init+0x232>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a4b      	ldr	r2, [pc, #300]	@ (80033bc <HAL_GPIO_Init+0x348>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d007      	beq.n	80032a2 <HAL_GPIO_Init+0x22e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a4a      	ldr	r2, [pc, #296]	@ (80033c0 <HAL_GPIO_Init+0x34c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d101      	bne.n	800329e <HAL_GPIO_Init+0x22a>
 800329a:	2306      	movs	r3, #6
 800329c:	e00c      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 800329e:	2307      	movs	r3, #7
 80032a0:	e00a      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032a2:	2305      	movs	r3, #5
 80032a4:	e008      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032a6:	2304      	movs	r3, #4
 80032a8:	e006      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032aa:	2303      	movs	r3, #3
 80032ac:	e004      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e002      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_GPIO_Init+0x244>
 80032b6:	2300      	movs	r3, #0
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	f002 0203 	and.w	r2, r2, #3
 80032be:	0092      	lsls	r2, r2, #2
 80032c0:	4093      	lsls	r3, r2
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032c8:	4937      	ldr	r1, [pc, #220]	@ (80033a8 <HAL_GPIO_Init+0x334>)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	089b      	lsrs	r3, r3, #2
 80032ce:	3302      	adds	r3, #2
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032d6:	4b3b      	ldr	r3, [pc, #236]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	43db      	mvns	r3, r3
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4013      	ands	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032fa:	4a32      	ldr	r2, [pc, #200]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003300:	4b30      	ldr	r3, [pc, #192]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	43db      	mvns	r3, r3
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	4013      	ands	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003324:	4a27      	ldr	r2, [pc, #156]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800332a:	4b26      	ldr	r3, [pc, #152]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	43db      	mvns	r3, r3
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4013      	ands	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4313      	orrs	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800334e:	4a1d      	ldr	r2, [pc, #116]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003354:	4b1b      	ldr	r3, [pc, #108]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	43db      	mvns	r3, r3
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4013      	ands	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	4313      	orrs	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003378:	4a12      	ldr	r2, [pc, #72]	@ (80033c4 <HAL_GPIO_Init+0x350>)
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	3301      	adds	r3, #1
 8003382:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	f47f ae78 	bne.w	8003084 <HAL_GPIO_Init+0x10>
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40021000 	.word	0x40021000
 80033a8:	40010000 	.word	0x40010000
 80033ac:	48000400 	.word	0x48000400
 80033b0:	48000800 	.word	0x48000800
 80033b4:	48000c00 	.word	0x48000c00
 80033b8:	48001000 	.word	0x48001000
 80033bc:	48001400 	.word	0x48001400
 80033c0:	48001800 	.word	0x48001800
 80033c4:	40010400 	.word	0x40010400

080033c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	807b      	strh	r3, [r7, #2]
 80033d4:	4613      	mov	r3, r2
 80033d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033d8:	787b      	ldrb	r3, [r7, #1]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033de:	887a      	ldrh	r2, [r7, #2]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033e4:	e002      	b.n	80033ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033e6:	887a      	ldrh	r2, [r7, #2]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003402:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003404:	695a      	ldr	r2, [r3, #20]
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	4013      	ands	r3, r2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d006      	beq.n	800341c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800340e:	4a05      	ldr	r2, [pc, #20]	@ (8003424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003414:	88fb      	ldrh	r3, [r7, #6]
 8003416:	4618      	mov	r0, r3
 8003418:	f000 f806 	bl	8003428 <HAL_GPIO_EXTI_Callback>
  }
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40010400 	.word	0x40010400

08003428 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr

0800343e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d101      	bne.n	8003450 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e08d      	b.n	800356c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7fd fa37 	bl	80008d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2224      	movs	r2, #36	@ 0x24
 800346e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 0201 	bic.w	r2, r2, #1
 8003480:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800348e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800349e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d107      	bne.n	80034b8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034b4:	609a      	str	r2, [r3, #8]
 80034b6:	e006      	b.n	80034c6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80034c4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d108      	bne.n	80034e0 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	e007      	b.n	80034f0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ee:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6812      	ldr	r2, [r2, #0]
 80034fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003502:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003512:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	69d9      	ldr	r1, [r3, #28]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a1a      	ldr	r2, [r3, #32]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af02      	add	r7, sp, #8
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	4608      	mov	r0, r1
 800357e:	4611      	mov	r1, r2
 8003580:	461a      	mov	r2, r3
 8003582:	4603      	mov	r3, r0
 8003584:	817b      	strh	r3, [r7, #10]
 8003586:	460b      	mov	r3, r1
 8003588:	813b      	strh	r3, [r7, #8]
 800358a:	4613      	mov	r3, r2
 800358c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b20      	cmp	r3, #32
 8003598:	f040 80f9 	bne.w	800378e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d002      	beq.n	80035a8 <HAL_I2C_Mem_Write+0x34>
 80035a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d105      	bne.n	80035b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0ed      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_I2C_Mem_Write+0x4e>
 80035be:	2302      	movs	r3, #2
 80035c0:	e0e6      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035ca:	f7fe f851 	bl	8001670 <HAL_GetTick>
 80035ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	2319      	movs	r3, #25
 80035d6:	2201      	movs	r2, #1
 80035d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 f955 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e0d1      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2221      	movs	r2, #33	@ 0x21
 80035f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2240      	movs	r2, #64	@ 0x40
 80035f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a3a      	ldr	r2, [r7, #32]
 8003606:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800360c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003614:	88f8      	ldrh	r0, [r7, #6]
 8003616:	893a      	ldrh	r2, [r7, #8]
 8003618:	8979      	ldrh	r1, [r7, #10]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	4603      	mov	r3, r0
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f8b9 	bl	800379c <I2C_RequestMemoryWrite>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0a9      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003640:	b29b      	uxth	r3, r3
 8003642:	2bff      	cmp	r3, #255	@ 0xff
 8003644:	d90e      	bls.n	8003664 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	22ff      	movs	r2, #255	@ 0xff
 800364a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003650:	b2da      	uxtb	r2, r3
 8003652:	8979      	ldrh	r1, [r7, #10]
 8003654:	2300      	movs	r3, #0
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 fad9 	bl	8003c14 <I2C_TransferConfig>
 8003662:	e00f      	b.n	8003684 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003668:	b29a      	uxth	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003672:	b2da      	uxtb	r2, r3
 8003674:	8979      	ldrh	r1, [r7, #10]
 8003676:	2300      	movs	r3, #0
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 fac8 	bl	8003c14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f958 	bl	800393e <I2C_WaitOnTXISFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e07b      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	781a      	ldrb	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d034      	beq.n	800373c <HAL_I2C_Mem_Write+0x1c8>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d130      	bne.n	800373c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	9300      	str	r3, [sp, #0]
 80036de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e0:	2200      	movs	r2, #0
 80036e2:	2180      	movs	r1, #128	@ 0x80
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 f8d1 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e04d      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	2bff      	cmp	r3, #255	@ 0xff
 80036fc:	d90e      	bls.n	800371c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	22ff      	movs	r2, #255	@ 0xff
 8003702:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003708:	b2da      	uxtb	r2, r3
 800370a:	8979      	ldrh	r1, [r7, #10]
 800370c:	2300      	movs	r3, #0
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 fa7d 	bl	8003c14 <I2C_TransferConfig>
 800371a:	e00f      	b.n	800373c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372a:	b2da      	uxtb	r2, r3
 800372c:	8979      	ldrh	r1, [r7, #10]
 800372e:	2300      	movs	r3, #0
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 fa6c 	bl	8003c14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003740:	b29b      	uxth	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d19e      	bne.n	8003684 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f93e 	bl	80039cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e01a      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2220      	movs	r2, #32
 8003760:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6859      	ldr	r1, [r3, #4]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4b0a      	ldr	r3, [pc, #40]	@ (8003798 <HAL_I2C_Mem_Write+0x224>)
 800376e:	400b      	ands	r3, r1
 8003770:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	fe00e800 	.word	0xfe00e800

0800379c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	4608      	mov	r0, r1
 80037a6:	4611      	mov	r1, r2
 80037a8:	461a      	mov	r2, r3
 80037aa:	4603      	mov	r3, r0
 80037ac:	817b      	strh	r3, [r7, #10]
 80037ae:	460b      	mov	r3, r1
 80037b0:	813b      	strh	r3, [r7, #8]
 80037b2:	4613      	mov	r3, r2
 80037b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	8979      	ldrh	r1, [r7, #10]
 80037bc:	4b20      	ldr	r3, [pc, #128]	@ (8003840 <I2C_RequestMemoryWrite+0xa4>)
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 fa25 	bl	8003c14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ca:	69fa      	ldr	r2, [r7, #28]
 80037cc:	69b9      	ldr	r1, [r7, #24]
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f8b5 	bl	800393e <I2C_WaitOnTXISFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e02c      	b.n	8003838 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d105      	bne.n	80037f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037e4:	893b      	ldrh	r3, [r7, #8]
 80037e6:	b2da      	uxtb	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80037ee:	e015      	b.n	800381c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80037f0:	893b      	ldrh	r3, [r7, #8]
 80037f2:	0a1b      	lsrs	r3, r3, #8
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fe:	69fa      	ldr	r2, [r7, #28]
 8003800:	69b9      	ldr	r1, [r7, #24]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f89b 	bl	800393e <I2C_WaitOnTXISFlagUntilTimeout>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e012      	b.n	8003838 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003812:	893b      	ldrh	r3, [r7, #8]
 8003814:	b2da      	uxtb	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	2200      	movs	r2, #0
 8003824:	2180      	movs	r1, #128	@ 0x80
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 f830 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	80002000 	.word	0x80002000

08003844 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b02      	cmp	r3, #2
 8003858:	d103      	bne.n	8003862 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2200      	movs	r2, #0
 8003860:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b01      	cmp	r3, #1
 800386e:	d007      	beq.n	8003880 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699a      	ldr	r2, [r3, #24]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0201 	orr.w	r2, r2, #1
 800387e:	619a      	str	r2, [r3, #24]
  }
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	603b      	str	r3, [r7, #0]
 8003898:	4613      	mov	r3, r2
 800389a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800389c:	e03b      	b.n	8003916 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	6839      	ldr	r1, [r7, #0]
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 f8d6 	bl	8003a54 <I2C_IsErrorOccurred>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e041      	b.n	8003936 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d02d      	beq.n	8003916 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ba:	f7fd fed9 	bl	8001670 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d302      	bcc.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d122      	bne.n	8003916 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	699a      	ldr	r2, [r3, #24]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	4013      	ands	r3, r2
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	429a      	cmp	r2, r3
 80038de:	bf0c      	ite	eq
 80038e0:	2301      	moveq	r3, #1
 80038e2:	2300      	movne	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d113      	bne.n	8003916 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f2:	f043 0220 	orr.w	r2, r3, #32
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e00f      	b.n	8003936 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699a      	ldr	r2, [r3, #24]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4013      	ands	r3, r2
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	429a      	cmp	r2, r3
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	461a      	mov	r2, r3
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	429a      	cmp	r2, r3
 8003932:	d0b4      	beq.n	800389e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b084      	sub	sp, #16
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800394a:	e033      	b.n	80039b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	68b9      	ldr	r1, [r7, #8]
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f000 f87f 	bl	8003a54 <I2C_IsErrorOccurred>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e031      	b.n	80039c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003966:	d025      	beq.n	80039b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003968:	f7fd fe82 	bl	8001670 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	429a      	cmp	r2, r3
 8003976:	d302      	bcc.n	800397e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d11a      	bne.n	80039b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b02      	cmp	r3, #2
 800398a:	d013      	beq.n	80039b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003990:	f043 0220 	orr.w	r2, r3, #32
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e007      	b.n	80039c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d1c4      	bne.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039d8:	e02f      	b.n	8003a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f838 	bl	8003a54 <I2C_IsErrorOccurred>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e02d      	b.n	8003a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ee:	f7fd fe3f 	bl	8001670 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d302      	bcc.n	8003a04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d11a      	bne.n	8003a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d013      	beq.n	8003a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a16:	f043 0220 	orr.w	r2, r3, #32
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2220      	movs	r2, #32
 8003a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e007      	b.n	8003a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	f003 0320 	and.w	r3, r3, #32
 8003a44:	2b20      	cmp	r3, #32
 8003a46:	d1c8      	bne.n	80039da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08a      	sub	sp, #40	@ 0x28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d068      	beq.n	8003b52 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2210      	movs	r2, #16
 8003a86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a88:	e049      	b.n	8003b1e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d045      	beq.n	8003b1e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7fd fded 	bl	8001670 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_IsErrorOccurred+0x54>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d13a      	bne.n	8003b1e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ab2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003aba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ac6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003aca:	d121      	bne.n	8003b10 <I2C_IsErrorOccurred+0xbc>
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ad2:	d01d      	beq.n	8003b10 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003ad4:	7cfb      	ldrb	r3, [r7, #19]
 8003ad6:	2b20      	cmp	r3, #32
 8003ad8:	d01a      	beq.n	8003b10 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ae8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003aea:	f7fd fdc1 	bl	8001670 <HAL_GetTick>
 8003aee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003af0:	e00e      	b.n	8003b10 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003af2:	f7fd fdbd 	bl	8001670 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b19      	cmp	r3, #25
 8003afe:	d907      	bls.n	8003b10 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b00:	6a3b      	ldr	r3, [r7, #32]
 8003b02:	f043 0320 	orr.w	r3, r3, #32
 8003b06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003b0e:	e006      	b.n	8003b1e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	f003 0320 	and.w	r3, r3, #32
 8003b1a:	2b20      	cmp	r3, #32
 8003b1c:	d1e9      	bne.n	8003af2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b20      	cmp	r3, #32
 8003b2a:	d003      	beq.n	8003b34 <I2C_IsErrorOccurred+0xe0>
 8003b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0aa      	beq.n	8003a8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d103      	bne.n	8003b44 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2220      	movs	r2, #32
 8003b42:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b44:	6a3b      	ldr	r3, [r7, #32]
 8003b46:	f043 0304 	orr.w	r3, r3, #4
 8003b4a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00b      	beq.n	8003b7c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00b      	beq.n	8003b9e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	f043 0308 	orr.w	r3, r3, #8
 8003b8c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00b      	beq.n	8003bc0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	f043 0302 	orr.w	r3, r3, #2
 8003bae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01c      	beq.n	8003c02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f7ff fe3b 	bl	8003844 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	6859      	ldr	r1, [r3, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <I2C_IsErrorOccurred+0x1bc>)
 8003bda:	400b      	ands	r3, r1
 8003bdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	431a      	orrs	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3728      	adds	r7, #40	@ 0x28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	fe00e800 	.word	0xfe00e800

08003c14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	607b      	str	r3, [r7, #4]
 8003c1e:	460b      	mov	r3, r1
 8003c20:	817b      	strh	r3, [r7, #10]
 8003c22:	4613      	mov	r3, r2
 8003c24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c26:	897b      	ldrh	r3, [r7, #10]
 8003c28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c2c:	7a7b      	ldrb	r3, [r7, #9]
 8003c2e:	041b      	lsls	r3, r3, #16
 8003c30:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c34:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c42:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	0d5b      	lsrs	r3, r3, #21
 8003c4e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003c52:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <I2C_TransferConfig+0x60>)
 8003c54:	430b      	orrs	r3, r1
 8003c56:	43db      	mvns	r3, r3
 8003c58:	ea02 0103 	and.w	r1, r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c66:	bf00      	nop
 8003c68:	371c      	adds	r7, #28
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	03ff63ff 	.word	0x03ff63ff

08003c78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d138      	bne.n	8003d00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e032      	b.n	8003d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2224      	movs	r2, #36	@ 0x24
 8003ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6819      	ldr	r1, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	e000      	b.n	8003d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d00:	2302      	movs	r3, #2
  }
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	b085      	sub	sp, #20
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d139      	bne.n	8003d98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d101      	bne.n	8003d32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e033      	b.n	8003d9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2224      	movs	r2, #36	@ 0x24
 8003d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0201 	bic.w	r2, r2, #1
 8003d50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	021b      	lsls	r3, r3, #8
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0201 	orr.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d94:	2300      	movs	r3, #0
 8003d96:	e000      	b.n	8003d9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d98:	2302      	movs	r3, #2
  }
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
	...

08003da8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003dac:	4b04      	ldr	r3, [pc, #16]	@ (8003dc0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40007000 	.word	0x40007000

08003dc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dd2:	d130      	bne.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dd4:	4b23      	ldr	r3, [pc, #140]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de0:	d038      	beq.n	8003e54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003de2:	4b20      	ldr	r3, [pc, #128]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dea:	4a1e      	ldr	r2, [pc, #120]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003df0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003df2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2232      	movs	r2, #50	@ 0x32
 8003df8:	fb02 f303 	mul.w	r3, r2, r3
 8003dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8003e6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	0c9b      	lsrs	r3, r3, #18
 8003e04:	3301      	adds	r3, #1
 8003e06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e08:	e002      	b.n	8003e10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e10:	4b14      	ldr	r3, [pc, #80]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1c:	d102      	bne.n	8003e24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1f2      	bne.n	8003e0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e24:	4b0f      	ldr	r3, [pc, #60]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e30:	d110      	bne.n	8003e54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e00f      	b.n	8003e56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e36:	4b0b      	ldr	r3, [pc, #44]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e42:	d007      	beq.n	8003e54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e44:	4b07      	ldr	r3, [pc, #28]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e4c:	4a05      	ldr	r2, [pc, #20]	@ (8003e64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	40007000 	.word	0x40007000
 8003e68:	20000000 	.word	0x20000000
 8003e6c:	431bde83 	.word	0x431bde83

08003e70 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e3ca      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e82:	4b97      	ldr	r3, [pc, #604]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 030c 	and.w	r3, r3, #12
 8003e8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e8c:	4b94      	ldr	r3, [pc, #592]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f003 0303 	and.w	r3, r3, #3
 8003e94:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0310 	and.w	r3, r3, #16
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f000 80e4 	beq.w	800406c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d007      	beq.n	8003eba <HAL_RCC_OscConfig+0x4a>
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b0c      	cmp	r3, #12
 8003eae:	f040 808b 	bne.w	8003fc8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	f040 8087 	bne.w	8003fc8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eba:	4b89      	ldr	r3, [pc, #548]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x62>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e3a2      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1a      	ldr	r2, [r3, #32]
 8003ed6:	4b82      	ldr	r3, [pc, #520]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d004      	beq.n	8003eec <HAL_RCC_OscConfig+0x7c>
 8003ee2:	4b7f      	ldr	r3, [pc, #508]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eea:	e005      	b.n	8003ef8 <HAL_RCC_OscConfig+0x88>
 8003eec:	4b7c      	ldr	r3, [pc, #496]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d223      	bcs.n	8003f44 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fd55 	bl	80049b0 <RCC_SetFlashLatencyFromMSIRange>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e383      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f10:	4b73      	ldr	r3, [pc, #460]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a72      	ldr	r2, [pc, #456]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f16:	f043 0308 	orr.w	r3, r3, #8
 8003f1a:	6013      	str	r3, [r2, #0]
 8003f1c:	4b70      	ldr	r3, [pc, #448]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	496d      	ldr	r1, [pc, #436]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f2e:	4b6c      	ldr	r3, [pc, #432]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	021b      	lsls	r3, r3, #8
 8003f3c:	4968      	ldr	r1, [pc, #416]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	604b      	str	r3, [r1, #4]
 8003f42:	e025      	b.n	8003f90 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f44:	4b66      	ldr	r3, [pc, #408]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a65      	ldr	r2, [pc, #404]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f4a:	f043 0308 	orr.w	r3, r3, #8
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	4b63      	ldr	r3, [pc, #396]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	4960      	ldr	r1, [pc, #384]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f62:	4b5f      	ldr	r3, [pc, #380]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	021b      	lsls	r3, r3, #8
 8003f70:	495b      	ldr	r1, [pc, #364]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d109      	bne.n	8003f90 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fd15 	bl	80049b0 <RCC_SetFlashLatencyFromMSIRange>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e343      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f90:	f000 fc4a 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 8003f94:	4602      	mov	r2, r0
 8003f96:	4b52      	ldr	r3, [pc, #328]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	f003 030f 	and.w	r3, r3, #15
 8003fa0:	4950      	ldr	r1, [pc, #320]	@ (80040e4 <HAL_RCC_OscConfig+0x274>)
 8003fa2:	5ccb      	ldrb	r3, [r1, r3]
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fac:	4a4e      	ldr	r2, [pc, #312]	@ (80040e8 <HAL_RCC_OscConfig+0x278>)
 8003fae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003fb0:	4b4e      	ldr	r3, [pc, #312]	@ (80040ec <HAL_RCC_OscConfig+0x27c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd fb0b 	bl	80015d0 <HAL_InitTick>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d052      	beq.n	800406a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	e327      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d032      	beq.n	8004036 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003fd0:	4b43      	ldr	r3, [pc, #268]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a42      	ldr	r2, [pc, #264]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003fd6:	f043 0301 	orr.w	r3, r3, #1
 8003fda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fdc:	f7fd fb48 	bl	8001670 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fe4:	f7fd fb44 	bl	8001670 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e310      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ff6:	4b3a      	ldr	r3, [pc, #232]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0f0      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004002:	4b37      	ldr	r3, [pc, #220]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a36      	ldr	r2, [pc, #216]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004008:	f043 0308 	orr.w	r3, r3, #8
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	4b34      	ldr	r3, [pc, #208]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	4931      	ldr	r1, [pc, #196]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 800401c:	4313      	orrs	r3, r2
 800401e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004020:	4b2f      	ldr	r3, [pc, #188]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	021b      	lsls	r3, r3, #8
 800402e:	492c      	ldr	r1, [pc, #176]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004030:	4313      	orrs	r3, r2
 8004032:	604b      	str	r3, [r1, #4]
 8004034:	e01a      	b.n	800406c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004036:	4b2a      	ldr	r3, [pc, #168]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a29      	ldr	r2, [pc, #164]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 800403c:	f023 0301 	bic.w	r3, r3, #1
 8004040:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004042:	f7fd fb15 	bl	8001670 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800404a:	f7fd fb11 	bl	8001670 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e2dd      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800405c:	4b20      	ldr	r3, [pc, #128]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1f0      	bne.n	800404a <HAL_RCC_OscConfig+0x1da>
 8004068:	e000      	b.n	800406c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800406a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d074      	beq.n	8004162 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2b08      	cmp	r3, #8
 800407c:	d005      	beq.n	800408a <HAL_RCC_OscConfig+0x21a>
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	2b0c      	cmp	r3, #12
 8004082:	d10e      	bne.n	80040a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	2b03      	cmp	r3, #3
 8004088:	d10b      	bne.n	80040a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800408a:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d064      	beq.n	8004160 <HAL_RCC_OscConfig+0x2f0>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d160      	bne.n	8004160 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e2ba      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040aa:	d106      	bne.n	80040ba <HAL_RCC_OscConfig+0x24a>
 80040ac:	4b0c      	ldr	r3, [pc, #48]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a0b      	ldr	r2, [pc, #44]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	e026      	b.n	8004108 <HAL_RCC_OscConfig+0x298>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c2:	d115      	bne.n	80040f0 <HAL_RCC_OscConfig+0x280>
 80040c4:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a05      	ldr	r2, [pc, #20]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	4b03      	ldr	r3, [pc, #12]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a02      	ldr	r2, [pc, #8]	@ (80040e0 <HAL_RCC_OscConfig+0x270>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	e014      	b.n	8004108 <HAL_RCC_OscConfig+0x298>
 80040de:	bf00      	nop
 80040e0:	40021000 	.word	0x40021000
 80040e4:	08007ef0 	.word	0x08007ef0
 80040e8:	20000000 	.word	0x20000000
 80040ec:	20000004 	.word	0x20000004
 80040f0:	4ba0      	ldr	r3, [pc, #640]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a9f      	ldr	r2, [pc, #636]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80040f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	4b9d      	ldr	r3, [pc, #628]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a9c      	ldr	r2, [pc, #624]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d013      	beq.n	8004138 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7fd faae 	bl	8001670 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004118:	f7fd faaa 	bl	8001670 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b64      	cmp	r3, #100	@ 0x64
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e276      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800412a:	4b92      	ldr	r3, [pc, #584]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f0      	beq.n	8004118 <HAL_RCC_OscConfig+0x2a8>
 8004136:	e014      	b.n	8004162 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004138:	f7fd fa9a 	bl	8001670 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004140:	f7fd fa96 	bl	8001670 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b64      	cmp	r3, #100	@ 0x64
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e262      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004152:	4b88      	ldr	r3, [pc, #544]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1f0      	bne.n	8004140 <HAL_RCC_OscConfig+0x2d0>
 800415e:	e000      	b.n	8004162 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d060      	beq.n	8004230 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	2b04      	cmp	r3, #4
 8004172:	d005      	beq.n	8004180 <HAL_RCC_OscConfig+0x310>
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	2b0c      	cmp	r3, #12
 8004178:	d119      	bne.n	80041ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2b02      	cmp	r3, #2
 800417e:	d116      	bne.n	80041ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004180:	4b7c      	ldr	r3, [pc, #496]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004188:	2b00      	cmp	r3, #0
 800418a:	d005      	beq.n	8004198 <HAL_RCC_OscConfig+0x328>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e23f      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004198:	4b76      	ldr	r3, [pc, #472]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	061b      	lsls	r3, r3, #24
 80041a6:	4973      	ldr	r1, [pc, #460]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041ac:	e040      	b.n	8004230 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d023      	beq.n	80041fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b6:	4b6f      	ldr	r3, [pc, #444]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a6e      	ldr	r2, [pc, #440]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c2:	f7fd fa55 	bl	8001670 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041c8:	e008      	b.n	80041dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ca:	f7fd fa51 	bl	8001670 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e21d      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041dc:	4b65      	ldr	r3, [pc, #404]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0f0      	beq.n	80041ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e8:	4b62      	ldr	r3, [pc, #392]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	061b      	lsls	r3, r3, #24
 80041f6:	495f      	ldr	r1, [pc, #380]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	604b      	str	r3, [r1, #4]
 80041fc:	e018      	b.n	8004230 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a5c      	ldr	r2, [pc, #368]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420a:	f7fd fa31 	bl	8001670 <HAL_GetTick>
 800420e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004212:	f7fd fa2d 	bl	8001670 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e1f9      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004224:	4b53      	ldr	r3, [pc, #332]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1f0      	bne.n	8004212 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0308 	and.w	r3, r3, #8
 8004238:	2b00      	cmp	r3, #0
 800423a:	d03c      	beq.n	80042b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01c      	beq.n	800427e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004244:	4b4b      	ldr	r3, [pc, #300]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800424a:	4a4a      	ldr	r2, [pc, #296]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004254:	f7fd fa0c 	bl	8001670 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800425c:	f7fd fa08 	bl	8001670 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e1d4      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800426e:	4b41      	ldr	r3, [pc, #260]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004270:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0ef      	beq.n	800425c <HAL_RCC_OscConfig+0x3ec>
 800427c:	e01b      	b.n	80042b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800427e:	4b3d      	ldr	r3, [pc, #244]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004280:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004284:	4a3b      	ldr	r2, [pc, #236]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800428e:	f7fd f9ef 	bl	8001670 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004296:	f7fd f9eb 	bl	8001670 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e1b7      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042a8:	4b32      	ldr	r3, [pc, #200]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80042aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1ef      	bne.n	8004296 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0304 	and.w	r3, r3, #4
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 80a6 	beq.w	8004410 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042c4:	2300      	movs	r3, #0
 80042c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80042ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10d      	bne.n	80042f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042d4:	4b27      	ldr	r3, [pc, #156]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80042d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d8:	4a26      	ldr	r2, [pc, #152]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80042da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042de:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e0:	4b24      	ldr	r3, [pc, #144]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 80042e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ec:	2301      	movs	r3, #1
 80042ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042f0:	4b21      	ldr	r3, [pc, #132]	@ (8004378 <HAL_RCC_OscConfig+0x508>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d118      	bne.n	800432e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004378 <HAL_RCC_OscConfig+0x508>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1d      	ldr	r2, [pc, #116]	@ (8004378 <HAL_RCC_OscConfig+0x508>)
 8004302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004306:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004308:	f7fd f9b2 	bl	8001670 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004310:	f7fd f9ae 	bl	8001670 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e17a      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004322:	4b15      	ldr	r3, [pc, #84]	@ (8004378 <HAL_RCC_OscConfig+0x508>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d108      	bne.n	8004348 <HAL_RCC_OscConfig+0x4d8>
 8004336:	4b0f      	ldr	r3, [pc, #60]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433c:	4a0d      	ldr	r2, [pc, #52]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004346:	e029      	b.n	800439c <HAL_RCC_OscConfig+0x52c>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b05      	cmp	r3, #5
 800434e:	d115      	bne.n	800437c <HAL_RCC_OscConfig+0x50c>
 8004350:	4b08      	ldr	r3, [pc, #32]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004356:	4a07      	ldr	r2, [pc, #28]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004358:	f043 0304 	orr.w	r3, r3, #4
 800435c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004360:	4b04      	ldr	r3, [pc, #16]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004366:	4a03      	ldr	r2, [pc, #12]	@ (8004374 <HAL_RCC_OscConfig+0x504>)
 8004368:	f043 0301 	orr.w	r3, r3, #1
 800436c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004370:	e014      	b.n	800439c <HAL_RCC_OscConfig+0x52c>
 8004372:	bf00      	nop
 8004374:	40021000 	.word	0x40021000
 8004378:	40007000 	.word	0x40007000
 800437c:	4b9c      	ldr	r3, [pc, #624]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800437e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004382:	4a9b      	ldr	r2, [pc, #620]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004384:	f023 0301 	bic.w	r3, r3, #1
 8004388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800438c:	4b98      	ldr	r3, [pc, #608]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800438e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004392:	4a97      	ldr	r2, [pc, #604]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004394:	f023 0304 	bic.w	r3, r3, #4
 8004398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d016      	beq.n	80043d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fd f964 	bl	8001670 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043aa:	e00a      	b.n	80043c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ac:	f7fd f960 	bl	8001670 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e12a      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c2:	4b8b      	ldr	r3, [pc, #556]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80043c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0ed      	beq.n	80043ac <HAL_RCC_OscConfig+0x53c>
 80043d0:	e015      	b.n	80043fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d2:	f7fd f94d 	bl	8001670 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043d8:	e00a      	b.n	80043f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043da:	f7fd f949 	bl	8001670 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e113      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043f0:	4b7f      	ldr	r3, [pc, #508]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80043f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1ed      	bne.n	80043da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043fe:	7ffb      	ldrb	r3, [r7, #31]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d105      	bne.n	8004410 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004404:	4b7a      	ldr	r3, [pc, #488]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004408:	4a79      	ldr	r2, [pc, #484]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800440a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800440e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 80fe 	beq.w	8004616 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800441e:	2b02      	cmp	r3, #2
 8004420:	f040 80d0 	bne.w	80045c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004424:	4b72      	ldr	r3, [pc, #456]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f003 0203 	and.w	r2, r3, #3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004434:	429a      	cmp	r2, r3
 8004436:	d130      	bne.n	800449a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004442:	3b01      	subs	r3, #1
 8004444:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004446:	429a      	cmp	r2, r3
 8004448:	d127      	bne.n	800449a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004454:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004456:	429a      	cmp	r2, r3
 8004458:	d11f      	bne.n	800449a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004464:	2a07      	cmp	r2, #7
 8004466:	bf14      	ite	ne
 8004468:	2201      	movne	r2, #1
 800446a:	2200      	moveq	r2, #0
 800446c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800446e:	4293      	cmp	r3, r2
 8004470:	d113      	bne.n	800449a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447c:	085b      	lsrs	r3, r3, #1
 800447e:	3b01      	subs	r3, #1
 8004480:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004482:	429a      	cmp	r2, r3
 8004484:	d109      	bne.n	800449a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004490:	085b      	lsrs	r3, r3, #1
 8004492:	3b01      	subs	r3, #1
 8004494:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004496:	429a      	cmp	r2, r3
 8004498:	d06e      	beq.n	8004578 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	2b0c      	cmp	r3, #12
 800449e:	d069      	beq.n	8004574 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80044a0:	4b53      	ldr	r3, [pc, #332]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d105      	bne.n	80044b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80044ac:	4b50      	ldr	r3, [pc, #320]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e0ad      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80044bc:	4b4c      	ldr	r3, [pc, #304]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a4b      	ldr	r2, [pc, #300]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044c8:	f7fd f8d2 	bl	8001670 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d0:	f7fd f8ce 	bl	8001670 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e09a      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044e2:	4b43      	ldr	r3, [pc, #268]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044ee:	4b40      	ldr	r3, [pc, #256]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	4b40      	ldr	r3, [pc, #256]	@ (80045f4 <HAL_RCC_OscConfig+0x784>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044fe:	3a01      	subs	r2, #1
 8004500:	0112      	lsls	r2, r2, #4
 8004502:	4311      	orrs	r1, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004508:	0212      	lsls	r2, r2, #8
 800450a:	4311      	orrs	r1, r2
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004510:	0852      	lsrs	r2, r2, #1
 8004512:	3a01      	subs	r2, #1
 8004514:	0552      	lsls	r2, r2, #21
 8004516:	4311      	orrs	r1, r2
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800451c:	0852      	lsrs	r2, r2, #1
 800451e:	3a01      	subs	r2, #1
 8004520:	0652      	lsls	r2, r2, #25
 8004522:	4311      	orrs	r1, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004528:	0912      	lsrs	r2, r2, #4
 800452a:	0452      	lsls	r2, r2, #17
 800452c:	430a      	orrs	r2, r1
 800452e:	4930      	ldr	r1, [pc, #192]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004530:	4313      	orrs	r3, r2
 8004532:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004534:	4b2e      	ldr	r3, [pc, #184]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a2d      	ldr	r2, [pc, #180]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800453a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800453e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004540:	4b2b      	ldr	r3, [pc, #172]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4a2a      	ldr	r2, [pc, #168]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800454a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800454c:	f7fd f890 	bl	8001670 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004554:	f7fd f88c 	bl	8001670 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e058      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004566:	4b22      	ldr	r3, [pc, #136]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004572:	e050      	b.n	8004616 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e04f      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004578:	4b1d      	ldr	r3, [pc, #116]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d148      	bne.n	8004616 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004584:	4b1a      	ldr	r3, [pc, #104]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a19      	ldr	r2, [pc, #100]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 800458a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800458e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004590:	4b17      	ldr	r3, [pc, #92]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4a16      	ldr	r2, [pc, #88]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 8004596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800459a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800459c:	f7fd f868 	bl	8001670 <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a2:	e008      	b.n	80045b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a4:	f7fd f864 	bl	8001670 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e030      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045b6:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0f0      	beq.n	80045a4 <HAL_RCC_OscConfig+0x734>
 80045c2:	e028      	b.n	8004616 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	2b0c      	cmp	r3, #12
 80045c8:	d023      	beq.n	8004612 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ca:	4b09      	ldr	r3, [pc, #36]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a08      	ldr	r2, [pc, #32]	@ (80045f0 <HAL_RCC_OscConfig+0x780>)
 80045d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d6:	f7fd f84b 	bl	8001670 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045dc:	e00c      	b.n	80045f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045de:	f7fd f847 	bl	8001670 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d905      	bls.n	80045f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e013      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
 80045f0:	40021000 	.word	0x40021000
 80045f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045f8:	4b09      	ldr	r3, [pc, #36]	@ (8004620 <HAL_RCC_OscConfig+0x7b0>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1ec      	bne.n	80045de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004604:	4b06      	ldr	r3, [pc, #24]	@ (8004620 <HAL_RCC_OscConfig+0x7b0>)
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	4905      	ldr	r1, [pc, #20]	@ (8004620 <HAL_RCC_OscConfig+0x7b0>)
 800460a:	4b06      	ldr	r3, [pc, #24]	@ (8004624 <HAL_RCC_OscConfig+0x7b4>)
 800460c:	4013      	ands	r3, r2
 800460e:	60cb      	str	r3, [r1, #12]
 8004610:	e001      	b.n	8004616 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3720      	adds	r7, #32
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	feeefffc 	.word	0xfeeefffc

08004628 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e0e7      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800463c:	4b75      	ldr	r3, [pc, #468]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0307 	and.w	r3, r3, #7
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	429a      	cmp	r2, r3
 8004648:	d910      	bls.n	800466c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800464a:	4b72      	ldr	r3, [pc, #456]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f023 0207 	bic.w	r2, r3, #7
 8004652:	4970      	ldr	r1, [pc, #448]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	4313      	orrs	r3, r2
 8004658:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800465a:	4b6e      	ldr	r3, [pc, #440]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	429a      	cmp	r2, r3
 8004666:	d001      	beq.n	800466c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0cf      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d010      	beq.n	800469a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	4b66      	ldr	r3, [pc, #408]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004684:	429a      	cmp	r2, r3
 8004686:	d908      	bls.n	800469a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004688:	4b63      	ldr	r3, [pc, #396]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	4960      	ldr	r1, [pc, #384]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d04c      	beq.n	8004740 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d107      	bne.n	80046be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046ae:	4b5a      	ldr	r3, [pc, #360]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d121      	bne.n	80046fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e0a6      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d107      	bne.n	80046d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046c6:	4b54      	ldr	r3, [pc, #336]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d115      	bne.n	80046fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e09a      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d107      	bne.n	80046ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046de:	4b4e      	ldr	r3, [pc, #312]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d109      	bne.n	80046fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e08e      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046ee:	4b4a      	ldr	r3, [pc, #296]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e086      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046fe:	4b46      	ldr	r3, [pc, #280]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f023 0203 	bic.w	r2, r3, #3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	4943      	ldr	r1, [pc, #268]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 800470c:	4313      	orrs	r3, r2
 800470e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004710:	f7fc ffae 	bl	8001670 <HAL_GetTick>
 8004714:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004716:	e00a      	b.n	800472e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004718:	f7fc ffaa 	bl	8001670 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004726:	4293      	cmp	r3, r2
 8004728:	d901      	bls.n	800472e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e06e      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472e:	4b3a      	ldr	r3, [pc, #232]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f003 020c 	and.w	r2, r3, #12
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	429a      	cmp	r2, r3
 800473e:	d1eb      	bne.n	8004718 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d010      	beq.n	800476e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	4b31      	ldr	r3, [pc, #196]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004758:	429a      	cmp	r2, r3
 800475a:	d208      	bcs.n	800476e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800475c:	4b2e      	ldr	r3, [pc, #184]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	492b      	ldr	r1, [pc, #172]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800476e:	4b29      	ldr	r3, [pc, #164]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d210      	bcs.n	800479e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477c:	4b25      	ldr	r3, [pc, #148]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f023 0207 	bic.w	r2, r3, #7
 8004784:	4923      	ldr	r1, [pc, #140]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	4313      	orrs	r3, r2
 800478a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478c:	4b21      	ldr	r3, [pc, #132]	@ (8004814 <HAL_RCC_ClockConfig+0x1ec>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d001      	beq.n	800479e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e036      	b.n	800480c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d008      	beq.n	80047bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	4918      	ldr	r1, [pc, #96]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d009      	beq.n	80047dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047c8:	4b13      	ldr	r3, [pc, #76]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	4910      	ldr	r1, [pc, #64]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047dc:	f000 f824 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 80047e0:	4602      	mov	r2, r0
 80047e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004818 <HAL_RCC_ClockConfig+0x1f0>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	f003 030f 	and.w	r3, r3, #15
 80047ec:	490b      	ldr	r1, [pc, #44]	@ (800481c <HAL_RCC_ClockConfig+0x1f4>)
 80047ee:	5ccb      	ldrb	r3, [r1, r3]
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	fa22 f303 	lsr.w	r3, r2, r3
 80047f8:	4a09      	ldr	r2, [pc, #36]	@ (8004820 <HAL_RCC_ClockConfig+0x1f8>)
 80047fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047fc:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <HAL_RCC_ClockConfig+0x1fc>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4618      	mov	r0, r3
 8004802:	f7fc fee5 	bl	80015d0 <HAL_InitTick>
 8004806:	4603      	mov	r3, r0
 8004808:	72fb      	strb	r3, [r7, #11]

  return status;
 800480a:	7afb      	ldrb	r3, [r7, #11]
}
 800480c:	4618      	mov	r0, r3
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40022000 	.word	0x40022000
 8004818:	40021000 	.word	0x40021000
 800481c:	08007ef0 	.word	0x08007ef0
 8004820:	20000000 	.word	0x20000000
 8004824:	20000004 	.word	0x20000004

08004828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004828:	b480      	push	{r7}
 800482a:	b089      	sub	sp, #36	@ 0x24
 800482c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
 8004832:	2300      	movs	r3, #0
 8004834:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004836:	4b3e      	ldr	r3, [pc, #248]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 030c 	and.w	r3, r3, #12
 800483e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004840:	4b3b      	ldr	r3, [pc, #236]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d005      	beq.n	800485c <HAL_RCC_GetSysClockFreq+0x34>
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	2b0c      	cmp	r3, #12
 8004854:	d121      	bne.n	800489a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d11e      	bne.n	800489a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800485c:	4b34      	ldr	r3, [pc, #208]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0308 	and.w	r3, r3, #8
 8004864:	2b00      	cmp	r3, #0
 8004866:	d107      	bne.n	8004878 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004868:	4b31      	ldr	r3, [pc, #196]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 800486a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800486e:	0a1b      	lsrs	r3, r3, #8
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	e005      	b.n	8004884 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004878:	4b2d      	ldr	r3, [pc, #180]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	091b      	lsrs	r3, r3, #4
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004884:	4a2b      	ldr	r2, [pc, #172]	@ (8004934 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800488c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10d      	bne.n	80048b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004898:	e00a      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b04      	cmp	r3, #4
 800489e:	d102      	bne.n	80048a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80048a0:	4b25      	ldr	r3, [pc, #148]	@ (8004938 <HAL_RCC_GetSysClockFreq+0x110>)
 80048a2:	61bb      	str	r3, [r7, #24]
 80048a4:	e004      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d101      	bne.n	80048b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048ac:	4b23      	ldr	r3, [pc, #140]	@ (800493c <HAL_RCC_GetSysClockFreq+0x114>)
 80048ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	d134      	bne.n	8004920 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d003      	beq.n	80048ce <HAL_RCC_GetSysClockFreq+0xa6>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d003      	beq.n	80048d4 <HAL_RCC_GetSysClockFreq+0xac>
 80048cc:	e005      	b.n	80048da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80048ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004938 <HAL_RCC_GetSysClockFreq+0x110>)
 80048d0:	617b      	str	r3, [r7, #20]
      break;
 80048d2:	e005      	b.n	80048e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80048d4:	4b19      	ldr	r3, [pc, #100]	@ (800493c <HAL_RCC_GetSysClockFreq+0x114>)
 80048d6:	617b      	str	r3, [r7, #20]
      break;
 80048d8:	e002      	b.n	80048e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	617b      	str	r3, [r7, #20]
      break;
 80048de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048e0:	4b13      	ldr	r3, [pc, #76]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	091b      	lsrs	r3, r3, #4
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	3301      	adds	r3, #1
 80048ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048ee:	4b10      	ldr	r3, [pc, #64]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	0a1b      	lsrs	r3, r3, #8
 80048f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	fb03 f202 	mul.w	r2, r3, r2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	fbb2 f3f3 	udiv	r3, r2, r3
 8004904:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004906:	4b0a      	ldr	r3, [pc, #40]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x108>)
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	0e5b      	lsrs	r3, r3, #25
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	3301      	adds	r3, #1
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004920:	69bb      	ldr	r3, [r7, #24]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3724      	adds	r7, #36	@ 0x24
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40021000 	.word	0x40021000
 8004934:	08007f08 	.word	0x08007f08
 8004938:	00f42400 	.word	0x00f42400
 800493c:	007a1200 	.word	0x007a1200

08004940 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004944:	4b03      	ldr	r3, [pc, #12]	@ (8004954 <HAL_RCC_GetHCLKFreq+0x14>)
 8004946:	681b      	ldr	r3, [r3, #0]
}
 8004948:	4618      	mov	r0, r3
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	20000000 	.word	0x20000000

08004958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800495c:	f7ff fff0 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b06      	ldr	r3, [pc, #24]	@ (800497c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4904      	ldr	r1, [pc, #16]	@ (8004980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004978:	4618      	mov	r0, r3
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40021000 	.word	0x40021000
 8004980:	08007f00 	.word	0x08007f00

08004984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004988:	f7ff ffda 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 800498c:	4602      	mov	r2, r0
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	0adb      	lsrs	r3, r3, #11
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	4904      	ldr	r1, [pc, #16]	@ (80049ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800499a:	5ccb      	ldrb	r3, [r1, r3]
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40021000 	.word	0x40021000
 80049ac:	08007f00 	.word	0x08007f00

080049b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80049b8:	2300      	movs	r3, #0
 80049ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80049bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80049c8:	f7ff f9ee 	bl	8003da8 <HAL_PWREx_GetVoltageRange>
 80049cc:	6178      	str	r0, [r7, #20]
 80049ce:	e014      	b.n	80049fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80049d0:	4b25      	ldr	r3, [pc, #148]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d4:	4a24      	ldr	r2, [pc, #144]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049da:	6593      	str	r3, [r2, #88]	@ 0x58
 80049dc:	4b22      	ldr	r3, [pc, #136]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049e4:	60fb      	str	r3, [r7, #12]
 80049e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80049e8:	f7ff f9de 	bl	8003da8 <HAL_PWREx_GetVoltageRange>
 80049ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80049ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f2:	4a1d      	ldr	r2, [pc, #116]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a00:	d10b      	bne.n	8004a1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b80      	cmp	r3, #128	@ 0x80
 8004a06:	d919      	bls.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004a0c:	d902      	bls.n	8004a14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a0e:	2302      	movs	r3, #2
 8004a10:	613b      	str	r3, [r7, #16]
 8004a12:	e013      	b.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a14:	2301      	movs	r3, #1
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	e010      	b.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b80      	cmp	r3, #128	@ 0x80
 8004a1e:	d902      	bls.n	8004a26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004a20:	2303      	movs	r3, #3
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	e00a      	b.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b80      	cmp	r3, #128	@ 0x80
 8004a2a:	d102      	bne.n	8004a32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	e004      	b.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b70      	cmp	r3, #112	@ 0x70
 8004a36:	d101      	bne.n	8004a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a38:	2301      	movs	r3, #1
 8004a3a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f023 0207 	bic.w	r2, r3, #7
 8004a44:	4909      	ldr	r1, [pc, #36]	@ (8004a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004a4c:	4b07      	ldr	r3, [pc, #28]	@ (8004a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d001      	beq.n	8004a5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e000      	b.n	8004a60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	40022000 	.word	0x40022000

08004a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a78:	2300      	movs	r3, #0
 8004a7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d041      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a90:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a94:	d02a      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004a96:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a9a:	d824      	bhi.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004aa0:	d008      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004aa2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004aa6:	d81e      	bhi.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004aac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ab0:	d010      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004ab2:	e018      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ab4:	4b86      	ldr	r3, [pc, #536]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	4a85      	ldr	r2, [pc, #532]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004abe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ac0:	e015      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 fabb 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ad2:	e00c      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3320      	adds	r3, #32
 8004ad8:	2100      	movs	r1, #0
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fba6 	bl	800522c <RCCEx_PLLSAI2_Config>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ae4:	e003      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	74fb      	strb	r3, [r7, #19]
      break;
 8004aea:	e000      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004aec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aee:	7cfb      	ldrb	r3, [r7, #19]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10b      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004af4:	4b76      	ldr	r3, [pc, #472]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b02:	4973      	ldr	r1, [pc, #460]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004b0a:	e001      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0c:	7cfb      	ldrb	r3, [r7, #19]
 8004b0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d041      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b24:	d02a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004b26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b2a:	d824      	bhi.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004b2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b30:	d008      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b36:	d81e      	bhi.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004b3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b40:	d010      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b42:	e018      	b.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b44:	4b62      	ldr	r3, [pc, #392]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	4a61      	ldr	r2, [pc, #388]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b4e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b50:	e015      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3304      	adds	r3, #4
 8004b56:	2100      	movs	r1, #0
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f000 fa73 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b62:	e00c      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3320      	adds	r3, #32
 8004b68:	2100      	movs	r1, #0
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fb5e 	bl	800522c <RCCEx_PLLSAI2_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004b74:	e003      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	74fb      	strb	r3, [r7, #19]
      break;
 8004b7a:	e000      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004b7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b7e:	7cfb      	ldrb	r3, [r7, #19]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10b      	bne.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b84:	4b52      	ldr	r3, [pc, #328]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b92:	494f      	ldr	r1, [pc, #316]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004b9a:	e001      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b9c:	7cfb      	ldrb	r3, [r7, #19]
 8004b9e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 80a0 	beq.w	8004cee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bb2:	4b47      	ldr	r3, [pc, #284]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00d      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc8:	4b41      	ldr	r3, [pc, #260]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bcc:	4a40      	ldr	r2, [pc, #256]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bd4:	4b3e      	ldr	r3, [pc, #248]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be0:	2301      	movs	r3, #1
 8004be2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004be4:	4b3b      	ldr	r3, [pc, #236]	@ (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a3a      	ldr	r2, [pc, #232]	@ (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bf0:	f7fc fd3e 	bl	8001670 <HAL_GetTick>
 8004bf4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004bf6:	e009      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf8:	f7fc fd3a 	bl	8001670 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d902      	bls.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	74fb      	strb	r3, [r7, #19]
        break;
 8004c0a:	e005      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c0c:	4b31      	ldr	r3, [pc, #196]	@ (8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0ef      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004c18:	7cfb      	ldrb	r3, [r7, #19]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d15c      	bne.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c28:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d01f      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d019      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c3c:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c48:	4b21      	ldr	r3, [pc, #132]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4e:	4a20      	ldr	r2, [pc, #128]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c68:	4a19      	ldr	r2, [pc, #100]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d016      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7a:	f7fc fcf9 	bl	8001670 <HAL_GetTick>
 8004c7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c80:	e00b      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c82:	f7fc fcf5 	bl	8001670 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d902      	bls.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	74fb      	strb	r3, [r7, #19]
            break;
 8004c98:	e006      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0ec      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ca8:	7cfb      	ldrb	r3, [r7, #19]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cae:	4b08      	ldr	r3, [pc, #32]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cbe:	4904      	ldr	r1, [pc, #16]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004cc6:	e009      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cc8:	7cfb      	ldrb	r3, [r7, #19]
 8004cca:	74bb      	strb	r3, [r7, #18]
 8004ccc:	e006      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004cce:	bf00      	nop
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd8:	7cfb      	ldrb	r3, [r7, #19]
 8004cda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cdc:	7c7b      	ldrb	r3, [r7, #17]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d105      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ce2:	4b9e      	ldr	r3, [pc, #632]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce6:	4a9d      	ldr	r2, [pc, #628]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cfa:	4b98      	ldr	r3, [pc, #608]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d00:	f023 0203 	bic.w	r2, r3, #3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d08:	4994      	ldr	r1, [pc, #592]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d22:	f023 020c 	bic.w	r2, r3, #12
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2a:	498c      	ldr	r1, [pc, #560]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d3e:	4b87      	ldr	r3, [pc, #540]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	4983      	ldr	r1, [pc, #524]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0308 	and.w	r3, r3, #8
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d60:	4b7e      	ldr	r3, [pc, #504]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	497b      	ldr	r1, [pc, #492]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0310 	and.w	r3, r3, #16
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d82:	4b76      	ldr	r3, [pc, #472]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d90:	4972      	ldr	r1, [pc, #456]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00a      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004da4:	4b6d      	ldr	r3, [pc, #436]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004daa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db2:	496a      	ldr	r1, [pc, #424]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00a      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dc6:	4b65      	ldr	r3, [pc, #404]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dcc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd4:	4961      	ldr	r1, [pc, #388]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004de8:	4b5c      	ldr	r3, [pc, #368]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004df6:	4959      	ldr	r1, [pc, #356]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e0a:	4b54      	ldr	r3, [pc, #336]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e18:	4950      	ldr	r1, [pc, #320]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00a      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e2c:	4b4b      	ldr	r3, [pc, #300]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e32:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3a:	4948      	ldr	r1, [pc, #288]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e4e:	4b43      	ldr	r3, [pc, #268]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5c:	493f      	ldr	r1, [pc, #252]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d028      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e70:	4b3a      	ldr	r3, [pc, #232]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e76:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e7e:	4937      	ldr	r1, [pc, #220]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e8e:	d106      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e90:	4b32      	ldr	r3, [pc, #200]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	4a31      	ldr	r2, [pc, #196]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e9a:	60d3      	str	r3, [r2, #12]
 8004e9c:	e011      	b.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ea2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ea6:	d10c      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	2101      	movs	r1, #1
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 f8c8 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004eb8:	7cfb      	ldrb	r3, [r7, #19]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004ebe:	7cfb      	ldrb	r3, [r7, #19]
 8004ec0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d028      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ece:	4b23      	ldr	r3, [pc, #140]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004edc:	491f      	ldr	r1, [pc, #124]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eec:	d106      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004eee:	4b1b      	ldr	r3, [pc, #108]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ef8:	60d3      	str	r3, [r2, #12]
 8004efa:	e011      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f04:	d10c      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 f899 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004f12:	4603      	mov	r3, r0
 8004f14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f16:	7cfb      	ldrb	r3, [r7, #19]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004f1c:	7cfb      	ldrb	r3, [r7, #19]
 8004f1e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d02b      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f3a:	4908      	ldr	r1, [pc, #32]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f4a:	d109      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f4c:	4b03      	ldr	r3, [pc, #12]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	4a02      	ldr	r2, [pc, #8]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f56:	60d3      	str	r3, [r2, #12]
 8004f58:	e014      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004f5a:	bf00      	nop
 8004f5c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f68:	d10c      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	2101      	movs	r1, #1
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f867 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004f76:	4603      	mov	r3, r0
 8004f78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f7a:	7cfb      	ldrb	r3, [r7, #19]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004f80:	7cfb      	ldrb	r3, [r7, #19]
 8004f82:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d02f      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f90:	4b2b      	ldr	r3, [pc, #172]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f96:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f9e:	4928      	ldr	r1, [pc, #160]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004faa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fae:	d10d      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	2102      	movs	r1, #2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 f844 	bl	8005044 <RCCEx_PLLSAI1_Config>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fc0:	7cfb      	ldrb	r3, [r7, #19]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d014      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004fc6:	7cfb      	ldrb	r3, [r7, #19]
 8004fc8:	74bb      	strb	r3, [r7, #18]
 8004fca:	e011      	b.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fd4:	d10c      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3320      	adds	r3, #32
 8004fda:	2102      	movs	r1, #2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 f925 	bl	800522c <RCCEx_PLLSAI2_Config>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fe6:	7cfb      	ldrb	r3, [r7, #19]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004fec:	7cfb      	ldrb	r3, [r7, #19]
 8004fee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ffc:	4b10      	ldr	r3, [pc, #64]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005002:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800500a:	490d      	ldr	r1, [pc, #52]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800500c:	4313      	orrs	r3, r2
 800500e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00b      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800501e:	4b08      	ldr	r3, [pc, #32]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005024:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800502e:	4904      	ldr	r1, [pc, #16]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005036:	7cbb      	ldrb	r3, [r7, #18]
}
 8005038:	4618      	mov	r0, r3
 800503a:	3718      	adds	r7, #24
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40021000 	.word	0x40021000

08005044 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005052:	4b75      	ldr	r3, [pc, #468]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f003 0303 	and.w	r3, r3, #3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d018      	beq.n	8005090 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800505e:	4b72      	ldr	r3, [pc, #456]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f003 0203 	and.w	r2, r3, #3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	429a      	cmp	r2, r3
 800506c:	d10d      	bne.n	800508a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
       ||
 8005072:	2b00      	cmp	r3, #0
 8005074:	d009      	beq.n	800508a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005076:	4b6c      	ldr	r3, [pc, #432]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	091b      	lsrs	r3, r3, #4
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
       ||
 8005086:	429a      	cmp	r2, r3
 8005088:	d047      	beq.n	800511a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	73fb      	strb	r3, [r7, #15]
 800508e:	e044      	b.n	800511a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b03      	cmp	r3, #3
 8005096:	d018      	beq.n	80050ca <RCCEx_PLLSAI1_Config+0x86>
 8005098:	2b03      	cmp	r3, #3
 800509a:	d825      	bhi.n	80050e8 <RCCEx_PLLSAI1_Config+0xa4>
 800509c:	2b01      	cmp	r3, #1
 800509e:	d002      	beq.n	80050a6 <RCCEx_PLLSAI1_Config+0x62>
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d009      	beq.n	80050b8 <RCCEx_PLLSAI1_Config+0x74>
 80050a4:	e020      	b.n	80050e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050a6:	4b60      	ldr	r3, [pc, #384]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d11d      	bne.n	80050ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050b6:	e01a      	b.n	80050ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050b8:	4b5b      	ldr	r3, [pc, #364]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d116      	bne.n	80050f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050c8:	e013      	b.n	80050f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050ca:	4b57      	ldr	r3, [pc, #348]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10f      	bne.n	80050f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050d6:	4b54      	ldr	r3, [pc, #336]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d109      	bne.n	80050f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050e6:	e006      	b.n	80050f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      break;
 80050ec:	e004      	b.n	80050f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050ee:	bf00      	nop
 80050f0:	e002      	b.n	80050f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050f2:	bf00      	nop
 80050f4:	e000      	b.n	80050f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80050f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10d      	bne.n	800511a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6819      	ldr	r1, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	3b01      	subs	r3, #1
 8005110:	011b      	lsls	r3, r3, #4
 8005112:	430b      	orrs	r3, r1
 8005114:	4944      	ldr	r1, [pc, #272]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005116:	4313      	orrs	r3, r2
 8005118:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800511a:	7bfb      	ldrb	r3, [r7, #15]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d17d      	bne.n	800521c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005120:	4b41      	ldr	r3, [pc, #260]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a40      	ldr	r2, [pc, #256]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005126:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800512a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800512c:	f7fc faa0 	bl	8001670 <HAL_GetTick>
 8005130:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005132:	e009      	b.n	8005148 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005134:	f7fc fa9c 	bl	8001670 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d902      	bls.n	8005148 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	73fb      	strb	r3, [r7, #15]
        break;
 8005146:	e005      	b.n	8005154 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005148:	4b37      	ldr	r3, [pc, #220]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1ef      	bne.n	8005134 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d160      	bne.n	800521c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d111      	bne.n	8005184 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005160:	4b31      	ldr	r3, [pc, #196]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005168:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6892      	ldr	r2, [r2, #8]
 8005170:	0211      	lsls	r1, r2, #8
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	68d2      	ldr	r2, [r2, #12]
 8005176:	0912      	lsrs	r2, r2, #4
 8005178:	0452      	lsls	r2, r2, #17
 800517a:	430a      	orrs	r2, r1
 800517c:	492a      	ldr	r1, [pc, #168]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 800517e:	4313      	orrs	r3, r2
 8005180:	610b      	str	r3, [r1, #16]
 8005182:	e027      	b.n	80051d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d112      	bne.n	80051b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800518a:	4b27      	ldr	r3, [pc, #156]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005192:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6892      	ldr	r2, [r2, #8]
 800519a:	0211      	lsls	r1, r2, #8
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	6912      	ldr	r2, [r2, #16]
 80051a0:	0852      	lsrs	r2, r2, #1
 80051a2:	3a01      	subs	r2, #1
 80051a4:	0552      	lsls	r2, r2, #21
 80051a6:	430a      	orrs	r2, r1
 80051a8:	491f      	ldr	r1, [pc, #124]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	610b      	str	r3, [r1, #16]
 80051ae:	e011      	b.n	80051d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80051b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6892      	ldr	r2, [r2, #8]
 80051c0:	0211      	lsls	r1, r2, #8
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6952      	ldr	r2, [r2, #20]
 80051c6:	0852      	lsrs	r2, r2, #1
 80051c8:	3a01      	subs	r2, #1
 80051ca:	0652      	lsls	r2, r2, #25
 80051cc:	430a      	orrs	r2, r1
 80051ce:	4916      	ldr	r1, [pc, #88]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80051d4:	4b14      	ldr	r3, [pc, #80]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a13      	ldr	r2, [pc, #76]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e0:	f7fc fa46 	bl	8001670 <HAL_GetTick>
 80051e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80051e6:	e009      	b.n	80051fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051e8:	f7fc fa42 	bl	8001670 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d902      	bls.n	80051fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	73fb      	strb	r3, [r7, #15]
          break;
 80051fa:	e005      	b.n	8005208 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80051fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0ef      	beq.n	80051e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d106      	bne.n	800521c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800520e:	4b06      	ldr	r3, [pc, #24]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005210:	691a      	ldr	r2, [r3, #16]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	4904      	ldr	r1, [pc, #16]	@ (8005228 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005218:	4313      	orrs	r3, r2
 800521a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800521c:	7bfb      	ldrb	r3, [r7, #15]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000

0800522c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800523a:	4b6a      	ldr	r3, [pc, #424]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	2b00      	cmp	r3, #0
 8005244:	d018      	beq.n	8005278 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005246:	4b67      	ldr	r3, [pc, #412]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	f003 0203 	and.w	r2, r3, #3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	429a      	cmp	r2, r3
 8005254:	d10d      	bne.n	8005272 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
       ||
 800525a:	2b00      	cmp	r3, #0
 800525c:	d009      	beq.n	8005272 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800525e:	4b61      	ldr	r3, [pc, #388]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	091b      	lsrs	r3, r3, #4
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
       ||
 800526e:	429a      	cmp	r2, r3
 8005270:	d047      	beq.n	8005302 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	73fb      	strb	r3, [r7, #15]
 8005276:	e044      	b.n	8005302 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b03      	cmp	r3, #3
 800527e:	d018      	beq.n	80052b2 <RCCEx_PLLSAI2_Config+0x86>
 8005280:	2b03      	cmp	r3, #3
 8005282:	d825      	bhi.n	80052d0 <RCCEx_PLLSAI2_Config+0xa4>
 8005284:	2b01      	cmp	r3, #1
 8005286:	d002      	beq.n	800528e <RCCEx_PLLSAI2_Config+0x62>
 8005288:	2b02      	cmp	r3, #2
 800528a:	d009      	beq.n	80052a0 <RCCEx_PLLSAI2_Config+0x74>
 800528c:	e020      	b.n	80052d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800528e:	4b55      	ldr	r3, [pc, #340]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d11d      	bne.n	80052d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800529e:	e01a      	b.n	80052d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052a0:	4b50      	ldr	r3, [pc, #320]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d116      	bne.n	80052da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b0:	e013      	b.n	80052da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052b2:	4b4c      	ldr	r3, [pc, #304]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10f      	bne.n	80052de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052be:	4b49      	ldr	r3, [pc, #292]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d109      	bne.n	80052de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052ce:	e006      	b.n	80052de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      break;
 80052d4:	e004      	b.n	80052e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052d6:	bf00      	nop
 80052d8:	e002      	b.n	80052e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052da:	bf00      	nop
 80052dc:	e000      	b.n	80052e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80052de:	bf00      	nop
    }

    if(status == HAL_OK)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10d      	bne.n	8005302 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052e6:	4b3f      	ldr	r3, [pc, #252]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6819      	ldr	r1, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	011b      	lsls	r3, r3, #4
 80052fa:	430b      	orrs	r3, r1
 80052fc:	4939      	ldr	r1, [pc, #228]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005302:	7bfb      	ldrb	r3, [r7, #15]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d167      	bne.n	80053d8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005308:	4b36      	ldr	r3, [pc, #216]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a35      	ldr	r2, [pc, #212]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800530e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005312:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005314:	f7fc f9ac 	bl	8001670 <HAL_GetTick>
 8005318:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800531a:	e009      	b.n	8005330 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800531c:	f7fc f9a8 	bl	8001670 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d902      	bls.n	8005330 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	73fb      	strb	r3, [r7, #15]
        break;
 800532e:	e005      	b.n	800533c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005330:	4b2c      	ldr	r3, [pc, #176]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ef      	bne.n	800531c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d14a      	bne.n	80053d8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d111      	bne.n	800536c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005348:	4b26      	ldr	r3, [pc, #152]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800534a:	695b      	ldr	r3, [r3, #20]
 800534c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6892      	ldr	r2, [r2, #8]
 8005358:	0211      	lsls	r1, r2, #8
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	68d2      	ldr	r2, [r2, #12]
 800535e:	0912      	lsrs	r2, r2, #4
 8005360:	0452      	lsls	r2, r2, #17
 8005362:	430a      	orrs	r2, r1
 8005364:	491f      	ldr	r1, [pc, #124]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005366:	4313      	orrs	r3, r2
 8005368:	614b      	str	r3, [r1, #20]
 800536a:	e011      	b.n	8005390 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800536c:	4b1d      	ldr	r3, [pc, #116]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005374:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6892      	ldr	r2, [r2, #8]
 800537c:	0211      	lsls	r1, r2, #8
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6912      	ldr	r2, [r2, #16]
 8005382:	0852      	lsrs	r2, r2, #1
 8005384:	3a01      	subs	r2, #1
 8005386:	0652      	lsls	r2, r2, #25
 8005388:	430a      	orrs	r2, r1
 800538a:	4916      	ldr	r1, [pc, #88]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800538c:	4313      	orrs	r3, r2
 800538e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005390:	4b14      	ldr	r3, [pc, #80]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a13      	ldr	r2, [pc, #76]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800539a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539c:	f7fc f968 	bl	8001670 <HAL_GetTick>
 80053a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80053a2:	e009      	b.n	80053b8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80053a4:	f7fc f964 	bl	8001670 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d902      	bls.n	80053b8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	73fb      	strb	r3, [r7, #15]
          break;
 80053b6:	e005      	b.n	80053c4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80053b8:	4b0a      	ldr	r3, [pc, #40]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0ef      	beq.n	80053a4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80053ca:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053cc:	695a      	ldr	r2, [r3, #20]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	4904      	ldr	r1, [pc, #16]	@ (80053e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	40021000 	.word	0x40021000

080053e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e049      	b.n	800548e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d106      	bne.n	8005414 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f7fb ff80 	bl	8001314 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3304      	adds	r3, #4
 8005424:	4619      	mov	r1, r3
 8005426:	4610      	mov	r0, r2
 8005428:	f000 fb7a 	bl	8005b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b082      	sub	sp, #8
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e049      	b.n	800553c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d106      	bne.n	80054c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f841 	bl	8005544 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2202      	movs	r2, #2
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	3304      	adds	r3, #4
 80054d2:	4619      	mov	r1, r3
 80054d4:	4610      	mov	r0, r2
 80054d6:	f000 fb23 	bl	8005b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3708      	adds	r7, #8
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d109      	bne.n	800557c <HAL_TIM_PWM_Start+0x24>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b01      	cmp	r3, #1
 8005572:	bf14      	ite	ne
 8005574:	2301      	movne	r3, #1
 8005576:	2300      	moveq	r3, #0
 8005578:	b2db      	uxtb	r3, r3
 800557a:	e03c      	b.n	80055f6 <HAL_TIM_PWM_Start+0x9e>
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	2b04      	cmp	r3, #4
 8005580:	d109      	bne.n	8005596 <HAL_TIM_PWM_Start+0x3e>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b01      	cmp	r3, #1
 800558c:	bf14      	ite	ne
 800558e:	2301      	movne	r3, #1
 8005590:	2300      	moveq	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	e02f      	b.n	80055f6 <HAL_TIM_PWM_Start+0x9e>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b08      	cmp	r3, #8
 800559a:	d109      	bne.n	80055b0 <HAL_TIM_PWM_Start+0x58>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	bf14      	ite	ne
 80055a8:	2301      	movne	r3, #1
 80055aa:	2300      	moveq	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	e022      	b.n	80055f6 <HAL_TIM_PWM_Start+0x9e>
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	2b0c      	cmp	r3, #12
 80055b4:	d109      	bne.n	80055ca <HAL_TIM_PWM_Start+0x72>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b01      	cmp	r3, #1
 80055c0:	bf14      	ite	ne
 80055c2:	2301      	movne	r3, #1
 80055c4:	2300      	moveq	r3, #0
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	e015      	b.n	80055f6 <HAL_TIM_PWM_Start+0x9e>
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	2b10      	cmp	r3, #16
 80055ce:	d109      	bne.n	80055e4 <HAL_TIM_PWM_Start+0x8c>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	bf14      	ite	ne
 80055dc:	2301      	movne	r3, #1
 80055de:	2300      	moveq	r3, #0
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	e008      	b.n	80055f6 <HAL_TIM_PWM_Start+0x9e>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	bf14      	ite	ne
 80055f0:	2301      	movne	r3, #1
 80055f2:	2300      	moveq	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e09c      	b.n	8005738 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d104      	bne.n	800560e <HAL_TIM_PWM_Start+0xb6>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800560c:	e023      	b.n	8005656 <HAL_TIM_PWM_Start+0xfe>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b04      	cmp	r3, #4
 8005612:	d104      	bne.n	800561e <HAL_TIM_PWM_Start+0xc6>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800561c:	e01b      	b.n	8005656 <HAL_TIM_PWM_Start+0xfe>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d104      	bne.n	800562e <HAL_TIM_PWM_Start+0xd6>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800562c:	e013      	b.n	8005656 <HAL_TIM_PWM_Start+0xfe>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b0c      	cmp	r3, #12
 8005632:	d104      	bne.n	800563e <HAL_TIM_PWM_Start+0xe6>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800563c:	e00b      	b.n	8005656 <HAL_TIM_PWM_Start+0xfe>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b10      	cmp	r3, #16
 8005642:	d104      	bne.n	800564e <HAL_TIM_PWM_Start+0xf6>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800564c:	e003      	b.n	8005656 <HAL_TIM_PWM_Start+0xfe>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2201      	movs	r2, #1
 800565c:	6839      	ldr	r1, [r7, #0]
 800565e:	4618      	mov	r0, r3
 8005660:	f000 feab 	bl	80063ba <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a35      	ldr	r2, [pc, #212]	@ (8005740 <HAL_TIM_PWM_Start+0x1e8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d013      	beq.n	8005696 <HAL_TIM_PWM_Start+0x13e>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a34      	ldr	r2, [pc, #208]	@ (8005744 <HAL_TIM_PWM_Start+0x1ec>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d00e      	beq.n	8005696 <HAL_TIM_PWM_Start+0x13e>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a32      	ldr	r2, [pc, #200]	@ (8005748 <HAL_TIM_PWM_Start+0x1f0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d009      	beq.n	8005696 <HAL_TIM_PWM_Start+0x13e>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a31      	ldr	r2, [pc, #196]	@ (800574c <HAL_TIM_PWM_Start+0x1f4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d004      	beq.n	8005696 <HAL_TIM_PWM_Start+0x13e>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a2f      	ldr	r2, [pc, #188]	@ (8005750 <HAL_TIM_PWM_Start+0x1f8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d101      	bne.n	800569a <HAL_TIM_PWM_Start+0x142>
 8005696:	2301      	movs	r3, #1
 8005698:	e000      	b.n	800569c <HAL_TIM_PWM_Start+0x144>
 800569a:	2300      	movs	r3, #0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a22      	ldr	r2, [pc, #136]	@ (8005740 <HAL_TIM_PWM_Start+0x1e8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d01d      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c2:	d018      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a22      	ldr	r2, [pc, #136]	@ (8005754 <HAL_TIM_PWM_Start+0x1fc>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d013      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a21      	ldr	r2, [pc, #132]	@ (8005758 <HAL_TIM_PWM_Start+0x200>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00e      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a1f      	ldr	r2, [pc, #124]	@ (800575c <HAL_TIM_PWM_Start+0x204>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d009      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a17      	ldr	r2, [pc, #92]	@ (8005744 <HAL_TIM_PWM_Start+0x1ec>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d004      	beq.n	80056f6 <HAL_TIM_PWM_Start+0x19e>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a15      	ldr	r2, [pc, #84]	@ (8005748 <HAL_TIM_PWM_Start+0x1f0>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d115      	bne.n	8005722 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	4b18      	ldr	r3, [pc, #96]	@ (8005760 <HAL_TIM_PWM_Start+0x208>)
 80056fe:	4013      	ands	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b06      	cmp	r3, #6
 8005706:	d015      	beq.n	8005734 <HAL_TIM_PWM_Start+0x1dc>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800570e:	d011      	beq.n	8005734 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005720:	e008      	b.n	8005734 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0201 	orr.w	r2, r2, #1
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	e000      	b.n	8005736 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005734:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	40012c00 	.word	0x40012c00
 8005744:	40013400 	.word	0x40013400
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400
 8005750:	40014800 	.word	0x40014800
 8005754:	40000400 	.word	0x40000400
 8005758:	40000800 	.word	0x40000800
 800575c:	40000c00 	.word	0x40000c00
 8005760:	00010007 	.word	0x00010007

08005764 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800577a:	2b01      	cmp	r3, #1
 800577c:	d101      	bne.n	8005782 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800577e:	2302      	movs	r3, #2
 8005780:	e0ff      	b.n	8005982 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b14      	cmp	r3, #20
 800578e:	f200 80f0 	bhi.w	8005972 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005792:	a201      	add	r2, pc, #4	@ (adr r2, 8005798 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005798:	080057ed 	.word	0x080057ed
 800579c:	08005973 	.word	0x08005973
 80057a0:	08005973 	.word	0x08005973
 80057a4:	08005973 	.word	0x08005973
 80057a8:	0800582d 	.word	0x0800582d
 80057ac:	08005973 	.word	0x08005973
 80057b0:	08005973 	.word	0x08005973
 80057b4:	08005973 	.word	0x08005973
 80057b8:	0800586f 	.word	0x0800586f
 80057bc:	08005973 	.word	0x08005973
 80057c0:	08005973 	.word	0x08005973
 80057c4:	08005973 	.word	0x08005973
 80057c8:	080058af 	.word	0x080058af
 80057cc:	08005973 	.word	0x08005973
 80057d0:	08005973 	.word	0x08005973
 80057d4:	08005973 	.word	0x08005973
 80057d8:	080058f1 	.word	0x080058f1
 80057dc:	08005973 	.word	0x08005973
 80057e0:	08005973 	.word	0x08005973
 80057e4:	08005973 	.word	0x08005973
 80057e8:	08005931 	.word	0x08005931
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68b9      	ldr	r1, [r7, #8]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 fa34 	bl	8005c60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	699a      	ldr	r2, [r3, #24]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0208 	orr.w	r2, r2, #8
 8005806:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699a      	ldr	r2, [r3, #24]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f022 0204 	bic.w	r2, r2, #4
 8005816:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6999      	ldr	r1, [r3, #24]
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	619a      	str	r2, [r3, #24]
      break;
 800582a:	e0a5      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68b9      	ldr	r1, [r7, #8]
 8005832:	4618      	mov	r0, r3
 8005834:	f000 faa6 	bl	8005d84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699a      	ldr	r2, [r3, #24]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6999      	ldr	r1, [r3, #24]
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	021a      	lsls	r2, r3, #8
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	619a      	str	r2, [r3, #24]
      break;
 800586c:	e084      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68b9      	ldr	r1, [r7, #8]
 8005874:	4618      	mov	r0, r3
 8005876:	f000 fb11 	bl	8005e9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0208 	orr.w	r2, r2, #8
 8005888:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	69da      	ldr	r2, [r3, #28]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0204 	bic.w	r2, r2, #4
 8005898:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69d9      	ldr	r1, [r3, #28]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	61da      	str	r2, [r3, #28]
      break;
 80058ac:	e064      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 fb7b 	bl	8005fb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69da      	ldr	r2, [r3, #28]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	69d9      	ldr	r1, [r3, #28]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	021a      	lsls	r2, r3, #8
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	430a      	orrs	r2, r1
 80058ec:	61da      	str	r2, [r3, #28]
      break;
 80058ee:	e043      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68b9      	ldr	r1, [r7, #8]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 fbc4 	bl	8006084 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0208 	orr.w	r2, r2, #8
 800590a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0204 	bic.w	r2, r2, #4
 800591a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	691a      	ldr	r2, [r3, #16]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800592e:	e023      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68b9      	ldr	r1, [r7, #8]
 8005936:	4618      	mov	r0, r3
 8005938:	f000 fc08 	bl	800614c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800594a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800595a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	021a      	lsls	r2, r3, #8
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	430a      	orrs	r2, r1
 800596e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005970:	e002      	b.n	8005978 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	75fb      	strb	r3, [r7, #23]
      break;
 8005976:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005980:	7dfb      	ldrb	r3, [r7, #23]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop

0800598c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005996:	2300      	movs	r3, #0
 8005998:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <HAL_TIM_ConfigClockSource+0x1c>
 80059a4:	2302      	movs	r3, #2
 80059a6:	e0b6      	b.n	8005b16 <HAL_TIM_ConfigClockSource+0x18a>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80059ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e4:	d03e      	beq.n	8005a64 <HAL_TIM_ConfigClockSource+0xd8>
 80059e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ea:	f200 8087 	bhi.w	8005afc <HAL_TIM_ConfigClockSource+0x170>
 80059ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f2:	f000 8086 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x176>
 80059f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fa:	d87f      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 80059fc:	2b70      	cmp	r3, #112	@ 0x70
 80059fe:	d01a      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0xaa>
 8005a00:	2b70      	cmp	r3, #112	@ 0x70
 8005a02:	d87b      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a04:	2b60      	cmp	r3, #96	@ 0x60
 8005a06:	d050      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x11e>
 8005a08:	2b60      	cmp	r3, #96	@ 0x60
 8005a0a:	d877      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a0c:	2b50      	cmp	r3, #80	@ 0x50
 8005a0e:	d03c      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0xfe>
 8005a10:	2b50      	cmp	r3, #80	@ 0x50
 8005a12:	d873      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a14:	2b40      	cmp	r3, #64	@ 0x40
 8005a16:	d058      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x13e>
 8005a18:	2b40      	cmp	r3, #64	@ 0x40
 8005a1a:	d86f      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a1c:	2b30      	cmp	r3, #48	@ 0x30
 8005a1e:	d064      	beq.n	8005aea <HAL_TIM_ConfigClockSource+0x15e>
 8005a20:	2b30      	cmp	r3, #48	@ 0x30
 8005a22:	d86b      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d060      	beq.n	8005aea <HAL_TIM_ConfigClockSource+0x15e>
 8005a28:	2b20      	cmp	r3, #32
 8005a2a:	d867      	bhi.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d05c      	beq.n	8005aea <HAL_TIM_ConfigClockSource+0x15e>
 8005a30:	2b10      	cmp	r3, #16
 8005a32:	d05a      	beq.n	8005aea <HAL_TIM_ConfigClockSource+0x15e>
 8005a34:	e062      	b.n	8005afc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a46:	f000 fc98 	bl	800637a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	609a      	str	r2, [r3, #8]
      break;
 8005a62:	e04f      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a74:	f000 fc81 	bl	800637a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a86:	609a      	str	r2, [r3, #8]
      break;
 8005a88:	e03c      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a96:	461a      	mov	r2, r3
 8005a98:	f000 fbbe 	bl	8006218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2150      	movs	r1, #80	@ 0x50
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 fc4e 	bl	8006344 <TIM_ITRx_SetConfig>
      break;
 8005aa8:	e02c      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	f000 fc02 	bl	80062c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2160      	movs	r1, #96	@ 0x60
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 fc3e 	bl	8006344 <TIM_ITRx_SetConfig>
      break;
 8005ac8:	e01c      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	f000 fb9e 	bl	8006218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2140      	movs	r1, #64	@ 0x40
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 fc2e 	bl	8006344 <TIM_ITRx_SetConfig>
      break;
 8005ae8:	e00c      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4619      	mov	r1, r3
 8005af4:	4610      	mov	r0, r2
 8005af6:	f000 fc25 	bl	8006344 <TIM_ITRx_SetConfig>
      break;
 8005afa:	e003      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
      break;
 8005b00:	e000      	b.n	8005b04 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005b02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a43      	ldr	r2, [pc, #268]	@ (8005c40 <TIM_Base_SetConfig+0x120>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d013      	beq.n	8005b60 <TIM_Base_SetConfig+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b3e:	d00f      	beq.n	8005b60 <TIM_Base_SetConfig+0x40>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a40      	ldr	r2, [pc, #256]	@ (8005c44 <TIM_Base_SetConfig+0x124>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d00b      	beq.n	8005b60 <TIM_Base_SetConfig+0x40>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c48 <TIM_Base_SetConfig+0x128>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d007      	beq.n	8005b60 <TIM_Base_SetConfig+0x40>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a3e      	ldr	r2, [pc, #248]	@ (8005c4c <TIM_Base_SetConfig+0x12c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d003      	beq.n	8005b60 <TIM_Base_SetConfig+0x40>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a3d      	ldr	r2, [pc, #244]	@ (8005c50 <TIM_Base_SetConfig+0x130>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d108      	bne.n	8005b72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a32      	ldr	r2, [pc, #200]	@ (8005c40 <TIM_Base_SetConfig+0x120>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d01f      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b80:	d01b      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a2f      	ldr	r2, [pc, #188]	@ (8005c44 <TIM_Base_SetConfig+0x124>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d017      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005c48 <TIM_Base_SetConfig+0x128>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d013      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a2d      	ldr	r2, [pc, #180]	@ (8005c4c <TIM_Base_SetConfig+0x12c>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00f      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c50 <TIM_Base_SetConfig+0x130>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d00b      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c54 <TIM_Base_SetConfig+0x134>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d007      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a2a      	ldr	r2, [pc, #168]	@ (8005c58 <TIM_Base_SetConfig+0x138>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d003      	beq.n	8005bba <TIM_Base_SetConfig+0x9a>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a29      	ldr	r2, [pc, #164]	@ (8005c5c <TIM_Base_SetConfig+0x13c>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d108      	bne.n	8005bcc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689a      	ldr	r2, [r3, #8]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a14      	ldr	r2, [pc, #80]	@ (8005c40 <TIM_Base_SetConfig+0x120>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00f      	beq.n	8005c12 <TIM_Base_SetConfig+0xf2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a16      	ldr	r2, [pc, #88]	@ (8005c50 <TIM_Base_SetConfig+0x130>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00b      	beq.n	8005c12 <TIM_Base_SetConfig+0xf2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a15      	ldr	r2, [pc, #84]	@ (8005c54 <TIM_Base_SetConfig+0x134>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d007      	beq.n	8005c12 <TIM_Base_SetConfig+0xf2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a14      	ldr	r2, [pc, #80]	@ (8005c58 <TIM_Base_SetConfig+0x138>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d003      	beq.n	8005c12 <TIM_Base_SetConfig+0xf2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a13      	ldr	r2, [pc, #76]	@ (8005c5c <TIM_Base_SetConfig+0x13c>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d103      	bne.n	8005c1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	691a      	ldr	r2, [r3, #16]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f043 0204 	orr.w	r2, r3, #4
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	601a      	str	r2, [r3, #0]
}
 8005c32:	bf00      	nop
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	40012c00 	.word	0x40012c00
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800
 8005c4c:	40000c00 	.word	0x40000c00
 8005c50:	40013400 	.word	0x40013400
 8005c54:	40014000 	.word	0x40014000
 8005c58:	40014400 	.word	0x40014400
 8005c5c:	40014800 	.word	0x40014800

08005c60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	f023 0201 	bic.w	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f023 0303 	bic.w	r3, r3, #3
 8005c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f023 0302 	bic.w	r3, r3, #2
 8005cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a2d      	ldr	r2, [pc, #180]	@ (8005d70 <TIM_OC1_SetConfig+0x110>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00f      	beq.n	8005ce0 <TIM_OC1_SetConfig+0x80>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a2c      	ldr	r2, [pc, #176]	@ (8005d74 <TIM_OC1_SetConfig+0x114>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00b      	beq.n	8005ce0 <TIM_OC1_SetConfig+0x80>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a2b      	ldr	r2, [pc, #172]	@ (8005d78 <TIM_OC1_SetConfig+0x118>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d007      	beq.n	8005ce0 <TIM_OC1_SetConfig+0x80>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d7c <TIM_OC1_SetConfig+0x11c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d003      	beq.n	8005ce0 <TIM_OC1_SetConfig+0x80>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a29      	ldr	r2, [pc, #164]	@ (8005d80 <TIM_OC1_SetConfig+0x120>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d10e      	bne.n	8005cfe <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	f023 0204 	bic.w	r2, r3, #4
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f023 0308 	bic.w	r3, r3, #8
 8005cf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a1b      	ldr	r2, [pc, #108]	@ (8005d70 <TIM_OC1_SetConfig+0x110>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00f      	beq.n	8005d26 <TIM_OC1_SetConfig+0xc6>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a1a      	ldr	r2, [pc, #104]	@ (8005d74 <TIM_OC1_SetConfig+0x114>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d00b      	beq.n	8005d26 <TIM_OC1_SetConfig+0xc6>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a19      	ldr	r2, [pc, #100]	@ (8005d78 <TIM_OC1_SetConfig+0x118>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d007      	beq.n	8005d26 <TIM_OC1_SetConfig+0xc6>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a18      	ldr	r2, [pc, #96]	@ (8005d7c <TIM_OC1_SetConfig+0x11c>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d003      	beq.n	8005d26 <TIM_OC1_SetConfig+0xc6>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a17      	ldr	r2, [pc, #92]	@ (8005d80 <TIM_OC1_SetConfig+0x120>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d111      	bne.n	8005d4a <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	621a      	str	r2, [r3, #32]
}
 8005d64:	bf00      	nop
 8005d66:	371c      	adds	r7, #28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	40012c00 	.word	0x40012c00
 8005d74:	40013400 	.word	0x40013400
 8005d78:	40014000 	.word	0x40014000
 8005d7c:	40014400 	.word	0x40014400
 8005d80:	40014800 	.word	0x40014800

08005d84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	f023 0210 	bic.w	r2, r3, #16
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005db2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0320 	bic.w	r3, r3, #32
 8005dd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a29      	ldr	r2, [pc, #164]	@ (8005e88 <TIM_OC2_SetConfig+0x104>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d003      	beq.n	8005df0 <TIM_OC2_SetConfig+0x6c>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a28      	ldr	r2, [pc, #160]	@ (8005e8c <TIM_OC2_SetConfig+0x108>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d10f      	bne.n	8005e10 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a1d      	ldr	r2, [pc, #116]	@ (8005e88 <TIM_OC2_SetConfig+0x104>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d00f      	beq.n	8005e38 <TIM_OC2_SetConfig+0xb4>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005e8c <TIM_OC2_SetConfig+0x108>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d00b      	beq.n	8005e38 <TIM_OC2_SetConfig+0xb4>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a1b      	ldr	r2, [pc, #108]	@ (8005e90 <TIM_OC2_SetConfig+0x10c>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d007      	beq.n	8005e38 <TIM_OC2_SetConfig+0xb4>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005e94 <TIM_OC2_SetConfig+0x110>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d003      	beq.n	8005e38 <TIM_OC2_SetConfig+0xb4>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a19      	ldr	r2, [pc, #100]	@ (8005e98 <TIM_OC2_SetConfig+0x114>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d113      	bne.n	8005e60 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	621a      	str	r2, [r3, #32]
}
 8005e7a:	bf00      	nop
 8005e7c:	371c      	adds	r7, #28
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	40012c00 	.word	0x40012c00
 8005e8c:	40013400 	.word	0x40013400
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40014400 	.word	0x40014400
 8005e98:	40014800 	.word	0x40014800

08005e9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f023 0303 	bic.w	r3, r3, #3
 8005ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a28      	ldr	r2, [pc, #160]	@ (8005f9c <TIM_OC3_SetConfig+0x100>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d003      	beq.n	8005f06 <TIM_OC3_SetConfig+0x6a>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a27      	ldr	r2, [pc, #156]	@ (8005fa0 <TIM_OC3_SetConfig+0x104>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d10f      	bne.n	8005f26 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	021b      	lsls	r3, r3, #8
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a1c      	ldr	r2, [pc, #112]	@ (8005f9c <TIM_OC3_SetConfig+0x100>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_OC3_SetConfig+0xb2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	@ (8005fa0 <TIM_OC3_SetConfig+0x104>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_OC3_SetConfig+0xb2>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a1a      	ldr	r2, [pc, #104]	@ (8005fa4 <TIM_OC3_SetConfig+0x108>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_OC3_SetConfig+0xb2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a19      	ldr	r2, [pc, #100]	@ (8005fa8 <TIM_OC3_SetConfig+0x10c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_OC3_SetConfig+0xb2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a18      	ldr	r2, [pc, #96]	@ (8005fac <TIM_OC3_SetConfig+0x110>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d113      	bne.n	8005f76 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	011b      	lsls	r3, r3, #4
 8005f70:	693a      	ldr	r2, [r7, #16]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	621a      	str	r2, [r3, #32]
}
 8005f90:	bf00      	nop
 8005f92:	371c      	adds	r7, #28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	40012c00 	.word	0x40012c00
 8005fa0:	40013400 	.word	0x40013400
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800

08005fb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	021b      	lsls	r3, r3, #8
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ffe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	031b      	lsls	r3, r3, #12
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	4313      	orrs	r3, r2
 800600a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a18      	ldr	r2, [pc, #96]	@ (8006070 <TIM_OC4_SetConfig+0xc0>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00f      	beq.n	8006034 <TIM_OC4_SetConfig+0x84>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a17      	ldr	r2, [pc, #92]	@ (8006074 <TIM_OC4_SetConfig+0xc4>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00b      	beq.n	8006034 <TIM_OC4_SetConfig+0x84>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a16      	ldr	r2, [pc, #88]	@ (8006078 <TIM_OC4_SetConfig+0xc8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d007      	beq.n	8006034 <TIM_OC4_SetConfig+0x84>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a15      	ldr	r2, [pc, #84]	@ (800607c <TIM_OC4_SetConfig+0xcc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d003      	beq.n	8006034 <TIM_OC4_SetConfig+0x84>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a14      	ldr	r2, [pc, #80]	@ (8006080 <TIM_OC4_SetConfig+0xd0>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d109      	bne.n	8006048 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800603a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	019b      	lsls	r3, r3, #6
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4313      	orrs	r3, r2
 8006046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40012c00 	.word	0x40012c00
 8006074:	40013400 	.word	0x40013400
 8006078:	40014000 	.word	0x40014000
 800607c:	40014400 	.word	0x40014400
 8006080:	40014800 	.word	0x40014800

08006084 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006084:	b480      	push	{r7}
 8006086:	b087      	sub	sp, #28
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4313      	orrs	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	041b      	lsls	r3, r3, #16
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a17      	ldr	r2, [pc, #92]	@ (8006138 <TIM_OC5_SetConfig+0xb4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00f      	beq.n	80060fe <TIM_OC5_SetConfig+0x7a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a16      	ldr	r2, [pc, #88]	@ (800613c <TIM_OC5_SetConfig+0xb8>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00b      	beq.n	80060fe <TIM_OC5_SetConfig+0x7a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a15      	ldr	r2, [pc, #84]	@ (8006140 <TIM_OC5_SetConfig+0xbc>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <TIM_OC5_SetConfig+0x7a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a14      	ldr	r2, [pc, #80]	@ (8006144 <TIM_OC5_SetConfig+0xc0>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d003      	beq.n	80060fe <TIM_OC5_SetConfig+0x7a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a13      	ldr	r2, [pc, #76]	@ (8006148 <TIM_OC5_SetConfig+0xc4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d109      	bne.n	8006112 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006104:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	621a      	str	r2, [r3, #32]
}
 800612c:	bf00      	nop
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	40012c00 	.word	0x40012c00
 800613c:	40013400 	.word	0x40013400
 8006140:	40014000 	.word	0x40014000
 8006144:	40014400 	.word	0x40014400
 8006148:	40014800 	.word	0x40014800

0800614c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800614c:	b480      	push	{r7}
 800614e:	b087      	sub	sp, #28
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800617a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800617e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	021b      	lsls	r3, r3, #8
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006192:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	051b      	lsls	r3, r3, #20
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a18      	ldr	r2, [pc, #96]	@ (8006204 <TIM_OC6_SetConfig+0xb8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d00f      	beq.n	80061c8 <TIM_OC6_SetConfig+0x7c>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a17      	ldr	r2, [pc, #92]	@ (8006208 <TIM_OC6_SetConfig+0xbc>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00b      	beq.n	80061c8 <TIM_OC6_SetConfig+0x7c>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a16      	ldr	r2, [pc, #88]	@ (800620c <TIM_OC6_SetConfig+0xc0>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d007      	beq.n	80061c8 <TIM_OC6_SetConfig+0x7c>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a15      	ldr	r2, [pc, #84]	@ (8006210 <TIM_OC6_SetConfig+0xc4>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_OC6_SetConfig+0x7c>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a14      	ldr	r2, [pc, #80]	@ (8006214 <TIM_OC6_SetConfig+0xc8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d109      	bne.n	80061dc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	029b      	lsls	r3, r3, #10
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4313      	orrs	r3, r2
 80061da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	621a      	str	r2, [r3, #32]
}
 80061f6:	bf00      	nop
 80061f8:	371c      	adds	r7, #28
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	40012c00 	.word	0x40012c00
 8006208:	40013400 	.word	0x40013400
 800620c:	40014000 	.word	0x40014000
 8006210:	40014400 	.word	0x40014400
 8006214:	40014800 	.word	0x40014800

08006218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006218:	b480      	push	{r7}
 800621a:	b087      	sub	sp, #28
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	f023 0201 	bic.w	r2, r3, #1
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4a1c      	ldr	r2, [pc, #112]	@ (80062ac <TIM_TI1_ConfigInputStage+0x94>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00f      	beq.n	800625e <TIM_TI1_ConfigInputStage+0x46>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	4a1b      	ldr	r2, [pc, #108]	@ (80062b0 <TIM_TI1_ConfigInputStage+0x98>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d00b      	beq.n	800625e <TIM_TI1_ConfigInputStage+0x46>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4a1a      	ldr	r2, [pc, #104]	@ (80062b4 <TIM_TI1_ConfigInputStage+0x9c>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d007      	beq.n	800625e <TIM_TI1_ConfigInputStage+0x46>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	4a19      	ldr	r2, [pc, #100]	@ (80062b8 <TIM_TI1_ConfigInputStage+0xa0>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d003      	beq.n	800625e <TIM_TI1_ConfigInputStage+0x46>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	4a18      	ldr	r2, [pc, #96]	@ (80062bc <TIM_TI1_ConfigInputStage+0xa4>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d105      	bne.n	800626a <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	f023 0204 	bic.w	r2, r3, #4
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006276:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	011b      	lsls	r3, r3, #4
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4313      	orrs	r3, r2
 8006280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f023 030a 	bic.w	r3, r3, #10
 8006288:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	621a      	str	r2, [r3, #32]
}
 800629e:	bf00      	nop
 80062a0:	371c      	adds	r7, #28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40013400 	.word	0x40013400
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400
 80062bc:	40014800 	.word	0x40014800

080062c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6a1b      	ldr	r3, [r3, #32]
 80062d6:	f023 0210 	bic.w	r2, r3, #16
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	4a16      	ldr	r2, [pc, #88]	@ (800633c <TIM_TI2_ConfigInputStage+0x7c>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d003      	beq.n	80062ee <TIM_TI2_ConfigInputStage+0x2e>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	4a15      	ldr	r2, [pc, #84]	@ (8006340 <TIM_TI2_ConfigInputStage+0x80>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d105      	bne.n	80062fa <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	031b      	lsls	r3, r3, #12
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006318:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	011b      	lsls	r3, r3, #4
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	4313      	orrs	r3, r2
 8006322:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	621a      	str	r2, [r3, #32]
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	40012c00 	.word	0x40012c00
 8006340:	40013400 	.word	0x40013400

08006344 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	f043 0307 	orr.w	r3, r3, #7
 8006366:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	609a      	str	r2, [r3, #8]
}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800637a:	b480      	push	{r7}
 800637c:	b087      	sub	sp, #28
 800637e:	af00      	add	r7, sp, #0
 8006380:	60f8      	str	r0, [r7, #12]
 8006382:	60b9      	str	r1, [r7, #8]
 8006384:	607a      	str	r2, [r7, #4]
 8006386:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006394:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	021a      	lsls	r2, r3, #8
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	431a      	orrs	r2, r3
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	609a      	str	r2, [r3, #8]
}
 80063ae:	bf00      	nop
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063ba:	b480      	push	{r7}
 80063bc:	b087      	sub	sp, #28
 80063be:	af00      	add	r7, sp, #0
 80063c0:	60f8      	str	r0, [r7, #12]
 80063c2:	60b9      	str	r1, [r7, #8]
 80063c4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f003 031f 	and.w	r3, r3, #31
 80063cc:	2201      	movs	r2, #1
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a1a      	ldr	r2, [r3, #32]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	43db      	mvns	r3, r3
 80063dc:	401a      	ands	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a1a      	ldr	r2, [r3, #32]
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	f003 031f 	and.w	r3, r3, #31
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	fa01 f303 	lsl.w	r3, r1, r3
 80063f2:	431a      	orrs	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	621a      	str	r2, [r3, #32]
}
 80063f8:	bf00      	nop
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006418:	2302      	movs	r3, #2
 800641a:	e068      	b.n	80064ee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a2e      	ldr	r2, [pc, #184]	@ (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d004      	beq.n	8006450 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a2d      	ldr	r2, [pc, #180]	@ (8006500 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d108      	bne.n	8006462 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006456:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4313      	orrs	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006468:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4313      	orrs	r3, r2
 8006472:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a1e      	ldr	r2, [pc, #120]	@ (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d01d      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800648e:	d018      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a1b      	ldr	r2, [pc, #108]	@ (8006504 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a1a      	ldr	r2, [pc, #104]	@ (8006508 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a18      	ldr	r2, [pc, #96]	@ (800650c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a13      	ldr	r2, [pc, #76]	@ (8006500 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a14      	ldr	r2, [pc, #80]	@ (8006510 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10c      	bne.n	80064dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	40012c00 	.word	0x40012c00
 8006500:	40013400 	.word	0x40013400
 8006504:	40000400 	.word	0x40000400
 8006508:	40000800 	.word	0x40000800
 800650c:	40000c00 	.word	0x40000c00
 8006510:	40014000 	.word	0x40014000

08006514 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e040      	b.n	80065a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d106      	bne.n	800653c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7fa ffa4 	bl	8001484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2224      	movs	r2, #36	@ 0x24
 8006540:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 0201 	bic.w	r2, r2, #1
 8006550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006556:	2b00      	cmp	r3, #0
 8006558:	d002      	beq.n	8006560 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fae0 	bl	8006b20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 f825 	bl	80065b0 <UART_SetConfig>
 8006566:	4603      	mov	r3, r0
 8006568:	2b01      	cmp	r3, #1
 800656a:	d101      	bne.n	8006570 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e01b      	b.n	80065a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800657e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800658e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 fb5f 	bl	8006c64 <UART_CheckIdleState>
 80065a6:	4603      	mov	r3, r0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3708      	adds	r7, #8
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065b4:	b08a      	sub	sp, #40	@ 0x28
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	689a      	ldr	r2, [r3, #8]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	431a      	orrs	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	431a      	orrs	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	69db      	ldr	r3, [r3, #28]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	4ba4      	ldr	r3, [pc, #656]	@ (8006870 <UART_SetConfig+0x2c0>)
 80065e0:	4013      	ands	r3, r2
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	6812      	ldr	r2, [r2, #0]
 80065e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80065e8:	430b      	orrs	r3, r1
 80065ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a99      	ldr	r2, [pc, #612]	@ (8006874 <UART_SetConfig+0x2c4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d004      	beq.n	800661c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006618:	4313      	orrs	r3, r2
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800662c:	430a      	orrs	r2, r1
 800662e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a90      	ldr	r2, [pc, #576]	@ (8006878 <UART_SetConfig+0x2c8>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d126      	bne.n	8006688 <UART_SetConfig+0xd8>
 800663a:	4b90      	ldr	r3, [pc, #576]	@ (800687c <UART_SetConfig+0x2cc>)
 800663c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006640:	f003 0303 	and.w	r3, r3, #3
 8006644:	2b03      	cmp	r3, #3
 8006646:	d81b      	bhi.n	8006680 <UART_SetConfig+0xd0>
 8006648:	a201      	add	r2, pc, #4	@ (adr r2, 8006650 <UART_SetConfig+0xa0>)
 800664a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800664e:	bf00      	nop
 8006650:	08006661 	.word	0x08006661
 8006654:	08006671 	.word	0x08006671
 8006658:	08006669 	.word	0x08006669
 800665c:	08006679 	.word	0x08006679
 8006660:	2301      	movs	r3, #1
 8006662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006666:	e116      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006668:	2302      	movs	r3, #2
 800666a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800666e:	e112      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006670:	2304      	movs	r3, #4
 8006672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006676:	e10e      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006678:	2308      	movs	r3, #8
 800667a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800667e:	e10a      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006680:	2310      	movs	r3, #16
 8006682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006686:	e106      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a7c      	ldr	r2, [pc, #496]	@ (8006880 <UART_SetConfig+0x2d0>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d138      	bne.n	8006704 <UART_SetConfig+0x154>
 8006692:	4b7a      	ldr	r3, [pc, #488]	@ (800687c <UART_SetConfig+0x2cc>)
 8006694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006698:	f003 030c 	and.w	r3, r3, #12
 800669c:	2b0c      	cmp	r3, #12
 800669e:	d82d      	bhi.n	80066fc <UART_SetConfig+0x14c>
 80066a0:	a201      	add	r2, pc, #4	@ (adr r2, 80066a8 <UART_SetConfig+0xf8>)
 80066a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a6:	bf00      	nop
 80066a8:	080066dd 	.word	0x080066dd
 80066ac:	080066fd 	.word	0x080066fd
 80066b0:	080066fd 	.word	0x080066fd
 80066b4:	080066fd 	.word	0x080066fd
 80066b8:	080066ed 	.word	0x080066ed
 80066bc:	080066fd 	.word	0x080066fd
 80066c0:	080066fd 	.word	0x080066fd
 80066c4:	080066fd 	.word	0x080066fd
 80066c8:	080066e5 	.word	0x080066e5
 80066cc:	080066fd 	.word	0x080066fd
 80066d0:	080066fd 	.word	0x080066fd
 80066d4:	080066fd 	.word	0x080066fd
 80066d8:	080066f5 	.word	0x080066f5
 80066dc:	2300      	movs	r3, #0
 80066de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066e2:	e0d8      	b.n	8006896 <UART_SetConfig+0x2e6>
 80066e4:	2302      	movs	r3, #2
 80066e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066ea:	e0d4      	b.n	8006896 <UART_SetConfig+0x2e6>
 80066ec:	2304      	movs	r3, #4
 80066ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066f2:	e0d0      	b.n	8006896 <UART_SetConfig+0x2e6>
 80066f4:	2308      	movs	r3, #8
 80066f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066fa:	e0cc      	b.n	8006896 <UART_SetConfig+0x2e6>
 80066fc:	2310      	movs	r3, #16
 80066fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006702:	e0c8      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a5e      	ldr	r2, [pc, #376]	@ (8006884 <UART_SetConfig+0x2d4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d125      	bne.n	800675a <UART_SetConfig+0x1aa>
 800670e:	4b5b      	ldr	r3, [pc, #364]	@ (800687c <UART_SetConfig+0x2cc>)
 8006710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006714:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006718:	2b30      	cmp	r3, #48	@ 0x30
 800671a:	d016      	beq.n	800674a <UART_SetConfig+0x19a>
 800671c:	2b30      	cmp	r3, #48	@ 0x30
 800671e:	d818      	bhi.n	8006752 <UART_SetConfig+0x1a2>
 8006720:	2b20      	cmp	r3, #32
 8006722:	d00a      	beq.n	800673a <UART_SetConfig+0x18a>
 8006724:	2b20      	cmp	r3, #32
 8006726:	d814      	bhi.n	8006752 <UART_SetConfig+0x1a2>
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <UART_SetConfig+0x182>
 800672c:	2b10      	cmp	r3, #16
 800672e:	d008      	beq.n	8006742 <UART_SetConfig+0x192>
 8006730:	e00f      	b.n	8006752 <UART_SetConfig+0x1a2>
 8006732:	2300      	movs	r3, #0
 8006734:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006738:	e0ad      	b.n	8006896 <UART_SetConfig+0x2e6>
 800673a:	2302      	movs	r3, #2
 800673c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006740:	e0a9      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006742:	2304      	movs	r3, #4
 8006744:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006748:	e0a5      	b.n	8006896 <UART_SetConfig+0x2e6>
 800674a:	2308      	movs	r3, #8
 800674c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006750:	e0a1      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006752:	2310      	movs	r3, #16
 8006754:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006758:	e09d      	b.n	8006896 <UART_SetConfig+0x2e6>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a4a      	ldr	r2, [pc, #296]	@ (8006888 <UART_SetConfig+0x2d8>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d125      	bne.n	80067b0 <UART_SetConfig+0x200>
 8006764:	4b45      	ldr	r3, [pc, #276]	@ (800687c <UART_SetConfig+0x2cc>)
 8006766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800676e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006770:	d016      	beq.n	80067a0 <UART_SetConfig+0x1f0>
 8006772:	2bc0      	cmp	r3, #192	@ 0xc0
 8006774:	d818      	bhi.n	80067a8 <UART_SetConfig+0x1f8>
 8006776:	2b80      	cmp	r3, #128	@ 0x80
 8006778:	d00a      	beq.n	8006790 <UART_SetConfig+0x1e0>
 800677a:	2b80      	cmp	r3, #128	@ 0x80
 800677c:	d814      	bhi.n	80067a8 <UART_SetConfig+0x1f8>
 800677e:	2b00      	cmp	r3, #0
 8006780:	d002      	beq.n	8006788 <UART_SetConfig+0x1d8>
 8006782:	2b40      	cmp	r3, #64	@ 0x40
 8006784:	d008      	beq.n	8006798 <UART_SetConfig+0x1e8>
 8006786:	e00f      	b.n	80067a8 <UART_SetConfig+0x1f8>
 8006788:	2300      	movs	r3, #0
 800678a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800678e:	e082      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006790:	2302      	movs	r3, #2
 8006792:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006796:	e07e      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006798:	2304      	movs	r3, #4
 800679a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800679e:	e07a      	b.n	8006896 <UART_SetConfig+0x2e6>
 80067a0:	2308      	movs	r3, #8
 80067a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067a6:	e076      	b.n	8006896 <UART_SetConfig+0x2e6>
 80067a8:	2310      	movs	r3, #16
 80067aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ae:	e072      	b.n	8006896 <UART_SetConfig+0x2e6>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a35      	ldr	r2, [pc, #212]	@ (800688c <UART_SetConfig+0x2dc>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d12a      	bne.n	8006810 <UART_SetConfig+0x260>
 80067ba:	4b30      	ldr	r3, [pc, #192]	@ (800687c <UART_SetConfig+0x2cc>)
 80067bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067c8:	d01a      	beq.n	8006800 <UART_SetConfig+0x250>
 80067ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067ce:	d81b      	bhi.n	8006808 <UART_SetConfig+0x258>
 80067d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067d4:	d00c      	beq.n	80067f0 <UART_SetConfig+0x240>
 80067d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067da:	d815      	bhi.n	8006808 <UART_SetConfig+0x258>
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d003      	beq.n	80067e8 <UART_SetConfig+0x238>
 80067e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067e4:	d008      	beq.n	80067f8 <UART_SetConfig+0x248>
 80067e6:	e00f      	b.n	8006808 <UART_SetConfig+0x258>
 80067e8:	2300      	movs	r3, #0
 80067ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ee:	e052      	b.n	8006896 <UART_SetConfig+0x2e6>
 80067f0:	2302      	movs	r3, #2
 80067f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067f6:	e04e      	b.n	8006896 <UART_SetConfig+0x2e6>
 80067f8:	2304      	movs	r3, #4
 80067fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067fe:	e04a      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006800:	2308      	movs	r3, #8
 8006802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006806:	e046      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006808:	2310      	movs	r3, #16
 800680a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800680e:	e042      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a17      	ldr	r2, [pc, #92]	@ (8006874 <UART_SetConfig+0x2c4>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d13a      	bne.n	8006890 <UART_SetConfig+0x2e0>
 800681a:	4b18      	ldr	r3, [pc, #96]	@ (800687c <UART_SetConfig+0x2cc>)
 800681c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006820:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006824:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006828:	d01a      	beq.n	8006860 <UART_SetConfig+0x2b0>
 800682a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800682e:	d81b      	bhi.n	8006868 <UART_SetConfig+0x2b8>
 8006830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006834:	d00c      	beq.n	8006850 <UART_SetConfig+0x2a0>
 8006836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800683a:	d815      	bhi.n	8006868 <UART_SetConfig+0x2b8>
 800683c:	2b00      	cmp	r3, #0
 800683e:	d003      	beq.n	8006848 <UART_SetConfig+0x298>
 8006840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006844:	d008      	beq.n	8006858 <UART_SetConfig+0x2a8>
 8006846:	e00f      	b.n	8006868 <UART_SetConfig+0x2b8>
 8006848:	2300      	movs	r3, #0
 800684a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800684e:	e022      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006850:	2302      	movs	r3, #2
 8006852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006856:	e01e      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006858:	2304      	movs	r3, #4
 800685a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800685e:	e01a      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006860:	2308      	movs	r3, #8
 8006862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006866:	e016      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006868:	2310      	movs	r3, #16
 800686a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800686e:	e012      	b.n	8006896 <UART_SetConfig+0x2e6>
 8006870:	efff69f3 	.word	0xefff69f3
 8006874:	40008000 	.word	0x40008000
 8006878:	40013800 	.word	0x40013800
 800687c:	40021000 	.word	0x40021000
 8006880:	40004400 	.word	0x40004400
 8006884:	40004800 	.word	0x40004800
 8006888:	40004c00 	.word	0x40004c00
 800688c:	40005000 	.word	0x40005000
 8006890:	2310      	movs	r3, #16
 8006892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a9f      	ldr	r2, [pc, #636]	@ (8006b18 <UART_SetConfig+0x568>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d17a      	bne.n	8006996 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80068a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d824      	bhi.n	80068f2 <UART_SetConfig+0x342>
 80068a8:	a201      	add	r2, pc, #4	@ (adr r2, 80068b0 <UART_SetConfig+0x300>)
 80068aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ae:	bf00      	nop
 80068b0:	080068d5 	.word	0x080068d5
 80068b4:	080068f3 	.word	0x080068f3
 80068b8:	080068dd 	.word	0x080068dd
 80068bc:	080068f3 	.word	0x080068f3
 80068c0:	080068e3 	.word	0x080068e3
 80068c4:	080068f3 	.word	0x080068f3
 80068c8:	080068f3 	.word	0x080068f3
 80068cc:	080068f3 	.word	0x080068f3
 80068d0:	080068eb 	.word	0x080068eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068d4:	f7fe f840 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 80068d8:	61f8      	str	r0, [r7, #28]
        break;
 80068da:	e010      	b.n	80068fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068dc:	4b8f      	ldr	r3, [pc, #572]	@ (8006b1c <UART_SetConfig+0x56c>)
 80068de:	61fb      	str	r3, [r7, #28]
        break;
 80068e0:	e00d      	b.n	80068fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068e2:	f7fd ffa1 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 80068e6:	61f8      	str	r0, [r7, #28]
        break;
 80068e8:	e009      	b.n	80068fe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ee:	61fb      	str	r3, [r7, #28]
        break;
 80068f0:	e005      	b.n	80068fe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80068fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 80fb 	beq.w	8006afc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	4613      	mov	r3, r2
 800690c:	005b      	lsls	r3, r3, #1
 800690e:	4413      	add	r3, r2
 8006910:	69fa      	ldr	r2, [r7, #28]
 8006912:	429a      	cmp	r2, r3
 8006914:	d305      	bcc.n	8006922 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800691c:	69fa      	ldr	r2, [r7, #28]
 800691e:	429a      	cmp	r2, r3
 8006920:	d903      	bls.n	800692a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006928:	e0e8      	b.n	8006afc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	2200      	movs	r2, #0
 800692e:	461c      	mov	r4, r3
 8006930:	4615      	mov	r5, r2
 8006932:	f04f 0200 	mov.w	r2, #0
 8006936:	f04f 0300 	mov.w	r3, #0
 800693a:	022b      	lsls	r3, r5, #8
 800693c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006940:	0222      	lsls	r2, r4, #8
 8006942:	68f9      	ldr	r1, [r7, #12]
 8006944:	6849      	ldr	r1, [r1, #4]
 8006946:	0849      	lsrs	r1, r1, #1
 8006948:	2000      	movs	r0, #0
 800694a:	4688      	mov	r8, r1
 800694c:	4681      	mov	r9, r0
 800694e:	eb12 0a08 	adds.w	sl, r2, r8
 8006952:	eb43 0b09 	adc.w	fp, r3, r9
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	603b      	str	r3, [r7, #0]
 800695e:	607a      	str	r2, [r7, #4]
 8006960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006964:	4650      	mov	r0, sl
 8006966:	4659      	mov	r1, fp
 8006968:	f7f9 fc82 	bl	8000270 <__aeabi_uldivmod>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4613      	mov	r3, r2
 8006972:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800697a:	d308      	bcc.n	800698e <UART_SetConfig+0x3de>
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006982:	d204      	bcs.n	800698e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	60da      	str	r2, [r3, #12]
 800698c:	e0b6      	b.n	8006afc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006994:	e0b2      	b.n	8006afc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800699e:	d15e      	bne.n	8006a5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80069a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80069a4:	2b08      	cmp	r3, #8
 80069a6:	d828      	bhi.n	80069fa <UART_SetConfig+0x44a>
 80069a8:	a201      	add	r2, pc, #4	@ (adr r2, 80069b0 <UART_SetConfig+0x400>)
 80069aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ae:	bf00      	nop
 80069b0:	080069d5 	.word	0x080069d5
 80069b4:	080069dd 	.word	0x080069dd
 80069b8:	080069e5 	.word	0x080069e5
 80069bc:	080069fb 	.word	0x080069fb
 80069c0:	080069eb 	.word	0x080069eb
 80069c4:	080069fb 	.word	0x080069fb
 80069c8:	080069fb 	.word	0x080069fb
 80069cc:	080069fb 	.word	0x080069fb
 80069d0:	080069f3 	.word	0x080069f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069d4:	f7fd ffc0 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 80069d8:	61f8      	str	r0, [r7, #28]
        break;
 80069da:	e014      	b.n	8006a06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069dc:	f7fd ffd2 	bl	8004984 <HAL_RCC_GetPCLK2Freq>
 80069e0:	61f8      	str	r0, [r7, #28]
        break;
 80069e2:	e010      	b.n	8006a06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069e4:	4b4d      	ldr	r3, [pc, #308]	@ (8006b1c <UART_SetConfig+0x56c>)
 80069e6:	61fb      	str	r3, [r7, #28]
        break;
 80069e8:	e00d      	b.n	8006a06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069ea:	f7fd ff1d 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 80069ee:	61f8      	str	r0, [r7, #28]
        break;
 80069f0:	e009      	b.n	8006a06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069f6:	61fb      	str	r3, [r7, #28]
        break;
 80069f8:	e005      	b.n	8006a06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80069fa:	2300      	movs	r3, #0
 80069fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d077      	beq.n	8006afc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	005a      	lsls	r2, r3, #1
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	085b      	lsrs	r3, r3, #1
 8006a16:	441a      	add	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	2b0f      	cmp	r3, #15
 8006a26:	d916      	bls.n	8006a56 <UART_SetConfig+0x4a6>
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a2e:	d212      	bcs.n	8006a56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	f023 030f 	bic.w	r3, r3, #15
 8006a38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	085b      	lsrs	r3, r3, #1
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	8afb      	ldrh	r3, [r7, #22]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	8afa      	ldrh	r2, [r7, #22]
 8006a52:	60da      	str	r2, [r3, #12]
 8006a54:	e052      	b.n	8006afc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006a5c:	e04e      	b.n	8006afc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a62:	2b08      	cmp	r3, #8
 8006a64:	d827      	bhi.n	8006ab6 <UART_SetConfig+0x506>
 8006a66:	a201      	add	r2, pc, #4	@ (adr r2, 8006a6c <UART_SetConfig+0x4bc>)
 8006a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a6c:	08006a91 	.word	0x08006a91
 8006a70:	08006a99 	.word	0x08006a99
 8006a74:	08006aa1 	.word	0x08006aa1
 8006a78:	08006ab7 	.word	0x08006ab7
 8006a7c:	08006aa7 	.word	0x08006aa7
 8006a80:	08006ab7 	.word	0x08006ab7
 8006a84:	08006ab7 	.word	0x08006ab7
 8006a88:	08006ab7 	.word	0x08006ab7
 8006a8c:	08006aaf 	.word	0x08006aaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a90:	f7fd ff62 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 8006a94:	61f8      	str	r0, [r7, #28]
        break;
 8006a96:	e014      	b.n	8006ac2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a98:	f7fd ff74 	bl	8004984 <HAL_RCC_GetPCLK2Freq>
 8006a9c:	61f8      	str	r0, [r7, #28]
        break;
 8006a9e:	e010      	b.n	8006ac2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8006b1c <UART_SetConfig+0x56c>)
 8006aa2:	61fb      	str	r3, [r7, #28]
        break;
 8006aa4:	e00d      	b.n	8006ac2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aa6:	f7fd febf 	bl	8004828 <HAL_RCC_GetSysClockFreq>
 8006aaa:	61f8      	str	r0, [r7, #28]
        break;
 8006aac:	e009      	b.n	8006ac2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ab2:	61fb      	str	r3, [r7, #28]
        break;
 8006ab4:	e005      	b.n	8006ac2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006ac0:	bf00      	nop
    }

    if (pclk != 0U)
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d019      	beq.n	8006afc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	085a      	lsrs	r2, r3, #1
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	441a      	add	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ada:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2b0f      	cmp	r3, #15
 8006ae0:	d909      	bls.n	8006af6 <UART_SetConfig+0x546>
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ae8:	d205      	bcs.n	8006af6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60da      	str	r2, [r3, #12]
 8006af4:	e002      	b.n	8006afc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006b08:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3728      	adds	r7, #40	@ 0x28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b16:	bf00      	nop
 8006b18:	40008000 	.word	0x40008000
 8006b1c:	00f42400 	.word	0x00f42400

08006b20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2c:	f003 0308 	and.w	r3, r3, #8
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00a      	beq.n	8006b4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00a      	beq.n	8006b8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00a      	beq.n	8006bb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f003 0310 	and.w	r3, r3, #16
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00a      	beq.n	8006bf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01a      	beq.n	8006c36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c1e:	d10a      	bne.n	8006c36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	605a      	str	r2, [r3, #4]
  }
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b098      	sub	sp, #96	@ 0x60
 8006c68:	af02      	add	r7, sp, #8
 8006c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c74:	f7fa fcfc 	bl	8001670 <HAL_GetTick>
 8006c78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0308 	and.w	r3, r3, #8
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d12e      	bne.n	8006ce6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c90:	2200      	movs	r2, #0
 8006c92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f88c 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d021      	beq.n	8006ce6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cc2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e6      	bne.n	8006ca2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e062      	b.n	8006dac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0304 	and.w	r3, r3, #4
 8006cf0:	2b04      	cmp	r3, #4
 8006cf2:	d149      	bne.n	8006d88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f856 	bl	8006db4 <UART_WaitOnFlagUntilTimeout>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d03c      	beq.n	8006d88 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d34:	e841 2300 	strex	r3, r2, [r1]
 8006d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1e6      	bne.n	8006d0e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3308      	adds	r3, #8
 8006d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0301 	bic.w	r3, r3, #1
 8006d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d60:	61fa      	str	r2, [r7, #28]
 8006d62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	69b9      	ldr	r1, [r7, #24]
 8006d66:	69fa      	ldr	r2, [r7, #28]
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e5      	bne.n	8006d40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e011      	b.n	8006dac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2220      	movs	r2, #32
 8006d92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3758      	adds	r7, #88	@ 0x58
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	603b      	str	r3, [r7, #0]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc4:	e04f      	b.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dcc:	d04b      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dce:	f7fa fc4f 	bl	8001670 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d302      	bcc.n	8006de4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e04e      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0304 	and.w	r3, r3, #4
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d037      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b80      	cmp	r3, #128	@ 0x80
 8006dfa:	d034      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2b40      	cmp	r3, #64	@ 0x40
 8006e00:	d031      	beq.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f003 0308 	and.w	r3, r3, #8
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d110      	bne.n	8006e32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2208      	movs	r2, #8
 8006e16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 f838 	bl	8006e8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2208      	movs	r2, #8
 8006e22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e029      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e40:	d111      	bne.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f81e 	bl	8006e8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e00f      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69da      	ldr	r2, [r3, #28]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	bf0c      	ite	eq
 8006e76:	2301      	moveq	r3, #1
 8006e78:	2300      	movne	r3, #0
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	79fb      	ldrb	r3, [r7, #7]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d0a0      	beq.n	8006dc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b095      	sub	sp, #84	@ 0x54
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eb6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006eba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ebc:	e841 2300 	strex	r3, r2, [r1]
 8006ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1e6      	bne.n	8006e96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3308      	adds	r3, #8
 8006ece:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	f023 0301 	bic.w	r3, r3, #1
 8006ede:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006eea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e5      	bne.n	8006ec8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d118      	bne.n	8006f36 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	f023 0310 	bic.w	r3, r3, #16
 8006f18:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f22:	61bb      	str	r3, [r7, #24]
 8006f24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f26:	6979      	ldr	r1, [r7, #20]
 8006f28:	69ba      	ldr	r2, [r7, #24]
 8006f2a:	e841 2300 	strex	r3, r2, [r1]
 8006f2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e6      	bne.n	8006f04 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2220      	movs	r2, #32
 8006f3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f4a:	bf00      	nop
 8006f4c:	3754      	adds	r7, #84	@ 0x54
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
	...

08006f58 <sniprintf>:
 8006f58:	b40c      	push	{r2, r3}
 8006f5a:	b530      	push	{r4, r5, lr}
 8006f5c:	4b18      	ldr	r3, [pc, #96]	@ (8006fc0 <sniprintf+0x68>)
 8006f5e:	1e0c      	subs	r4, r1, #0
 8006f60:	681d      	ldr	r5, [r3, #0]
 8006f62:	b09d      	sub	sp, #116	@ 0x74
 8006f64:	da08      	bge.n	8006f78 <sniprintf+0x20>
 8006f66:	238b      	movs	r3, #139	@ 0x8b
 8006f68:	602b      	str	r3, [r5, #0]
 8006f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6e:	b01d      	add	sp, #116	@ 0x74
 8006f70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f74:	b002      	add	sp, #8
 8006f76:	4770      	bx	lr
 8006f78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f80:	f04f 0300 	mov.w	r3, #0
 8006f84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f86:	bf14      	ite	ne
 8006f88:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f8c:	4623      	moveq	r3, r4
 8006f8e:	9304      	str	r3, [sp, #16]
 8006f90:	9307      	str	r3, [sp, #28]
 8006f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f96:	9002      	str	r0, [sp, #8]
 8006f98:	9006      	str	r0, [sp, #24]
 8006f9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006fa0:	ab21      	add	r3, sp, #132	@ 0x84
 8006fa2:	a902      	add	r1, sp, #8
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	9301      	str	r3, [sp, #4]
 8006fa8:	f000 f9a2 	bl	80072f0 <_svfiprintf_r>
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	bfbc      	itt	lt
 8006fb0:	238b      	movlt	r3, #139	@ 0x8b
 8006fb2:	602b      	strlt	r3, [r5, #0]
 8006fb4:	2c00      	cmp	r4, #0
 8006fb6:	d0da      	beq.n	8006f6e <sniprintf+0x16>
 8006fb8:	9b02      	ldr	r3, [sp, #8]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	e7d6      	b.n	8006f6e <sniprintf+0x16>
 8006fc0:	2000000c 	.word	0x2000000c

08006fc4 <memset>:
 8006fc4:	4402      	add	r2, r0
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d100      	bne.n	8006fce <memset+0xa>
 8006fcc:	4770      	bx	lr
 8006fce:	f803 1b01 	strb.w	r1, [r3], #1
 8006fd2:	e7f9      	b.n	8006fc8 <memset+0x4>

08006fd4 <__errno>:
 8006fd4:	4b01      	ldr	r3, [pc, #4]	@ (8006fdc <__errno+0x8>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2000000c 	.word	0x2000000c

08006fe0 <__libc_init_array>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8007018 <__libc_init_array+0x38>)
 8006fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800701c <__libc_init_array+0x3c>)
 8006fe6:	1b64      	subs	r4, r4, r5
 8006fe8:	10a4      	asrs	r4, r4, #2
 8006fea:	2600      	movs	r6, #0
 8006fec:	42a6      	cmp	r6, r4
 8006fee:	d109      	bne.n	8007004 <__libc_init_array+0x24>
 8006ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8007020 <__libc_init_array+0x40>)
 8006ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8007024 <__libc_init_array+0x44>)
 8006ff4:	f000 fc64 	bl	80078c0 <_init>
 8006ff8:	1b64      	subs	r4, r4, r5
 8006ffa:	10a4      	asrs	r4, r4, #2
 8006ffc:	2600      	movs	r6, #0
 8006ffe:	42a6      	cmp	r6, r4
 8007000:	d105      	bne.n	800700e <__libc_init_array+0x2e>
 8007002:	bd70      	pop	{r4, r5, r6, pc}
 8007004:	f855 3b04 	ldr.w	r3, [r5], #4
 8007008:	4798      	blx	r3
 800700a:	3601      	adds	r6, #1
 800700c:	e7ee      	b.n	8006fec <__libc_init_array+0xc>
 800700e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007012:	4798      	blx	r3
 8007014:	3601      	adds	r6, #1
 8007016:	e7f2      	b.n	8006ffe <__libc_init_array+0x1e>
 8007018:	08007f74 	.word	0x08007f74
 800701c:	08007f74 	.word	0x08007f74
 8007020:	08007f74 	.word	0x08007f74
 8007024:	08007f78 	.word	0x08007f78

08007028 <__retarget_lock_acquire_recursive>:
 8007028:	4770      	bx	lr

0800702a <__retarget_lock_release_recursive>:
 800702a:	4770      	bx	lr

0800702c <memcpy>:
 800702c:	440a      	add	r2, r1
 800702e:	4291      	cmp	r1, r2
 8007030:	f100 33ff 	add.w	r3, r0, #4294967295
 8007034:	d100      	bne.n	8007038 <memcpy+0xc>
 8007036:	4770      	bx	lr
 8007038:	b510      	push	{r4, lr}
 800703a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800703e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007042:	4291      	cmp	r1, r2
 8007044:	d1f9      	bne.n	800703a <memcpy+0xe>
 8007046:	bd10      	pop	{r4, pc}

08007048 <_free_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4605      	mov	r5, r0
 800704c:	2900      	cmp	r1, #0
 800704e:	d041      	beq.n	80070d4 <_free_r+0x8c>
 8007050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007054:	1f0c      	subs	r4, r1, #4
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfb8      	it	lt
 800705a:	18e4      	addlt	r4, r4, r3
 800705c:	f000 f8e0 	bl	8007220 <__malloc_lock>
 8007060:	4a1d      	ldr	r2, [pc, #116]	@ (80070d8 <_free_r+0x90>)
 8007062:	6813      	ldr	r3, [r2, #0]
 8007064:	b933      	cbnz	r3, 8007074 <_free_r+0x2c>
 8007066:	6063      	str	r3, [r4, #4]
 8007068:	6014      	str	r4, [r2, #0]
 800706a:	4628      	mov	r0, r5
 800706c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007070:	f000 b8dc 	b.w	800722c <__malloc_unlock>
 8007074:	42a3      	cmp	r3, r4
 8007076:	d908      	bls.n	800708a <_free_r+0x42>
 8007078:	6820      	ldr	r0, [r4, #0]
 800707a:	1821      	adds	r1, r4, r0
 800707c:	428b      	cmp	r3, r1
 800707e:	bf01      	itttt	eq
 8007080:	6819      	ldreq	r1, [r3, #0]
 8007082:	685b      	ldreq	r3, [r3, #4]
 8007084:	1809      	addeq	r1, r1, r0
 8007086:	6021      	streq	r1, [r4, #0]
 8007088:	e7ed      	b.n	8007066 <_free_r+0x1e>
 800708a:	461a      	mov	r2, r3
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	b10b      	cbz	r3, 8007094 <_free_r+0x4c>
 8007090:	42a3      	cmp	r3, r4
 8007092:	d9fa      	bls.n	800708a <_free_r+0x42>
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	1850      	adds	r0, r2, r1
 8007098:	42a0      	cmp	r0, r4
 800709a:	d10b      	bne.n	80070b4 <_free_r+0x6c>
 800709c:	6820      	ldr	r0, [r4, #0]
 800709e:	4401      	add	r1, r0
 80070a0:	1850      	adds	r0, r2, r1
 80070a2:	4283      	cmp	r3, r0
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	d1e0      	bne.n	800706a <_free_r+0x22>
 80070a8:	6818      	ldr	r0, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	4408      	add	r0, r1
 80070b0:	6010      	str	r0, [r2, #0]
 80070b2:	e7da      	b.n	800706a <_free_r+0x22>
 80070b4:	d902      	bls.n	80070bc <_free_r+0x74>
 80070b6:	230c      	movs	r3, #12
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	e7d6      	b.n	800706a <_free_r+0x22>
 80070bc:	6820      	ldr	r0, [r4, #0]
 80070be:	1821      	adds	r1, r4, r0
 80070c0:	428b      	cmp	r3, r1
 80070c2:	bf04      	itt	eq
 80070c4:	6819      	ldreq	r1, [r3, #0]
 80070c6:	685b      	ldreq	r3, [r3, #4]
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	bf04      	itt	eq
 80070cc:	1809      	addeq	r1, r1, r0
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	6054      	str	r4, [r2, #4]
 80070d2:	e7ca      	b.n	800706a <_free_r+0x22>
 80070d4:	bd38      	pop	{r3, r4, r5, pc}
 80070d6:	bf00      	nop
 80070d8:	200007a8 	.word	0x200007a8

080070dc <sbrk_aligned>:
 80070dc:	b570      	push	{r4, r5, r6, lr}
 80070de:	4e0f      	ldr	r6, [pc, #60]	@ (800711c <sbrk_aligned+0x40>)
 80070e0:	460c      	mov	r4, r1
 80070e2:	6831      	ldr	r1, [r6, #0]
 80070e4:	4605      	mov	r5, r0
 80070e6:	b911      	cbnz	r1, 80070ee <sbrk_aligned+0x12>
 80070e8:	f000 fba4 	bl	8007834 <_sbrk_r>
 80070ec:	6030      	str	r0, [r6, #0]
 80070ee:	4621      	mov	r1, r4
 80070f0:	4628      	mov	r0, r5
 80070f2:	f000 fb9f 	bl	8007834 <_sbrk_r>
 80070f6:	1c43      	adds	r3, r0, #1
 80070f8:	d103      	bne.n	8007102 <sbrk_aligned+0x26>
 80070fa:	f04f 34ff 	mov.w	r4, #4294967295
 80070fe:	4620      	mov	r0, r4
 8007100:	bd70      	pop	{r4, r5, r6, pc}
 8007102:	1cc4      	adds	r4, r0, #3
 8007104:	f024 0403 	bic.w	r4, r4, #3
 8007108:	42a0      	cmp	r0, r4
 800710a:	d0f8      	beq.n	80070fe <sbrk_aligned+0x22>
 800710c:	1a21      	subs	r1, r4, r0
 800710e:	4628      	mov	r0, r5
 8007110:	f000 fb90 	bl	8007834 <_sbrk_r>
 8007114:	3001      	adds	r0, #1
 8007116:	d1f2      	bne.n	80070fe <sbrk_aligned+0x22>
 8007118:	e7ef      	b.n	80070fa <sbrk_aligned+0x1e>
 800711a:	bf00      	nop
 800711c:	200007a4 	.word	0x200007a4

08007120 <_malloc_r>:
 8007120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007124:	1ccd      	adds	r5, r1, #3
 8007126:	f025 0503 	bic.w	r5, r5, #3
 800712a:	3508      	adds	r5, #8
 800712c:	2d0c      	cmp	r5, #12
 800712e:	bf38      	it	cc
 8007130:	250c      	movcc	r5, #12
 8007132:	2d00      	cmp	r5, #0
 8007134:	4606      	mov	r6, r0
 8007136:	db01      	blt.n	800713c <_malloc_r+0x1c>
 8007138:	42a9      	cmp	r1, r5
 800713a:	d904      	bls.n	8007146 <_malloc_r+0x26>
 800713c:	230c      	movs	r3, #12
 800713e:	6033      	str	r3, [r6, #0]
 8007140:	2000      	movs	r0, #0
 8007142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800721c <_malloc_r+0xfc>
 800714a:	f000 f869 	bl	8007220 <__malloc_lock>
 800714e:	f8d8 3000 	ldr.w	r3, [r8]
 8007152:	461c      	mov	r4, r3
 8007154:	bb44      	cbnz	r4, 80071a8 <_malloc_r+0x88>
 8007156:	4629      	mov	r1, r5
 8007158:	4630      	mov	r0, r6
 800715a:	f7ff ffbf 	bl	80070dc <sbrk_aligned>
 800715e:	1c43      	adds	r3, r0, #1
 8007160:	4604      	mov	r4, r0
 8007162:	d158      	bne.n	8007216 <_malloc_r+0xf6>
 8007164:	f8d8 4000 	ldr.w	r4, [r8]
 8007168:	4627      	mov	r7, r4
 800716a:	2f00      	cmp	r7, #0
 800716c:	d143      	bne.n	80071f6 <_malloc_r+0xd6>
 800716e:	2c00      	cmp	r4, #0
 8007170:	d04b      	beq.n	800720a <_malloc_r+0xea>
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	4639      	mov	r1, r7
 8007176:	4630      	mov	r0, r6
 8007178:	eb04 0903 	add.w	r9, r4, r3
 800717c:	f000 fb5a 	bl	8007834 <_sbrk_r>
 8007180:	4581      	cmp	r9, r0
 8007182:	d142      	bne.n	800720a <_malloc_r+0xea>
 8007184:	6821      	ldr	r1, [r4, #0]
 8007186:	1a6d      	subs	r5, r5, r1
 8007188:	4629      	mov	r1, r5
 800718a:	4630      	mov	r0, r6
 800718c:	f7ff ffa6 	bl	80070dc <sbrk_aligned>
 8007190:	3001      	adds	r0, #1
 8007192:	d03a      	beq.n	800720a <_malloc_r+0xea>
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	442b      	add	r3, r5
 8007198:	6023      	str	r3, [r4, #0]
 800719a:	f8d8 3000 	ldr.w	r3, [r8]
 800719e:	685a      	ldr	r2, [r3, #4]
 80071a0:	bb62      	cbnz	r2, 80071fc <_malloc_r+0xdc>
 80071a2:	f8c8 7000 	str.w	r7, [r8]
 80071a6:	e00f      	b.n	80071c8 <_malloc_r+0xa8>
 80071a8:	6822      	ldr	r2, [r4, #0]
 80071aa:	1b52      	subs	r2, r2, r5
 80071ac:	d420      	bmi.n	80071f0 <_malloc_r+0xd0>
 80071ae:	2a0b      	cmp	r2, #11
 80071b0:	d917      	bls.n	80071e2 <_malloc_r+0xc2>
 80071b2:	1961      	adds	r1, r4, r5
 80071b4:	42a3      	cmp	r3, r4
 80071b6:	6025      	str	r5, [r4, #0]
 80071b8:	bf18      	it	ne
 80071ba:	6059      	strne	r1, [r3, #4]
 80071bc:	6863      	ldr	r3, [r4, #4]
 80071be:	bf08      	it	eq
 80071c0:	f8c8 1000 	streq.w	r1, [r8]
 80071c4:	5162      	str	r2, [r4, r5]
 80071c6:	604b      	str	r3, [r1, #4]
 80071c8:	4630      	mov	r0, r6
 80071ca:	f000 f82f 	bl	800722c <__malloc_unlock>
 80071ce:	f104 000b 	add.w	r0, r4, #11
 80071d2:	1d23      	adds	r3, r4, #4
 80071d4:	f020 0007 	bic.w	r0, r0, #7
 80071d8:	1ac2      	subs	r2, r0, r3
 80071da:	bf1c      	itt	ne
 80071dc:	1a1b      	subne	r3, r3, r0
 80071de:	50a3      	strne	r3, [r4, r2]
 80071e0:	e7af      	b.n	8007142 <_malloc_r+0x22>
 80071e2:	6862      	ldr	r2, [r4, #4]
 80071e4:	42a3      	cmp	r3, r4
 80071e6:	bf0c      	ite	eq
 80071e8:	f8c8 2000 	streq.w	r2, [r8]
 80071ec:	605a      	strne	r2, [r3, #4]
 80071ee:	e7eb      	b.n	80071c8 <_malloc_r+0xa8>
 80071f0:	4623      	mov	r3, r4
 80071f2:	6864      	ldr	r4, [r4, #4]
 80071f4:	e7ae      	b.n	8007154 <_malloc_r+0x34>
 80071f6:	463c      	mov	r4, r7
 80071f8:	687f      	ldr	r7, [r7, #4]
 80071fa:	e7b6      	b.n	800716a <_malloc_r+0x4a>
 80071fc:	461a      	mov	r2, r3
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	42a3      	cmp	r3, r4
 8007202:	d1fb      	bne.n	80071fc <_malloc_r+0xdc>
 8007204:	2300      	movs	r3, #0
 8007206:	6053      	str	r3, [r2, #4]
 8007208:	e7de      	b.n	80071c8 <_malloc_r+0xa8>
 800720a:	230c      	movs	r3, #12
 800720c:	6033      	str	r3, [r6, #0]
 800720e:	4630      	mov	r0, r6
 8007210:	f000 f80c 	bl	800722c <__malloc_unlock>
 8007214:	e794      	b.n	8007140 <_malloc_r+0x20>
 8007216:	6005      	str	r5, [r0, #0]
 8007218:	e7d6      	b.n	80071c8 <_malloc_r+0xa8>
 800721a:	bf00      	nop
 800721c:	200007a8 	.word	0x200007a8

08007220 <__malloc_lock>:
 8007220:	4801      	ldr	r0, [pc, #4]	@ (8007228 <__malloc_lock+0x8>)
 8007222:	f7ff bf01 	b.w	8007028 <__retarget_lock_acquire_recursive>
 8007226:	bf00      	nop
 8007228:	200007a0 	.word	0x200007a0

0800722c <__malloc_unlock>:
 800722c:	4801      	ldr	r0, [pc, #4]	@ (8007234 <__malloc_unlock+0x8>)
 800722e:	f7ff befc 	b.w	800702a <__retarget_lock_release_recursive>
 8007232:	bf00      	nop
 8007234:	200007a0 	.word	0x200007a0

08007238 <__ssputs_r>:
 8007238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800723c:	688e      	ldr	r6, [r1, #8]
 800723e:	461f      	mov	r7, r3
 8007240:	42be      	cmp	r6, r7
 8007242:	680b      	ldr	r3, [r1, #0]
 8007244:	4682      	mov	sl, r0
 8007246:	460c      	mov	r4, r1
 8007248:	4690      	mov	r8, r2
 800724a:	d82d      	bhi.n	80072a8 <__ssputs_r+0x70>
 800724c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007250:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007254:	d026      	beq.n	80072a4 <__ssputs_r+0x6c>
 8007256:	6965      	ldr	r5, [r4, #20]
 8007258:	6909      	ldr	r1, [r1, #16]
 800725a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800725e:	eba3 0901 	sub.w	r9, r3, r1
 8007262:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007266:	1c7b      	adds	r3, r7, #1
 8007268:	444b      	add	r3, r9
 800726a:	106d      	asrs	r5, r5, #1
 800726c:	429d      	cmp	r5, r3
 800726e:	bf38      	it	cc
 8007270:	461d      	movcc	r5, r3
 8007272:	0553      	lsls	r3, r2, #21
 8007274:	d527      	bpl.n	80072c6 <__ssputs_r+0x8e>
 8007276:	4629      	mov	r1, r5
 8007278:	f7ff ff52 	bl	8007120 <_malloc_r>
 800727c:	4606      	mov	r6, r0
 800727e:	b360      	cbz	r0, 80072da <__ssputs_r+0xa2>
 8007280:	6921      	ldr	r1, [r4, #16]
 8007282:	464a      	mov	r2, r9
 8007284:	f7ff fed2 	bl	800702c <memcpy>
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800728e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007292:	81a3      	strh	r3, [r4, #12]
 8007294:	6126      	str	r6, [r4, #16]
 8007296:	6165      	str	r5, [r4, #20]
 8007298:	444e      	add	r6, r9
 800729a:	eba5 0509 	sub.w	r5, r5, r9
 800729e:	6026      	str	r6, [r4, #0]
 80072a0:	60a5      	str	r5, [r4, #8]
 80072a2:	463e      	mov	r6, r7
 80072a4:	42be      	cmp	r6, r7
 80072a6:	d900      	bls.n	80072aa <__ssputs_r+0x72>
 80072a8:	463e      	mov	r6, r7
 80072aa:	6820      	ldr	r0, [r4, #0]
 80072ac:	4632      	mov	r2, r6
 80072ae:	4641      	mov	r1, r8
 80072b0:	f000 faa6 	bl	8007800 <memmove>
 80072b4:	68a3      	ldr	r3, [r4, #8]
 80072b6:	1b9b      	subs	r3, r3, r6
 80072b8:	60a3      	str	r3, [r4, #8]
 80072ba:	6823      	ldr	r3, [r4, #0]
 80072bc:	4433      	add	r3, r6
 80072be:	6023      	str	r3, [r4, #0]
 80072c0:	2000      	movs	r0, #0
 80072c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072c6:	462a      	mov	r2, r5
 80072c8:	f000 fac4 	bl	8007854 <_realloc_r>
 80072cc:	4606      	mov	r6, r0
 80072ce:	2800      	cmp	r0, #0
 80072d0:	d1e0      	bne.n	8007294 <__ssputs_r+0x5c>
 80072d2:	6921      	ldr	r1, [r4, #16]
 80072d4:	4650      	mov	r0, sl
 80072d6:	f7ff feb7 	bl	8007048 <_free_r>
 80072da:	230c      	movs	r3, #12
 80072dc:	f8ca 3000 	str.w	r3, [sl]
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072e6:	81a3      	strh	r3, [r4, #12]
 80072e8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ec:	e7e9      	b.n	80072c2 <__ssputs_r+0x8a>
	...

080072f0 <_svfiprintf_r>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	4698      	mov	r8, r3
 80072f6:	898b      	ldrh	r3, [r1, #12]
 80072f8:	061b      	lsls	r3, r3, #24
 80072fa:	b09d      	sub	sp, #116	@ 0x74
 80072fc:	4607      	mov	r7, r0
 80072fe:	460d      	mov	r5, r1
 8007300:	4614      	mov	r4, r2
 8007302:	d510      	bpl.n	8007326 <_svfiprintf_r+0x36>
 8007304:	690b      	ldr	r3, [r1, #16]
 8007306:	b973      	cbnz	r3, 8007326 <_svfiprintf_r+0x36>
 8007308:	2140      	movs	r1, #64	@ 0x40
 800730a:	f7ff ff09 	bl	8007120 <_malloc_r>
 800730e:	6028      	str	r0, [r5, #0]
 8007310:	6128      	str	r0, [r5, #16]
 8007312:	b930      	cbnz	r0, 8007322 <_svfiprintf_r+0x32>
 8007314:	230c      	movs	r3, #12
 8007316:	603b      	str	r3, [r7, #0]
 8007318:	f04f 30ff 	mov.w	r0, #4294967295
 800731c:	b01d      	add	sp, #116	@ 0x74
 800731e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007322:	2340      	movs	r3, #64	@ 0x40
 8007324:	616b      	str	r3, [r5, #20]
 8007326:	2300      	movs	r3, #0
 8007328:	9309      	str	r3, [sp, #36]	@ 0x24
 800732a:	2320      	movs	r3, #32
 800732c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007330:	f8cd 800c 	str.w	r8, [sp, #12]
 8007334:	2330      	movs	r3, #48	@ 0x30
 8007336:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80074d4 <_svfiprintf_r+0x1e4>
 800733a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800733e:	f04f 0901 	mov.w	r9, #1
 8007342:	4623      	mov	r3, r4
 8007344:	469a      	mov	sl, r3
 8007346:	f813 2b01 	ldrb.w	r2, [r3], #1
 800734a:	b10a      	cbz	r2, 8007350 <_svfiprintf_r+0x60>
 800734c:	2a25      	cmp	r2, #37	@ 0x25
 800734e:	d1f9      	bne.n	8007344 <_svfiprintf_r+0x54>
 8007350:	ebba 0b04 	subs.w	fp, sl, r4
 8007354:	d00b      	beq.n	800736e <_svfiprintf_r+0x7e>
 8007356:	465b      	mov	r3, fp
 8007358:	4622      	mov	r2, r4
 800735a:	4629      	mov	r1, r5
 800735c:	4638      	mov	r0, r7
 800735e:	f7ff ff6b 	bl	8007238 <__ssputs_r>
 8007362:	3001      	adds	r0, #1
 8007364:	f000 80a7 	beq.w	80074b6 <_svfiprintf_r+0x1c6>
 8007368:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800736a:	445a      	add	r2, fp
 800736c:	9209      	str	r2, [sp, #36]	@ 0x24
 800736e:	f89a 3000 	ldrb.w	r3, [sl]
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 809f 	beq.w	80074b6 <_svfiprintf_r+0x1c6>
 8007378:	2300      	movs	r3, #0
 800737a:	f04f 32ff 	mov.w	r2, #4294967295
 800737e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007382:	f10a 0a01 	add.w	sl, sl, #1
 8007386:	9304      	str	r3, [sp, #16]
 8007388:	9307      	str	r3, [sp, #28]
 800738a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800738e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007390:	4654      	mov	r4, sl
 8007392:	2205      	movs	r2, #5
 8007394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007398:	484e      	ldr	r0, [pc, #312]	@ (80074d4 <_svfiprintf_r+0x1e4>)
 800739a:	f7f8 ff19 	bl	80001d0 <memchr>
 800739e:	9a04      	ldr	r2, [sp, #16]
 80073a0:	b9d8      	cbnz	r0, 80073da <_svfiprintf_r+0xea>
 80073a2:	06d0      	lsls	r0, r2, #27
 80073a4:	bf44      	itt	mi
 80073a6:	2320      	movmi	r3, #32
 80073a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073ac:	0711      	lsls	r1, r2, #28
 80073ae:	bf44      	itt	mi
 80073b0:	232b      	movmi	r3, #43	@ 0x2b
 80073b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073b6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80073bc:	d015      	beq.n	80073ea <_svfiprintf_r+0xfa>
 80073be:	9a07      	ldr	r2, [sp, #28]
 80073c0:	4654      	mov	r4, sl
 80073c2:	2000      	movs	r0, #0
 80073c4:	f04f 0c0a 	mov.w	ip, #10
 80073c8:	4621      	mov	r1, r4
 80073ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073ce:	3b30      	subs	r3, #48	@ 0x30
 80073d0:	2b09      	cmp	r3, #9
 80073d2:	d94b      	bls.n	800746c <_svfiprintf_r+0x17c>
 80073d4:	b1b0      	cbz	r0, 8007404 <_svfiprintf_r+0x114>
 80073d6:	9207      	str	r2, [sp, #28]
 80073d8:	e014      	b.n	8007404 <_svfiprintf_r+0x114>
 80073da:	eba0 0308 	sub.w	r3, r0, r8
 80073de:	fa09 f303 	lsl.w	r3, r9, r3
 80073e2:	4313      	orrs	r3, r2
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	46a2      	mov	sl, r4
 80073e8:	e7d2      	b.n	8007390 <_svfiprintf_r+0xa0>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	1d19      	adds	r1, r3, #4
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	9103      	str	r1, [sp, #12]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	bfbb      	ittet	lt
 80073f6:	425b      	neglt	r3, r3
 80073f8:	f042 0202 	orrlt.w	r2, r2, #2
 80073fc:	9307      	strge	r3, [sp, #28]
 80073fe:	9307      	strlt	r3, [sp, #28]
 8007400:	bfb8      	it	lt
 8007402:	9204      	strlt	r2, [sp, #16]
 8007404:	7823      	ldrb	r3, [r4, #0]
 8007406:	2b2e      	cmp	r3, #46	@ 0x2e
 8007408:	d10a      	bne.n	8007420 <_svfiprintf_r+0x130>
 800740a:	7863      	ldrb	r3, [r4, #1]
 800740c:	2b2a      	cmp	r3, #42	@ 0x2a
 800740e:	d132      	bne.n	8007476 <_svfiprintf_r+0x186>
 8007410:	9b03      	ldr	r3, [sp, #12]
 8007412:	1d1a      	adds	r2, r3, #4
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	9203      	str	r2, [sp, #12]
 8007418:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800741c:	3402      	adds	r4, #2
 800741e:	9305      	str	r3, [sp, #20]
 8007420:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80074e4 <_svfiprintf_r+0x1f4>
 8007424:	7821      	ldrb	r1, [r4, #0]
 8007426:	2203      	movs	r2, #3
 8007428:	4650      	mov	r0, sl
 800742a:	f7f8 fed1 	bl	80001d0 <memchr>
 800742e:	b138      	cbz	r0, 8007440 <_svfiprintf_r+0x150>
 8007430:	9b04      	ldr	r3, [sp, #16]
 8007432:	eba0 000a 	sub.w	r0, r0, sl
 8007436:	2240      	movs	r2, #64	@ 0x40
 8007438:	4082      	lsls	r2, r0
 800743a:	4313      	orrs	r3, r2
 800743c:	3401      	adds	r4, #1
 800743e:	9304      	str	r3, [sp, #16]
 8007440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007444:	4824      	ldr	r0, [pc, #144]	@ (80074d8 <_svfiprintf_r+0x1e8>)
 8007446:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800744a:	2206      	movs	r2, #6
 800744c:	f7f8 fec0 	bl	80001d0 <memchr>
 8007450:	2800      	cmp	r0, #0
 8007452:	d036      	beq.n	80074c2 <_svfiprintf_r+0x1d2>
 8007454:	4b21      	ldr	r3, [pc, #132]	@ (80074dc <_svfiprintf_r+0x1ec>)
 8007456:	bb1b      	cbnz	r3, 80074a0 <_svfiprintf_r+0x1b0>
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	3307      	adds	r3, #7
 800745c:	f023 0307 	bic.w	r3, r3, #7
 8007460:	3308      	adds	r3, #8
 8007462:	9303      	str	r3, [sp, #12]
 8007464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007466:	4433      	add	r3, r6
 8007468:	9309      	str	r3, [sp, #36]	@ 0x24
 800746a:	e76a      	b.n	8007342 <_svfiprintf_r+0x52>
 800746c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007470:	460c      	mov	r4, r1
 8007472:	2001      	movs	r0, #1
 8007474:	e7a8      	b.n	80073c8 <_svfiprintf_r+0xd8>
 8007476:	2300      	movs	r3, #0
 8007478:	3401      	adds	r4, #1
 800747a:	9305      	str	r3, [sp, #20]
 800747c:	4619      	mov	r1, r3
 800747e:	f04f 0c0a 	mov.w	ip, #10
 8007482:	4620      	mov	r0, r4
 8007484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007488:	3a30      	subs	r2, #48	@ 0x30
 800748a:	2a09      	cmp	r2, #9
 800748c:	d903      	bls.n	8007496 <_svfiprintf_r+0x1a6>
 800748e:	2b00      	cmp	r3, #0
 8007490:	d0c6      	beq.n	8007420 <_svfiprintf_r+0x130>
 8007492:	9105      	str	r1, [sp, #20]
 8007494:	e7c4      	b.n	8007420 <_svfiprintf_r+0x130>
 8007496:	fb0c 2101 	mla	r1, ip, r1, r2
 800749a:	4604      	mov	r4, r0
 800749c:	2301      	movs	r3, #1
 800749e:	e7f0      	b.n	8007482 <_svfiprintf_r+0x192>
 80074a0:	ab03      	add	r3, sp, #12
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	462a      	mov	r2, r5
 80074a6:	4b0e      	ldr	r3, [pc, #56]	@ (80074e0 <_svfiprintf_r+0x1f0>)
 80074a8:	a904      	add	r1, sp, #16
 80074aa:	4638      	mov	r0, r7
 80074ac:	f3af 8000 	nop.w
 80074b0:	1c42      	adds	r2, r0, #1
 80074b2:	4606      	mov	r6, r0
 80074b4:	d1d6      	bne.n	8007464 <_svfiprintf_r+0x174>
 80074b6:	89ab      	ldrh	r3, [r5, #12]
 80074b8:	065b      	lsls	r3, r3, #25
 80074ba:	f53f af2d 	bmi.w	8007318 <_svfiprintf_r+0x28>
 80074be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074c0:	e72c      	b.n	800731c <_svfiprintf_r+0x2c>
 80074c2:	ab03      	add	r3, sp, #12
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	462a      	mov	r2, r5
 80074c8:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <_svfiprintf_r+0x1f0>)
 80074ca:	a904      	add	r1, sp, #16
 80074cc:	4638      	mov	r0, r7
 80074ce:	f000 f879 	bl	80075c4 <_printf_i>
 80074d2:	e7ed      	b.n	80074b0 <_svfiprintf_r+0x1c0>
 80074d4:	08007f38 	.word	0x08007f38
 80074d8:	08007f42 	.word	0x08007f42
 80074dc:	00000000 	.word	0x00000000
 80074e0:	08007239 	.word	0x08007239
 80074e4:	08007f3e 	.word	0x08007f3e

080074e8 <_printf_common>:
 80074e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074ec:	4616      	mov	r6, r2
 80074ee:	4698      	mov	r8, r3
 80074f0:	688a      	ldr	r2, [r1, #8]
 80074f2:	690b      	ldr	r3, [r1, #16]
 80074f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074f8:	4293      	cmp	r3, r2
 80074fa:	bfb8      	it	lt
 80074fc:	4613      	movlt	r3, r2
 80074fe:	6033      	str	r3, [r6, #0]
 8007500:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007504:	4607      	mov	r7, r0
 8007506:	460c      	mov	r4, r1
 8007508:	b10a      	cbz	r2, 800750e <_printf_common+0x26>
 800750a:	3301      	adds	r3, #1
 800750c:	6033      	str	r3, [r6, #0]
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	0699      	lsls	r1, r3, #26
 8007512:	bf42      	ittt	mi
 8007514:	6833      	ldrmi	r3, [r6, #0]
 8007516:	3302      	addmi	r3, #2
 8007518:	6033      	strmi	r3, [r6, #0]
 800751a:	6825      	ldr	r5, [r4, #0]
 800751c:	f015 0506 	ands.w	r5, r5, #6
 8007520:	d106      	bne.n	8007530 <_printf_common+0x48>
 8007522:	f104 0a19 	add.w	sl, r4, #25
 8007526:	68e3      	ldr	r3, [r4, #12]
 8007528:	6832      	ldr	r2, [r6, #0]
 800752a:	1a9b      	subs	r3, r3, r2
 800752c:	42ab      	cmp	r3, r5
 800752e:	dc26      	bgt.n	800757e <_printf_common+0x96>
 8007530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007534:	6822      	ldr	r2, [r4, #0]
 8007536:	3b00      	subs	r3, #0
 8007538:	bf18      	it	ne
 800753a:	2301      	movne	r3, #1
 800753c:	0692      	lsls	r2, r2, #26
 800753e:	d42b      	bmi.n	8007598 <_printf_common+0xb0>
 8007540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007544:	4641      	mov	r1, r8
 8007546:	4638      	mov	r0, r7
 8007548:	47c8      	blx	r9
 800754a:	3001      	adds	r0, #1
 800754c:	d01e      	beq.n	800758c <_printf_common+0xa4>
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	6922      	ldr	r2, [r4, #16]
 8007552:	f003 0306 	and.w	r3, r3, #6
 8007556:	2b04      	cmp	r3, #4
 8007558:	bf02      	ittt	eq
 800755a:	68e5      	ldreq	r5, [r4, #12]
 800755c:	6833      	ldreq	r3, [r6, #0]
 800755e:	1aed      	subeq	r5, r5, r3
 8007560:	68a3      	ldr	r3, [r4, #8]
 8007562:	bf0c      	ite	eq
 8007564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007568:	2500      	movne	r5, #0
 800756a:	4293      	cmp	r3, r2
 800756c:	bfc4      	itt	gt
 800756e:	1a9b      	subgt	r3, r3, r2
 8007570:	18ed      	addgt	r5, r5, r3
 8007572:	2600      	movs	r6, #0
 8007574:	341a      	adds	r4, #26
 8007576:	42b5      	cmp	r5, r6
 8007578:	d11a      	bne.n	80075b0 <_printf_common+0xc8>
 800757a:	2000      	movs	r0, #0
 800757c:	e008      	b.n	8007590 <_printf_common+0xa8>
 800757e:	2301      	movs	r3, #1
 8007580:	4652      	mov	r2, sl
 8007582:	4641      	mov	r1, r8
 8007584:	4638      	mov	r0, r7
 8007586:	47c8      	blx	r9
 8007588:	3001      	adds	r0, #1
 800758a:	d103      	bne.n	8007594 <_printf_common+0xac>
 800758c:	f04f 30ff 	mov.w	r0, #4294967295
 8007590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007594:	3501      	adds	r5, #1
 8007596:	e7c6      	b.n	8007526 <_printf_common+0x3e>
 8007598:	18e1      	adds	r1, r4, r3
 800759a:	1c5a      	adds	r2, r3, #1
 800759c:	2030      	movs	r0, #48	@ 0x30
 800759e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075a2:	4422      	add	r2, r4
 80075a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075ac:	3302      	adds	r3, #2
 80075ae:	e7c7      	b.n	8007540 <_printf_common+0x58>
 80075b0:	2301      	movs	r3, #1
 80075b2:	4622      	mov	r2, r4
 80075b4:	4641      	mov	r1, r8
 80075b6:	4638      	mov	r0, r7
 80075b8:	47c8      	blx	r9
 80075ba:	3001      	adds	r0, #1
 80075bc:	d0e6      	beq.n	800758c <_printf_common+0xa4>
 80075be:	3601      	adds	r6, #1
 80075c0:	e7d9      	b.n	8007576 <_printf_common+0x8e>
	...

080075c4 <_printf_i>:
 80075c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075c8:	7e0f      	ldrb	r7, [r1, #24]
 80075ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075cc:	2f78      	cmp	r7, #120	@ 0x78
 80075ce:	4691      	mov	r9, r2
 80075d0:	4680      	mov	r8, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	469a      	mov	sl, r3
 80075d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075da:	d807      	bhi.n	80075ec <_printf_i+0x28>
 80075dc:	2f62      	cmp	r7, #98	@ 0x62
 80075de:	d80a      	bhi.n	80075f6 <_printf_i+0x32>
 80075e0:	2f00      	cmp	r7, #0
 80075e2:	f000 80d1 	beq.w	8007788 <_printf_i+0x1c4>
 80075e6:	2f58      	cmp	r7, #88	@ 0x58
 80075e8:	f000 80b8 	beq.w	800775c <_printf_i+0x198>
 80075ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075f4:	e03a      	b.n	800766c <_printf_i+0xa8>
 80075f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075fa:	2b15      	cmp	r3, #21
 80075fc:	d8f6      	bhi.n	80075ec <_printf_i+0x28>
 80075fe:	a101      	add	r1, pc, #4	@ (adr r1, 8007604 <_printf_i+0x40>)
 8007600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007604:	0800765d 	.word	0x0800765d
 8007608:	08007671 	.word	0x08007671
 800760c:	080075ed 	.word	0x080075ed
 8007610:	080075ed 	.word	0x080075ed
 8007614:	080075ed 	.word	0x080075ed
 8007618:	080075ed 	.word	0x080075ed
 800761c:	08007671 	.word	0x08007671
 8007620:	080075ed 	.word	0x080075ed
 8007624:	080075ed 	.word	0x080075ed
 8007628:	080075ed 	.word	0x080075ed
 800762c:	080075ed 	.word	0x080075ed
 8007630:	0800776f 	.word	0x0800776f
 8007634:	0800769b 	.word	0x0800769b
 8007638:	08007729 	.word	0x08007729
 800763c:	080075ed 	.word	0x080075ed
 8007640:	080075ed 	.word	0x080075ed
 8007644:	08007791 	.word	0x08007791
 8007648:	080075ed 	.word	0x080075ed
 800764c:	0800769b 	.word	0x0800769b
 8007650:	080075ed 	.word	0x080075ed
 8007654:	080075ed 	.word	0x080075ed
 8007658:	08007731 	.word	0x08007731
 800765c:	6833      	ldr	r3, [r6, #0]
 800765e:	1d1a      	adds	r2, r3, #4
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	6032      	str	r2, [r6, #0]
 8007664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007668:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800766c:	2301      	movs	r3, #1
 800766e:	e09c      	b.n	80077aa <_printf_i+0x1e6>
 8007670:	6833      	ldr	r3, [r6, #0]
 8007672:	6820      	ldr	r0, [r4, #0]
 8007674:	1d19      	adds	r1, r3, #4
 8007676:	6031      	str	r1, [r6, #0]
 8007678:	0606      	lsls	r6, r0, #24
 800767a:	d501      	bpl.n	8007680 <_printf_i+0xbc>
 800767c:	681d      	ldr	r5, [r3, #0]
 800767e:	e003      	b.n	8007688 <_printf_i+0xc4>
 8007680:	0645      	lsls	r5, r0, #25
 8007682:	d5fb      	bpl.n	800767c <_printf_i+0xb8>
 8007684:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007688:	2d00      	cmp	r5, #0
 800768a:	da03      	bge.n	8007694 <_printf_i+0xd0>
 800768c:	232d      	movs	r3, #45	@ 0x2d
 800768e:	426d      	negs	r5, r5
 8007690:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007694:	4858      	ldr	r0, [pc, #352]	@ (80077f8 <_printf_i+0x234>)
 8007696:	230a      	movs	r3, #10
 8007698:	e011      	b.n	80076be <_printf_i+0xfa>
 800769a:	6821      	ldr	r1, [r4, #0]
 800769c:	6833      	ldr	r3, [r6, #0]
 800769e:	0608      	lsls	r0, r1, #24
 80076a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80076a4:	d402      	bmi.n	80076ac <_printf_i+0xe8>
 80076a6:	0649      	lsls	r1, r1, #25
 80076a8:	bf48      	it	mi
 80076aa:	b2ad      	uxthmi	r5, r5
 80076ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80076ae:	4852      	ldr	r0, [pc, #328]	@ (80077f8 <_printf_i+0x234>)
 80076b0:	6033      	str	r3, [r6, #0]
 80076b2:	bf14      	ite	ne
 80076b4:	230a      	movne	r3, #10
 80076b6:	2308      	moveq	r3, #8
 80076b8:	2100      	movs	r1, #0
 80076ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076be:	6866      	ldr	r6, [r4, #4]
 80076c0:	60a6      	str	r6, [r4, #8]
 80076c2:	2e00      	cmp	r6, #0
 80076c4:	db05      	blt.n	80076d2 <_printf_i+0x10e>
 80076c6:	6821      	ldr	r1, [r4, #0]
 80076c8:	432e      	orrs	r6, r5
 80076ca:	f021 0104 	bic.w	r1, r1, #4
 80076ce:	6021      	str	r1, [r4, #0]
 80076d0:	d04b      	beq.n	800776a <_printf_i+0x1a6>
 80076d2:	4616      	mov	r6, r2
 80076d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80076d8:	fb03 5711 	mls	r7, r3, r1, r5
 80076dc:	5dc7      	ldrb	r7, [r0, r7]
 80076de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076e2:	462f      	mov	r7, r5
 80076e4:	42bb      	cmp	r3, r7
 80076e6:	460d      	mov	r5, r1
 80076e8:	d9f4      	bls.n	80076d4 <_printf_i+0x110>
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d10b      	bne.n	8007706 <_printf_i+0x142>
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	07df      	lsls	r7, r3, #31
 80076f2:	d508      	bpl.n	8007706 <_printf_i+0x142>
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	6861      	ldr	r1, [r4, #4]
 80076f8:	4299      	cmp	r1, r3
 80076fa:	bfde      	ittt	le
 80076fc:	2330      	movle	r3, #48	@ 0x30
 80076fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007702:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007706:	1b92      	subs	r2, r2, r6
 8007708:	6122      	str	r2, [r4, #16]
 800770a:	f8cd a000 	str.w	sl, [sp]
 800770e:	464b      	mov	r3, r9
 8007710:	aa03      	add	r2, sp, #12
 8007712:	4621      	mov	r1, r4
 8007714:	4640      	mov	r0, r8
 8007716:	f7ff fee7 	bl	80074e8 <_printf_common>
 800771a:	3001      	adds	r0, #1
 800771c:	d14a      	bne.n	80077b4 <_printf_i+0x1f0>
 800771e:	f04f 30ff 	mov.w	r0, #4294967295
 8007722:	b004      	add	sp, #16
 8007724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	f043 0320 	orr.w	r3, r3, #32
 800772e:	6023      	str	r3, [r4, #0]
 8007730:	4832      	ldr	r0, [pc, #200]	@ (80077fc <_printf_i+0x238>)
 8007732:	2778      	movs	r7, #120	@ 0x78
 8007734:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	6831      	ldr	r1, [r6, #0]
 800773c:	061f      	lsls	r7, r3, #24
 800773e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007742:	d402      	bmi.n	800774a <_printf_i+0x186>
 8007744:	065f      	lsls	r7, r3, #25
 8007746:	bf48      	it	mi
 8007748:	b2ad      	uxthmi	r5, r5
 800774a:	6031      	str	r1, [r6, #0]
 800774c:	07d9      	lsls	r1, r3, #31
 800774e:	bf44      	itt	mi
 8007750:	f043 0320 	orrmi.w	r3, r3, #32
 8007754:	6023      	strmi	r3, [r4, #0]
 8007756:	b11d      	cbz	r5, 8007760 <_printf_i+0x19c>
 8007758:	2310      	movs	r3, #16
 800775a:	e7ad      	b.n	80076b8 <_printf_i+0xf4>
 800775c:	4826      	ldr	r0, [pc, #152]	@ (80077f8 <_printf_i+0x234>)
 800775e:	e7e9      	b.n	8007734 <_printf_i+0x170>
 8007760:	6823      	ldr	r3, [r4, #0]
 8007762:	f023 0320 	bic.w	r3, r3, #32
 8007766:	6023      	str	r3, [r4, #0]
 8007768:	e7f6      	b.n	8007758 <_printf_i+0x194>
 800776a:	4616      	mov	r6, r2
 800776c:	e7bd      	b.n	80076ea <_printf_i+0x126>
 800776e:	6833      	ldr	r3, [r6, #0]
 8007770:	6825      	ldr	r5, [r4, #0]
 8007772:	6961      	ldr	r1, [r4, #20]
 8007774:	1d18      	adds	r0, r3, #4
 8007776:	6030      	str	r0, [r6, #0]
 8007778:	062e      	lsls	r6, r5, #24
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	d501      	bpl.n	8007782 <_printf_i+0x1be>
 800777e:	6019      	str	r1, [r3, #0]
 8007780:	e002      	b.n	8007788 <_printf_i+0x1c4>
 8007782:	0668      	lsls	r0, r5, #25
 8007784:	d5fb      	bpl.n	800777e <_printf_i+0x1ba>
 8007786:	8019      	strh	r1, [r3, #0]
 8007788:	2300      	movs	r3, #0
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	4616      	mov	r6, r2
 800778e:	e7bc      	b.n	800770a <_printf_i+0x146>
 8007790:	6833      	ldr	r3, [r6, #0]
 8007792:	1d1a      	adds	r2, r3, #4
 8007794:	6032      	str	r2, [r6, #0]
 8007796:	681e      	ldr	r6, [r3, #0]
 8007798:	6862      	ldr	r2, [r4, #4]
 800779a:	2100      	movs	r1, #0
 800779c:	4630      	mov	r0, r6
 800779e:	f7f8 fd17 	bl	80001d0 <memchr>
 80077a2:	b108      	cbz	r0, 80077a8 <_printf_i+0x1e4>
 80077a4:	1b80      	subs	r0, r0, r6
 80077a6:	6060      	str	r0, [r4, #4]
 80077a8:	6863      	ldr	r3, [r4, #4]
 80077aa:	6123      	str	r3, [r4, #16]
 80077ac:	2300      	movs	r3, #0
 80077ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077b2:	e7aa      	b.n	800770a <_printf_i+0x146>
 80077b4:	6923      	ldr	r3, [r4, #16]
 80077b6:	4632      	mov	r2, r6
 80077b8:	4649      	mov	r1, r9
 80077ba:	4640      	mov	r0, r8
 80077bc:	47d0      	blx	sl
 80077be:	3001      	adds	r0, #1
 80077c0:	d0ad      	beq.n	800771e <_printf_i+0x15a>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	079b      	lsls	r3, r3, #30
 80077c6:	d413      	bmi.n	80077f0 <_printf_i+0x22c>
 80077c8:	68e0      	ldr	r0, [r4, #12]
 80077ca:	9b03      	ldr	r3, [sp, #12]
 80077cc:	4298      	cmp	r0, r3
 80077ce:	bfb8      	it	lt
 80077d0:	4618      	movlt	r0, r3
 80077d2:	e7a6      	b.n	8007722 <_printf_i+0x15e>
 80077d4:	2301      	movs	r3, #1
 80077d6:	4632      	mov	r2, r6
 80077d8:	4649      	mov	r1, r9
 80077da:	4640      	mov	r0, r8
 80077dc:	47d0      	blx	sl
 80077de:	3001      	adds	r0, #1
 80077e0:	d09d      	beq.n	800771e <_printf_i+0x15a>
 80077e2:	3501      	adds	r5, #1
 80077e4:	68e3      	ldr	r3, [r4, #12]
 80077e6:	9903      	ldr	r1, [sp, #12]
 80077e8:	1a5b      	subs	r3, r3, r1
 80077ea:	42ab      	cmp	r3, r5
 80077ec:	dcf2      	bgt.n	80077d4 <_printf_i+0x210>
 80077ee:	e7eb      	b.n	80077c8 <_printf_i+0x204>
 80077f0:	2500      	movs	r5, #0
 80077f2:	f104 0619 	add.w	r6, r4, #25
 80077f6:	e7f5      	b.n	80077e4 <_printf_i+0x220>
 80077f8:	08007f49 	.word	0x08007f49
 80077fc:	08007f5a 	.word	0x08007f5a

08007800 <memmove>:
 8007800:	4288      	cmp	r0, r1
 8007802:	b510      	push	{r4, lr}
 8007804:	eb01 0402 	add.w	r4, r1, r2
 8007808:	d902      	bls.n	8007810 <memmove+0x10>
 800780a:	4284      	cmp	r4, r0
 800780c:	4623      	mov	r3, r4
 800780e:	d807      	bhi.n	8007820 <memmove+0x20>
 8007810:	1e43      	subs	r3, r0, #1
 8007812:	42a1      	cmp	r1, r4
 8007814:	d008      	beq.n	8007828 <memmove+0x28>
 8007816:	f811 2b01 	ldrb.w	r2, [r1], #1
 800781a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800781e:	e7f8      	b.n	8007812 <memmove+0x12>
 8007820:	4402      	add	r2, r0
 8007822:	4601      	mov	r1, r0
 8007824:	428a      	cmp	r2, r1
 8007826:	d100      	bne.n	800782a <memmove+0x2a>
 8007828:	bd10      	pop	{r4, pc}
 800782a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800782e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007832:	e7f7      	b.n	8007824 <memmove+0x24>

08007834 <_sbrk_r>:
 8007834:	b538      	push	{r3, r4, r5, lr}
 8007836:	4d06      	ldr	r5, [pc, #24]	@ (8007850 <_sbrk_r+0x1c>)
 8007838:	2300      	movs	r3, #0
 800783a:	4604      	mov	r4, r0
 800783c:	4608      	mov	r0, r1
 800783e:	602b      	str	r3, [r5, #0]
 8007840:	f7f9 fc6c 	bl	800111c <_sbrk>
 8007844:	1c43      	adds	r3, r0, #1
 8007846:	d102      	bne.n	800784e <_sbrk_r+0x1a>
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	b103      	cbz	r3, 800784e <_sbrk_r+0x1a>
 800784c:	6023      	str	r3, [r4, #0]
 800784e:	bd38      	pop	{r3, r4, r5, pc}
 8007850:	2000079c 	.word	0x2000079c

08007854 <_realloc_r>:
 8007854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007858:	4607      	mov	r7, r0
 800785a:	4614      	mov	r4, r2
 800785c:	460d      	mov	r5, r1
 800785e:	b921      	cbnz	r1, 800786a <_realloc_r+0x16>
 8007860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007864:	4611      	mov	r1, r2
 8007866:	f7ff bc5b 	b.w	8007120 <_malloc_r>
 800786a:	b92a      	cbnz	r2, 8007878 <_realloc_r+0x24>
 800786c:	f7ff fbec 	bl	8007048 <_free_r>
 8007870:	4625      	mov	r5, r4
 8007872:	4628      	mov	r0, r5
 8007874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007878:	f000 f81a 	bl	80078b0 <_malloc_usable_size_r>
 800787c:	4284      	cmp	r4, r0
 800787e:	4606      	mov	r6, r0
 8007880:	d802      	bhi.n	8007888 <_realloc_r+0x34>
 8007882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007886:	d8f4      	bhi.n	8007872 <_realloc_r+0x1e>
 8007888:	4621      	mov	r1, r4
 800788a:	4638      	mov	r0, r7
 800788c:	f7ff fc48 	bl	8007120 <_malloc_r>
 8007890:	4680      	mov	r8, r0
 8007892:	b908      	cbnz	r0, 8007898 <_realloc_r+0x44>
 8007894:	4645      	mov	r5, r8
 8007896:	e7ec      	b.n	8007872 <_realloc_r+0x1e>
 8007898:	42b4      	cmp	r4, r6
 800789a:	4622      	mov	r2, r4
 800789c:	4629      	mov	r1, r5
 800789e:	bf28      	it	cs
 80078a0:	4632      	movcs	r2, r6
 80078a2:	f7ff fbc3 	bl	800702c <memcpy>
 80078a6:	4629      	mov	r1, r5
 80078a8:	4638      	mov	r0, r7
 80078aa:	f7ff fbcd 	bl	8007048 <_free_r>
 80078ae:	e7f1      	b.n	8007894 <_realloc_r+0x40>

080078b0 <_malloc_usable_size_r>:
 80078b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078b4:	1f18      	subs	r0, r3, #4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bfbc      	itt	lt
 80078ba:	580b      	ldrlt	r3, [r1, r0]
 80078bc:	18c0      	addlt	r0, r0, r3
 80078be:	4770      	bx	lr

080078c0 <_init>:
 80078c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078c2:	bf00      	nop
 80078c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078c6:	bc08      	pop	{r3}
 80078c8:	469e      	mov	lr, r3
 80078ca:	4770      	bx	lr

080078cc <_fini>:
 80078cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ce:	bf00      	nop
 80078d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078d2:	bc08      	pop	{r3}
 80078d4:	469e      	mov	lr, r3
 80078d6:	4770      	bx	lr
