Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/xili/FULL_ADDER/FULL_ADDER_isim_beh.exe -prj E:/xili/FULL_ADDER/FULL_ADDER_beh.prj work.FULL_ADDER 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "E:/xili/FULL_ADDER/FULL_ADDER.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity full_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable E:/xili/FULL_ADDER/FULL_ADDER_isim_beh.exe
Fuse Memory Usage: 30732 KB
Fuse CPU Usage: 233 ms
