TimeQuest Timing Analyzer report for hdmi_3
Thu Oct 29 20:59:26 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 54. Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Fast 1200mV 0C Model Metastability Report
 63. Multicorner Timing Analysis Summary
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Signal Integrity Metrics (Slow 1200mv 0c Model)
 69. Signal Integrity Metrics (Slow 1200mv 85c Model)
 70. Signal Integrity Metrics (Fast 1200mv 0c Model)
 71. Setup Transfers
 72. Hold Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; hdmi_3                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE10F17C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; board/clock.sdc ; OK     ; Thu Oct 29 20:59:24 2020 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0] ; { b2v_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 38.461 ; 26.0 MHz   ; 0.000 ; 19.230 ; 50.00      ; 25        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0] ; { b2v_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 3.846  ; 260.01 MHz ; 0.000 ; 1.923  ; 50.00      ; 5         ; 26          ;       ;        ;           ;            ; false    ; sys_clk ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0] ; { b2v_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; sys_clk                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 146.24 MHz ; 146.24 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 147.91 MHz ; 147.91 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 203.79 MHz ; 203.79 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.061 ; -20.671       ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.162 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.700 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.617 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.743 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.744 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.359  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.721  ; 0.000         ;
; sys_clk                                              ; 9.934  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.949 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.061 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.826      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.047 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.574     ; 4.320      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -1.030 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.795      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.716      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.943 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.708      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.938 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.703      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.895 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.660      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.863 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.628      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.491      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.694 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.459      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.458      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.080     ; 4.460      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.691 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.082     ; 4.456      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
; -0.660 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.572     ; 3.935      ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.162 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.759      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.212 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.709      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.214 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.707      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.389 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.532      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.452 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.469      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.493 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.428      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.527 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.394      ;
; 13.541 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.380      ;
; 13.541 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 6.380      ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.700 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.681      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.702 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.679      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.877 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.504      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 31.981 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.400      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.062 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.320      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.064 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.318      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.209 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.081     ; 6.172      ;
; 32.239 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.143      ;
; 32.239 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.080     ; 6.143      ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.617 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.403      ;
; 0.634 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.420      ;
; 0.640 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.426      ;
; 0.643 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.429      ;
; 0.728 ; Divider:b2v_div3|counter[27] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.040      ;
; 0.730 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.042      ;
; 0.739 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.525      ;
; 0.744 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.056      ;
; 0.745 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.746 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.058      ;
; 0.747 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.755 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.541      ;
; 0.757 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.543      ;
; 0.761 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.548      ;
; 0.765 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.552      ;
; 0.771 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.560      ;
; 0.780 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.566      ;
; 0.783 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.567      ;
; 0.877 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.663      ;
; 0.879 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.665      ;
; 0.888 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.674      ;
; 0.895 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.681      ;
; 0.897 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.683      ;
; 0.904 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.688      ;
; 0.904 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.690      ;
; 0.905 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.689      ;
; 0.923 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.707      ;
; 0.923 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.707      ;
; 1.017 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.803      ;
; 1.019 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.805      ;
; 1.026 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.812      ;
; 1.035 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.821      ;
; 1.045 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.829      ;
; 1.045 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.829      ;
; 1.063 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.847      ;
; 1.064 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.848      ;
; 1.091 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.403      ;
; 1.099 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.115 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.427      ;
; 1.117 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.428      ;
; 1.144 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.436      ;
; 1.152 ; Divider:b2v_div3|counter[15] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.573      ; 1.937      ;
; 1.157 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.943      ;
; 1.185 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.969      ;
; 1.186 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.970      ;
; 1.191 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.977      ;
; 1.204 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.988      ;
; 1.212 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.996      ;
; 1.230 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.542      ;
; 1.230 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.542      ;
; 1.230 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.523      ;
; 1.239 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.551      ;
; 1.239 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.532      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.743 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.760 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Divider:b2v_div2|counter[27] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.770 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.773 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 1.098 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.394      ;
; 1.107 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.403      ;
; 1.113 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.408      ;
; 1.115 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.412      ;
; 1.124 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.427      ;
; 1.133 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.143 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.436      ;
; 1.229 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.525      ;
; 1.238 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.532      ;
; 1.238 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.534      ;
; 1.244 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.539      ;
; 1.246 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.543      ;
; 1.253 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.548      ;
; 1.254 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.549      ;
; 1.255 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.550      ;
; 1.256 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.551      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.744 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Divider:b2v_div1|counter[27] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.761 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 1.099 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.108 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.115 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.144 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.230 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.239 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.246 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.255 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.626 ; 1.846        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.643 ; 1.863        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.792 ; 1.980        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.793 ; 1.981        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.809 ; 1.997        ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.890 ; 1.890        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 1.890 ; 1.890        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[16]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[17]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[18]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[23]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[25]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[26]|clk                                                   ;
; 1.895 ; 1.895        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[27]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[0]|clk                                                    ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[10]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[11]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[12]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[13]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[14]|clk                                                   ;
; 1.912 ; 1.912        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[15]|clk                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[20]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[21]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[22]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[23]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[24]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[25]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[26]|clk                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[27]|clk                                                   ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[0]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[10]|clk                                                   ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[11]|clk                                                   ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[12]|clk                                                   ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[13]|clk                                                   ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[1]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[2]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[3]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[4]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[5]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[6]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[7]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[8]|clk                                                    ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[9]|clk                                                    ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[0]|clk                                                    ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[10]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[11]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[12]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[13]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[1]|clk                                                    ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[20]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[21]|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 18.949 ; 19.169       ; 0.220          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 19.102 ; 19.290       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 19.103 ; 19.291       ; 0.188          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.197 ; 19.197       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.197 ; 19.197       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[0]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[10]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[11]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[12]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[13]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[14]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[15]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[16]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[17]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[18]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[19]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[1]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[20]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[21]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[22]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[23]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[24]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[25]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[26]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[27]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[2]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[3]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[4]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[5]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[6]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[7]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[8]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[9]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[14]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[15]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[16]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[17]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[18]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[19]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[20]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[21]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[22]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[23]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[24]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[25]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[26]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[27]|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 9.316 ; 9.453 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 8.978 ; 8.976 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 8.221 ; 8.250 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 4.568 ; 4.724 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 4.487 ; 4.650 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 5.744 ; 5.823 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 156.86 MHz ; 156.86 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.03 MHz ; 160.03 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 216.03 MHz ; 216.03 MHz      ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.783 ; -12.665       ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.625 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 32.212 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.558 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.690 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.693 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.359  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.719  ; 0.000         ;
; sys_clk                                              ; 9.943  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.947 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.783 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 4.098      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.724 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.499      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.697 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.472      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.669 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.444      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.668 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.443      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.624 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.399      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.612 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.387      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.541 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.316      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.532     ; 3.723      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.184      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.407 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.182      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.406 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.071     ; 4.183      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.404 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.533     ; 3.719      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.400 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.175      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.396 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.073     ; 4.171      ;
; -0.381 ; Divider:b2v_div3|counter[15] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.072     ; 4.157      ;
; -0.381 ; Divider:b2v_div3|counter[15] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.072     ; 4.157      ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.625 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.305      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.744 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.186      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.745 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.185      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.894 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.036      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.904 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 6.026      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.977 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.954      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 13.992 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.938      ;
; 14.037 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.894      ;
; 14.037 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.894      ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.212 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.178      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.213 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.177      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.362 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 6.028      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.460 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.930      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.540 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.852      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.541 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.851      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.690 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.071     ; 5.702      ;
; 32.711 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.679      ;
; 32.711 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.073     ; 5.679      ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.558 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.286      ;
; 0.570 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.298      ;
; 0.583 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.311      ;
; 0.586 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.314      ;
; 0.656 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.384      ;
; 0.674 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.402      ;
; 0.677 ; Divider:b2v_div3|counter[27] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.962      ;
; 0.680 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.408      ;
; 0.680 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.965      ;
; 0.688 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.415      ;
; 0.689 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.974      ;
; 0.692 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.977      ;
; 0.692 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.420      ;
; 0.693 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.978      ;
; 0.694 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.423      ;
; 0.697 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.963      ;
; 0.701 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.967      ;
; 0.704 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.433      ;
; 0.706 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.433      ;
; 0.707 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.720 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.773 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.501      ;
; 0.778 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.506      ;
; 0.796 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.524      ;
; 0.802 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.530      ;
; 0.803 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.531      ;
; 0.810 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.537      ;
; 0.811 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.538      ;
; 0.811 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.539      ;
; 0.828 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.555      ;
; 0.829 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.556      ;
; 0.895 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.623      ;
; 0.900 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.628      ;
; 0.918 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.646      ;
; 0.920 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.648      ;
; 0.933 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.660      ;
; 0.934 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.661      ;
; 0.951 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.678      ;
; 0.951 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.678      ;
; 0.999 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.284      ;
; 1.011 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.296      ;
; 1.014 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.745      ;
; 1.019 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.287      ;
; 1.026 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.312      ;
; 1.027 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.293      ;
; 1.029 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.035 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.301      ;
; 1.038 ; Divider:b2v_div3|counter[15] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.766      ;
; 1.039 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.306      ;
; 1.041 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.311      ;
; 1.054 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.533      ; 1.783      ;
; 1.056 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.783      ;
; 1.060 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.787      ;
; 1.073 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.800      ;
; 1.082 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.809      ;
; 1.105 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.390      ;
; 1.111 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.396      ;
; 1.111 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.378      ;
; 1.112 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.379      ;
; 1.113 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.379      ;
; 1.116 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.383      ;
; 1.120 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.387      ;
; 1.121 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.388      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.690 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.695 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Divider:b2v_div2|counter[27] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.718 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 1.012 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.287      ;
; 1.024 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.294      ;
; 1.026 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.301      ;
; 1.037 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.305      ;
; 1.041 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.312      ;
; 1.043 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.052 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.320      ;
; 1.108 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.376      ;
; 1.108 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.376      ;
; 1.110 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.378      ;
; 1.116 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.384      ;
; 1.117 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.387      ;
; 1.120 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.388      ;
; 1.122 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.390      ;
; 1.125 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.396      ;
; 1.134 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.409      ;
; 1.146 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.416      ;
; 1.146 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.416      ;
; 1.147 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.417      ;
; 1.148 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.419      ;
; 1.150 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.418      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.693 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Divider:b2v_div1|counter[27] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.705 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.719 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 1.012 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.027 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.299      ;
; 1.035 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.038 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.045 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.053 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.111 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.112 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.113 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.379      ;
; 1.116 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.383      ;
; 1.118 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.384      ;
; 1.120 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.387      ;
; 1.121 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.124 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.390      ;
; 1.127 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.130 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.134 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.136 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.141 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.408      ;
; 1.143 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.409      ;
; 1.149 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.359 ; 3.846        ; 2.487          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.591 ; 1.807        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.599 ; 1.815        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.643 ; 1.859        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.644 ; 1.860        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24]                                               ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]                                                ;
; 1.799 ; 1.983        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]                                                ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16]                                               ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18]                                               ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23]                                               ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25]                                               ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26]                                               ;
; 1.841 ; 2.025        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27]                                               ;
; 1.849 ; 2.033        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17]                                               ;
; 1.861 ; 1.861        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[17]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[16]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[18]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[23]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[25]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[26]|clk                                                   ;
; 1.869 ; 1.869        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[27]|clk                                                   ;
; 1.888 ; 1.888        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 1.888 ; 1.888        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[0]|clk                                                    ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[10]|clk                                                   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[11]|clk                                                   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[12]|clk                                                   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[13]|clk                                                   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[15]|clk                                                   ;
; 1.913 ; 1.913        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[1]|clk                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.722  ; 9.938        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.875  ; 10.059       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[0]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[10]|clk                                                   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[11]|clk                                                   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[12]|clk                                                   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[13]|clk                                                   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[1]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[2]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[3]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[4]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[5]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[6]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[7]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[8]|clk                                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[9]|clk                                                    ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[20]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[21]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[22]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[23]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[24]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[25]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[26]|clk                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[27]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[20]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[21]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[22]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[23]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[24]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[25]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[26]|clk                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[27]|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 18.947 ; 19.163       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 18.948 ; 19.164       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 19.109 ; 19.293       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 19.110 ; 19.294       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 19.195 ; 19.195       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.195 ; 19.195       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[14]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[15]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[16]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[17]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[18]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[19]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[20]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[21]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[22]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[23]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[24]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[25]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[26]|clk                                                   ;
; 19.217 ; 19.217       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[27]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[0]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[10]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[11]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[12]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[13]|clk                                                   ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[1]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[2]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[3]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[4]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[5]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[6]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[7]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[8]|clk                                                    ;
; 19.218 ; 19.218       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[9]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[0]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[10]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[11]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[12]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[13]|clk                                                   ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[1]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[2]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[3]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[4]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[5]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[6]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[7]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[8]|clk                                                    ;
; 19.242 ; 19.242       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[9]|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 8.614 ; 8.717 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 8.397 ; 8.218 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 7.694 ; 7.607 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 4.226 ; 4.377 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 4.155 ; 4.321 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 5.355 ; 5.367 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.766  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.056 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.647 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.259 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.297 ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.696  ; 0.000         ;
; sys_clk                                              ; 9.594  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.798  ; 0.000         ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.029 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.766 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.832      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.783 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 2.014      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.798 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.999      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.858 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.939      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.864 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.933      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.868 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.929      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.890 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.907      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.933 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.934 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.864      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.935 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.862      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.936 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.235     ; 1.662      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.939 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.035     ; 1.859      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
; 1.953 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.846        ; -0.036     ; 1.844      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.056 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.895      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.146 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.805      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.147 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.804      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.191 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.760      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.224 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.728      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.238 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.713      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.275 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.676      ;
; 17.301 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.650      ;
; 17.301 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.650      ;
+--------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.647 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.764      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.648 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.763      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.740 ; Divider:b2v_div2|counter[0] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.671      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.776 ; Divider:b2v_div2|counter[6] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.635      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.822 ; Divider:b2v_div2|counter[7] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.589      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.830 ; Divider:b2v_div2|counter[2] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.583      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.831 ; Divider:b2v_div2|counter[1] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.035     ; 2.582      ;
; 35.841 ; Divider:b2v_div2|counter[3] ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.570      ;
; 35.841 ; Divider:b2v_div2|counter[3] ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.461       ; -0.037     ; 2.570      ;
+--------+-----------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.259 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.578      ;
; 0.267 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.586      ;
; 0.268 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.587      ;
; 0.270 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.589      ;
; 0.291 ; Divider:b2v_div3|counter[27] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.297 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div3|counter[18] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.631      ;
; 0.319 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.638      ;
; 0.323 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.642      ;
; 0.325 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.644      ;
; 0.328 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.647      ;
; 0.333 ; Divider:b2v_div3|counter[24] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.652      ;
; 0.334 ; Divider:b2v_div3|counter[14] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.653      ;
; 0.334 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.653      ;
; 0.377 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.696      ;
; 0.378 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.697      ;
; 0.381 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.700      ;
; 0.385 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.704      ;
; 0.386 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.705      ;
; 0.389 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.708      ;
; 0.391 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.710      ;
; 0.392 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.711      ;
; 0.400 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.719      ;
; 0.401 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.720      ;
; 0.443 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.762      ;
; 0.444 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.763      ;
; 0.446 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.765      ;
; 0.447 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; Divider:b2v_div3|counter[26] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.578      ;
; 0.452 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.771      ;
; 0.453 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Divider:b2v_div3|counter[13] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; Divider:b2v_div3|counter[9]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Divider:b2v_div3|counter[7]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.774      ;
; 0.457 ; Divider:b2v_div3|counter[15] ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.777      ;
; 0.457 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; Divider:b2v_div3|counter[16] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Divider:b2v_div3|counter[20] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Divider:b2v_div3|counter[0]  ; Divider:b2v_div3|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Divider:b2v_div3|counter[22] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Divider:b2v_div3|counter[4]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.786      ;
; 0.467 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.786      ;
; 0.468 ; Divider:b2v_div3|counter[2]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div3|counter[10] ; Divider:b2v_div3|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div3|counter[12] ; Divider:b2v_div3|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; Divider:b2v_div3|counter[8]  ; Divider:b2v_div3|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; Divider:b2v_div3|counter[6]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.509 ; Divider:b2v_div3|counter[25] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.828      ;
; 0.510 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.639      ;
; 0.511 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; Divider:b2v_div3|counter[1]  ; Divider:b2v_div3|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Divider:b2v_div3|counter[23] ; Divider:b2v_div3|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.642      ;
; 0.514 ; Divider:b2v_div3|counter[19] ; Divider:b2v_div3|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; Divider:b2v_div3|counter[3]  ; Divider:b2v_div3|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Divider:b2v_div3|counter[5]  ; Divider:b2v_div3|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; Divider:b2v_div3|counter[21] ; Divider:b2v_div3|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; Divider:b2v_div3|counter[11] ; Divider:b2v_div3|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.636      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.297 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div2|counter[27] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.446 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.572      ;
; 0.452 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div2|counter[12] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; Divider:b2v_div2|counter[4]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Divider:b2v_div2|counter[26] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; Divider:b2v_div2|counter[14] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Divider:b2v_div2|counter[18] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div2|counter[16] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Divider:b2v_div2|counter[24] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Divider:b2v_div2|counter[6]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.509 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; Divider:b2v_div2|counter[9]  ; Divider:b2v_div2|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; Divider:b2v_div2|counter[19] ; Divider:b2v_div2|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; Divider:b2v_div2|counter[1]  ; Divider:b2v_div2|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.635      ;
; 0.514 ; Divider:b2v_div2|counter[21] ; Divider:b2v_div2|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; Divider:b2v_div2|counter[13] ; Divider:b2v_div2|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div2|counter[11] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.639      ;
; 0.517 ; Divider:b2v_div2|counter[25] ; Divider:b2v_div2|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Divider:b2v_div2|counter[3]  ; Divider:b2v_div2|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Divider:b2v_div2|counter[5]  ; Divider:b2v_div2|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; Divider:b2v_div2|counter[7]  ; Divider:b2v_div2|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; Divider:b2v_div2|counter[17] ; Divider:b2v_div2|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Divider:b2v_div2|counter[15] ; Divider:b2v_div2|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; Divider:b2v_div2|counter[23] ; Divider:b2v_div2|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; Divider:b2v_div2|counter[8]  ; Divider:b2v_div2|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; Divider:b2v_div2|counter[0]  ; Divider:b2v_div2|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; Divider:b2v_div2|counter[20] ; Divider:b2v_div2|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Divider:b2v_div2|counter[2]  ; Divider:b2v_div2|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; Divider:b2v_div2|counter[10] ; Divider:b2v_div2|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.646      ;
; 0.524 ; Divider:b2v_div2|counter[22] ; Divider:b2v_div2|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.298 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Divider:b2v_div1|counter[27] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[0]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.447 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[1]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Divider:b2v_div1|counter[26] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[2]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Divider:b2v_div1|counter[12] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; Divider:b2v_div1|counter[14] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div1|counter[18] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div1|counter[10] ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div1|counter[8]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Divider:b2v_div1|counter[16] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Divider:b2v_div1|counter[24] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; Divider:b2v_div1|counter[6]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.510 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[21] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; Divider:b2v_div1|counter[19] ; Divider:b2v_div1|counter[22] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Divider:b2v_div1|counter[1]  ; Divider:b2v_div1|counter[4]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Divider:b2v_div1|counter[3]  ; Divider:b2v_div1|counter[6]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Divider:b2v_div1|counter[21] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[15] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.514 ; Divider:b2v_div1|counter[5]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[13] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; Divider:b2v_div1|counter[25] ; Divider:b2v_div1|counter[27] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[19] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[11] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[17] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Divider:b2v_div1|counter[13] ; Divider:b2v_div1|counter[16] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[9]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Divider:b2v_div1|counter[11] ; Divider:b2v_div1|counter[14] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; Divider:b2v_div1|counter[17] ; Divider:b2v_div1|counter[20] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Divider:b2v_div1|counter[9]  ; Divider:b2v_div1|counter[12] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Divider:b2v_div1|counter[15] ; Divider:b2v_div1|counter[18] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Divider:b2v_div1|counter[7]  ; Divider:b2v_div1|counter[10] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; Divider:b2v_div1|counter[23] ; Divider:b2v_div1|counter[26] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[23] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[7]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; Divider:b2v_div1|counter[0]  ; Divider:b2v_div1|counter[3]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; Divider:b2v_div1|counter[2]  ; Divider:b2v_div1|counter[5]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; Divider:b2v_div1|counter[22] ; Divider:b2v_div1|counter[25] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; Divider:b2v_div1|counter[20] ; Divider:b2v_div1|counter[24] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; Divider:b2v_div1|counter[4]  ; Divider:b2v_div1|counter[8]  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
+-------+------------------------------+------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[2]'                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26] ;
; 1.696 ; 1.880        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24] ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]  ;
; 1.720 ; 1.904        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24] ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]  ;
; 1.723 ; 1.939        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]  ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26] ;
; 1.746 ; 1.962        ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[0]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[10] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[11] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[12] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[13] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[14] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[15] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[16] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[17] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[18] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[19] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[1]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[20] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[21] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[22] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[23] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[24] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[25] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[26] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[27] ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[2]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[3]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[4]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[5]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[6]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[7]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[8]  ;
; 1.846 ; 3.846        ; 2.000          ; Min Period       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Divider:b2v_div3|counter[9]  ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[16]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[17]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[18]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[23]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[25]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[26]|clk     ;
; 1.876 ; 1.876        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[27]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[0]|clk      ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[10]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[11]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[12]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[13]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[14]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[15]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[19]|clk     ;
; 1.900 ; 1.900        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; b2v_div3|counter[1]|clk      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[0]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[10]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[11]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[12]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[13]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[14]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[15]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[16]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[17]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[18]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[19]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[1]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[20]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[21]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[22]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[23]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[24]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[25]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[26]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[27]                                               ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[2]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[3]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[4]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[5]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[6]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[7]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[8]                                                ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Divider:b2v_div1|counter[9]                                                ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[0]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[10]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[11]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[12]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[13]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[1]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[20]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[21]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[22]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[23]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[24]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[25]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[26]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[27]|clk                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[2]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[3]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[4]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[5]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[6]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[7]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[8]|clk                                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[9]|clk                                                    ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[0]|clk                                                    ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[10]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[11]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[12]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[13]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[14]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[15]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[16]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[17]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[18]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[19]|clk                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; b2v_div1|counter[1]|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[0]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[10]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[11]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[12]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[13]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[14]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[15]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[16]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[17]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[18]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[19]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[1]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[20]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[21]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[22]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[23]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[24]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[25]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[26]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[27]                                               ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[2]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[3]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[4]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[5]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[6]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[7]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[8]                                                ;
; 19.029 ; 19.245       ; 0.216          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.029 ; 19.213       ; 0.184          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Divider:b2v_div2|counter[9]                                                ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[0]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[10]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[11]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[12]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[13]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[14]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[15]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[16]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[17]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[18]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[19]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[1]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[20]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[21]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[22]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[23]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[24]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[25]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[26]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[27]|clk                                                   ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[2]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[3]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[4]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[5]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[6]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[7]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[8]|clk                                                    ;
; 19.209 ; 19.209       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[9]|clk                                                    ;
; 19.229 ; 19.229       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.229 ; 19.229       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.232 ; 19.232       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.232 ; 19.232       ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[0]|clk                                                    ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[10]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[11]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[12]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[13]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[14]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[15]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[16]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[17]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[18]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[19]|clk                                                   ;
; 19.251 ; 19.251       ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; b2v_div2|counter[1]|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 4.168 ; 4.166 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 3.883 ; 4.018 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 3.622 ; 3.676 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 2.082 ; 2.099 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 2.062 ; 2.083 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 2.586 ; 2.612 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -1.061  ; 0.259 ; N/A      ; N/A     ; 1.359               ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.162  ; 0.298 ; N/A      ; N/A     ; 9.719               ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.700  ; 0.297 ; N/A      ; N/A     ; 18.947              ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; -1.061  ; 0.259 ; N/A      ; N/A     ; 1.359               ;
;  sys_clk                                              ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                       ; -20.671 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; -20.671 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                              ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 9.316 ; 9.453 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 8.978 ; 8.976 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 8.221 ; 8.250 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; LED1      ; sys_clk    ; 2.082 ; 2.099 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; sys_clk    ; 2.062 ; 2.083 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LED2      ; sys_clk    ; 2.586 ; 2.612 ; Rise       ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00222 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00222 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 1190     ; 0        ; 0        ; 0        ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 1190     ; 0        ; 0        ; 0        ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1190     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst|altpll_component|auto_generated|pll1|clk[0] ; 1190     ; 0        ; 0        ; 0        ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; b2v_inst|altpll_component|auto_generated|pll1|clk[1] ; 1190     ; 0        ; 0        ; 0        ;
; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; b2v_inst|altpll_component|auto_generated|pll1|clk[2] ; 1190     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 29 20:59:24 2020
Info: Command: quartus_sta hdmi_3 -c hdmi_3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'board/clock.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {b2v_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {b2v_inst|altpll_component|auto_generated|pll1|clk[0]} {b2v_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {b2v_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 13 -duty_cycle 50.00 -name {b2v_inst|altpll_component|auto_generated|pll1|clk[1]} {b2v_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {b2v_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 26 -duty_cycle 50.00 -name {b2v_inst|altpll_component|auto_generated|pll1|clk[2]} {b2v_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.061       -20.671 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.162         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    31.700         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.743         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.744         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.359         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.721         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 sys_clk 
    Info (332119):    18.949         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.783       -12.665 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.625         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    32.212         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.558         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.690         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.693         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.359         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.719         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 sys_clk 
    Info (332119):    18.947         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.766         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.056         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.647         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.259
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.259         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.297         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.298         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.696         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594         0.000 sys_clk 
    Info (332119):     9.798         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.029         0.000 b2v_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Thu Oct 29 20:59:26 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


