library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

Entity Kmeans_MuxWrRamMemory is
	
    PORT ( 
			controlBlock_A  	 : in  STD_LOGIC;
			controlBlock_B		 : in  STD_LOGIC;
			calcCentroidModule_A : in  STD_LOGIC;
			calcCentroidModule_B : in  STD_LOGIC;
			calcMapModule_A 	 : in  STD_LOGIC;
			calcMapModule_B 	 : in  STD_LOGIC;
			centroidInit_B	 	 : in  STD_LOGIC;
			op					 : in  STD_LOGIC_VECTOR (1 downto 0);
			wrRam_A		    	 : out STD_LOGIC;
			wrRam_B 			 : out STD_LOGIC
		);
END Kmeans_MuxWrRamMemory;

ARCHITECTURE arch of Kmeans_MuxWrRamMemory is

BEGIN

	--resultado que recebe do controlador op que ira conduzir qual das entradas vai para a saida
	with op select	
	wrRam_A <=    calcCentroidModule_A when "01",
				  calcMapModule_A 	   when "10",
				  controlBlock_A       when others;
				  
	with op select		  
	wrRam_B <=    calcCentroidModule_B when "01",
				  calcMapModule_B 	   when "10",
				  controlBlock_B       when others;
END arch;