$date
	Wed Aug 20 20:01:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cnt_random_seq_tb $end
$var wire 3 ! led [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ D [2:0] $end
$var reg 3 % Q [2:0] $end
$var reg 3 & led [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b100 $
1#
0"
b0 !
$end
#1
0#
#5
b1 $
b100 !
b100 &
b100 %
1"
#10
0"
#15
b110 $
b1 !
b1 &
b1 %
1"
#20
0"
#25
b101 $
b110 !
b110 &
b110 %
1"
#30
0"
#35
b10 $
b101 !
b101 &
b101 %
1"
#40
0"
#45
b11 $
b10 !
b10 &
b10 %
1"
#50
0"
#55
b111 $
b11 !
b11 &
b11 %
1"
#60
0"
#65
b0 $
b111 !
b111 &
b111 %
1"
#70
0"
#75
b100 $
b0 !
b0 &
b0 %
1"
#80
0"
#85
b1 $
b100 !
b100 &
b100 %
1"
#90
0"
#95
b110 $
b1 !
b1 &
b1 %
1"
#100
0"
#101
b100 $
b0 !
b0 &
b0 %
1#
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#201
0#
#205
b1 $
b100 !
b100 &
b100 %
1"
#210
0"
#215
b110 $
b1 !
b1 &
b1 %
1"
#220
0"
#225
b101 $
b110 !
b110 &
b110 %
1"
#230
0"
#235
b10 $
b101 !
b101 &
b101 %
1"
#240
0"
#245
b11 $
b10 !
b10 &
b10 %
1"
#250
0"
#255
b111 $
b11 !
b11 &
b11 %
1"
#260
0"
#265
b0 $
b111 !
b111 &
b111 %
1"
#270
0"
#275
b100 $
b0 !
b0 &
b0 %
1"
#280
0"
#285
b1 $
b100 !
b100 &
b100 %
1"
#290
0"
#295
b110 $
b1 !
b1 &
b1 %
1"
#300
0"
