--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<1>      |    0.781(R)|      SLOW  |    0.463(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<2>      |    1.701(R)|      SLOW  |   -0.363(R)|      FAST  |clk_BUFGP         |   0.000|
btn<3>      |    1.876(R)|      SLOW  |   -0.438(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<4>      |    1.974(R)|      SLOW  |   -0.533(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<5>      |    1.445(R)|      SLOW  |   -0.169(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<6>      |    1.522(R)|      SLOW  |   -0.240(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<0>       |    1.971(R)|      SLOW  |   -0.590(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
lcd_data<0> |         9.559(R)|      SLOW  |         3.947(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<1> |        10.019(R)|      SLOW  |         4.282(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<2> |         9.871(R)|      SLOW  |         4.182(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<3> |         9.668(R)|      SLOW  |         4.099(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<4> |         9.580(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<5> |         9.546(R)|      SLOW  |         3.971(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<6> |         9.168(R)|      SLOW  |         3.749(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<7> |         8.968(R)|      SLOW  |         3.640(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_en      |         9.142(R)|      SLOW  |         3.783(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         9.596(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         8.830(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        11.181(R)|      SLOW  |         5.004(R)|      FAST  |clk_BUFGP         |   0.000|
mn<0>       |         9.165(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
mn<1>       |         8.908(R)|      SLOW  |         3.557(R)|      FAST  |clk_BUFGP         |   0.000|
mn<2>       |         9.267(R)|      SLOW  |         3.777(R)|      FAST  |clk_BUFGP         |   0.000|
mn<3>       |         9.081(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
mn<4>       |         9.394(R)|      SLOW  |         3.889(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.437|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov  6 15:45:21 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



