// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BoomMSHR(	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  input          clock,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  input          reset,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  input  [2:0]   io_id,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_pri_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_req_pri_rdy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_sec_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_req_sec_rdy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_clear_prefetch,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [19:0]  io_brupdate_b1_resolve_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [19:0]  io_brupdate_b1_mispredict_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [31:0]  io_req_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [31:0]  io_req_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [39:0]  io_req_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [2:0]   io_req_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [9:0]   io_req_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [3:0]   io_req_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [2:0]   io_req_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [2:0]   io_req_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [2:0]   io_req_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [19:0]  io_req_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [19:0]  io_req_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [11:0]  io_req_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [6:0]   io_req_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [63:0]  io_req_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [5:0]   io_req_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [39:0]  io_req_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [63:0]  io_req_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_tag_match,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_req_old_meta_coh_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [19:0]  io_req_old_meta_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [7:0]   io_req_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [4:0]   io_req_sdq_id,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_req_is_probe,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_idx_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_idx_bits,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_way_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_way_bits,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_tag_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [27:0]  io_tag_bits,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_mem_acquire_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_mem_acquire_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_mem_acquire_bits_param,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [3:0]   io_mem_acquire_bits_source,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [31:0]  io_mem_acquire_bits_address,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_mem_grant_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_mem_grant_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [2:0]   io_mem_grant_bits_opcode,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_mem_grant_bits_param,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [3:0]   io_mem_grant_bits_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [3:0]   io_mem_grant_bits_sink,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [127:0] io_mem_grant_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_mem_finish_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_mem_finish_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [3:0]   io_mem_finish_bits_sink,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_prober_state_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [39:0]  io_prober_state_bits,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_refill_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_refill_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_refill_bits_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [11:0]  io_refill_bits_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [127:0] io_refill_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_meta_write_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_meta_write_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_meta_write_bits_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_meta_write_bits_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_meta_write_bits_data_coh_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_meta_write_bits_data_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_meta_read_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_meta_read_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_meta_read_bits_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_meta_read_bits_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_meta_read_bits_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_meta_resp_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [1:0]   io_meta_resp_bits_coh_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_wb_req_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_wb_req_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_wb_req_bits_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_wb_req_bits_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_wb_req_bits_param,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_wb_req_bits_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_commit_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [39:0]  io_commit_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_commit_coh_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_lb_read_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_lb_read_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_lb_read_bits_id,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_lb_read_bits_offset,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input  [127:0] io_lb_resp,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_lb_write_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_lb_write_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_lb_write_bits_id,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_lb_write_bits_offset,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [127:0] io_lb_write_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_replay_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [31:0]  io_replay_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [31:0]  io_replay_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [39:0]  io_replay_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_replay_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [9:0]   io_replay_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [3:0]   io_replay_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_replay_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_replay_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_replay_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_replay_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_replay_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [11:0]  io_replay_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_replay_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [63:0]  io_replay_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_replay_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_replay_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [39:0]  io_replay_bits_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_replay_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [7:0]   io_replay_bits_way_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_replay_bits_sdq_id,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_resp_ready,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_valid,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_uopc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [31:0]  io_resp_bits_uop_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [31:0]  io_resp_bits_uop_debug_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_rvc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [39:0]  io_resp_bits_uop_debug_pc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_resp_bits_uop_iq_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [9:0]   io_resp_bits_uop_fu_code,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [3:0]   io_resp_bits_uop_ctrl_br_type,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_ctrl_op1_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_resp_bits_uop_ctrl_op2_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_resp_bits_uop_ctrl_imm_sel,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_resp_bits_uop_ctrl_op_fcn,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ctrl_fcn_dw,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [2:0]   io_resp_bits_uop_ctrl_csr_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ctrl_is_load,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ctrl_is_sta,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ctrl_is_std,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_iw_state,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_iw_p1_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_iw_p2_poisoned,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_br,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_jalr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_jal,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_sfb,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_resp_bits_uop_br_mask,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_resp_bits_uop_br_tag,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_edge_inst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_taken,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [19:0]  io_resp_bits_uop_imm_packed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [11:0]  io_resp_bits_uop_csr_addr,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_rob_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_resp_bits_uop_ldq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_resp_bits_uop_stq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_rxq_idx,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_prs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_prs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_prs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_ppred,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_prs1_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_prs2_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_prs3_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ppred_busy,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [6:0]   io_resp_bits_uop_stale_pdst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_exception,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [63:0]  io_resp_bits_uop_exc_cause,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_bypassable,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [4:0]   io_resp_bits_uop_mem_cmd,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_mem_size,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_mem_signed,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_fence,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_fencei,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_amo,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_uses_ldq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_uses_stq,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_sys_pc2epc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_is_unique,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_flush_on_commit,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ldst_is_rs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_ldst,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_lrs1,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_lrs2,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [5:0]   io_resp_bits_uop_lrs3,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_ldst_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_dst_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_lrs1_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_lrs2_rtype,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_frs3_en,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_fp_val,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_fp_single,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_xcpt_ma_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_bp_debug_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_uop_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_debug_fsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [1:0]   io_resp_bits_uop_debug_tsrc,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output [63:0]  io_resp_bits_data,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_resp_bits_is_hella,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  input          io_wb_resp,	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
  output         io_probe_rdy	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
);

  wire             io_req_pri_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:215:30, :216:20, :222:40]
  wire             rpq_io_deq_ready;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:135:20, :215:30, :222:40, :233:41, :256:45]
  wire             io_lb_read_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:179:26, :215:30, :222:40, :233:41, :256:45]
  wire             io_mem_grant_ready_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:181:26, :215:30, :222:40, :233:41, :234:44]
  wire             io_req_sec_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:125:{47,67}, :159:37]
  wire             _rpq_io_enq_ready;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [31:0]      _rpq_io_deq_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [31:0]      _rpq_io_deq_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [39:0]      _rpq_io_deq_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [2:0]       _rpq_io_deq_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [9:0]       _rpq_io_deq_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [3:0]       _rpq_io_deq_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [2:0]       _rpq_io_deq_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [2:0]       _rpq_io_deq_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [4:0]       _rpq_io_deq_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [2:0]       _rpq_io_deq_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [19:0]      _rpq_io_deq_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [4:0]       _rpq_io_deq_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [19:0]      _rpq_io_deq_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [11:0]      _rpq_io_deq_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [4:0]       _rpq_io_deq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [4:0]       _rpq_io_deq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [6:0]       _rpq_io_deq_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [63:0]      _rpq_io_deq_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [4:0]       _rpq_io_deq_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [5:0]       _rpq_io_deq_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [1:0]       _rpq_io_deq_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire [39:0]      _rpq_io_deq_bits_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_deq_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  wire             _rpq_io_empty;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  reg  [4:0]       state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22]
  reg  [4:0]       req_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
  reg  [39:0]      req_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
  reg  [1:0]       req_old_meta_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
  reg  [19:0]      req_old_meta_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
  reg  [7:0]       req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
  reg              req_needs_wb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29]
  reg  [1:0]       new_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24]
  wire             _needs_second_acq_T_27 = req_uop_mem_cmd == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _needs_second_acq_T_28 = req_uop_mem_cmd == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _needs_second_acq_T_30 = req_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66]
  wire             _needs_second_acq_T_32 = req_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_33 = req_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_34 = req_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_35 = req_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_39 = req_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_40 = req_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_41 = req_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_42 = req_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_43 = req_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _needs_second_acq_T_50 = req_uop_mem_cmd == 5'h3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54]
  wire             _needs_second_acq_T_52 = req_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71]
  wire [3:0]       _grow_param_r_T = {_needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43, _needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43 | _needs_second_acq_T_50 | _needs_second_acq_T_52, new_coh_state};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       _grow_param_r_T_27 = {1'h0, _grow_param_r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN = {{2'h3}, {2'h3}, {2'h2}, {_grow_param_r_T_27}, {_grow_param_r_T_27}, {_grow_param_r_T_27}, {_grow_param_r_T_27}, {_grow_param_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [3:0]       _coh_on_grant_T = {_needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43, _needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43 | _needs_second_acq_T_50 | _needs_second_acq_T_52, io_mem_grant_bits_param};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:18, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       coh_on_grant_state = _coh_on_grant_T == 4'hC ? 2'h3 : _coh_on_grant_T == 4'h4 | _coh_on_grant_T == 4'h0 ? 2'h2 : {1'h0, _coh_on_grant_T == 4'h1};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:{18,38}]
  wire             _state_T_37 = io_req_uop_mem_cmd == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _state_T_38 = io_req_uop_mem_cmd == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _state_T_40 = io_req_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66]
  wire             _state_T_42 = io_req_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_43 = io_req_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_44 = io_req_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_45 = io_req_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_49 = io_req_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_50 = io_req_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_51 = io_req_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_52 = io_req_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_T_53 = io_req_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _state_r_c_cat_T_96 = io_req_uop_mem_cmd == 5'h3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54]
  wire             _state_r_c_cat_T_98 = io_req_uop_mem_cmd == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:71]
  wire             _GEN_0 = io_mem_grant_ready_0 & io_mem_grant_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:181:26, :215:30, :222:40, :233:41, :234:44, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0]      _r_beats1_decode_T = 27'hFFF << io_mem_grant_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [7:0]       r_beats1 = io_mem_grant_bits_opcode[0] ? ~(_r_beats1_decode_T[11:4]) : 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [7:0]       r_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [7:0]       _r_counter1_T = r_counter - 8'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire             refill_done = (r_counter == 8'h1 | r_beats1 == 8'h0) & _GEN_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _sec_rdy_T_4 = state == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _sec_rdy_T_5 = state == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _sec_rdy_T_6 = state == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _rpq_io_enq_valid_T = io_req_pri_val & io_req_pri_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40, :215:30, :216:20, :222:40]
  wire             _rpq_io_enq_valid_T_1 = io_req_sec_val & io_req_sec_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:125:{47,67}, :133:78, :159:37]
  wire             rpq_io_enq_valid = (_rpq_io_enq_valid_T | _rpq_io_enq_valid_T_1) & ~(io_req_uop_mem_cmd == 5'h2 | _state_r_c_cat_T_96);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :133:{40,59,78,98,101}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:88:{35,45}, :91:54]
  reg              grantack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21]
  reg  [3:0]       grantack_bits_sink;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21]
  reg  [1:0]       refill_ctr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:139:24]
  reg              commit_line;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:140:24]
  reg              grant_had_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:141:27]
  reg              finish_to_prefetch;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:142:31]
  reg  [1:0]       meta_hazard;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:145:28]
  wire             _io_probe_rdy_T_2 = state == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_probe_rdy_T_3 = state == 5'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_probe_rdy_T_4 = state == 5'h3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_probe_rdy_T_8 = state == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :148:129]
  wire             _io_way_valid_T_1 = state == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_req_sec_rdy_0 = ~((_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98) & ~(_needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43 | _needs_second_acq_T_50 | _needs_second_acq_T_52)) & ~io_req_is_probe & ~(~(|state) | _sec_rdy_T_4 | _sec_rdy_T_5 | _sec_rdy_T_6) & _rpq_io_enq_ready;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :125:{18,47,50,67}, :126:18, :128:19, :159:37, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:104:{54,57}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [3:0]       _state_r_T = {_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53, _state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98, io_req_old_meta_coh_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             state_is_hit = _state_r_T == 4'h3 | _state_r_T == 4'h2 | _state_r_T == 4'h1 | _state_r_T == 4'h7 | _state_r_T == 4'h6 | (&_state_r_T) | _state_r_T == 4'hE;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire             io_mem_acquire_valid_0 = (|state) & _io_probe_rdy_T_2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :160:26, :215:30, :222:40, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_1 = ~(|state) | _io_probe_rdy_T_2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :177:26, :215:30, :222:40, :233:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_mem_grant_ready_0 = ~_GEN_1 & _io_probe_rdy_T_3 & (~(io_mem_grant_bits_opcode[0]) | io_lb_write_ready);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:177:26, :181:26, :215:30, :222:40, :233:41, :234:44, :235:31, :241:31, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_28 = _rpq_io_deq_bits_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_30 = _rpq_io_deq_bits_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_31 = _rpq_io_deq_bits_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_32 = _rpq_io_deq_bits_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_33 = _rpq_io_deq_bits_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_37 = _rpq_io_deq_bits_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_38 = _rpq_io_deq_bits_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_39 = _rpq_io_deq_bits_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_40 = _rpq_io_deq_bits_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _drain_load_T_41 = _rpq_io_deq_bits_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             drain_load = (_rpq_io_deq_bits_uop_mem_cmd == 5'h0 | _rpq_io_deq_bits_uop_mem_cmd == 5'h10 | _rpq_io_deq_bits_uop_mem_cmd == 5'h6 | _drain_load_T_28 | _drain_load_T_30 | _drain_load_T_31 | _drain_load_T_32 | _drain_load_T_33 | _drain_load_T_37 | _drain_load_T_38 | _drain_load_T_39 | _drain_load_T_40 | _drain_load_T_41) & ~(_rpq_io_deq_bits_uop_mem_cmd == 5'h1 | _rpq_io_deq_bits_uop_mem_cmd == 5'h11 | _drain_load_T_28 | _drain_load_T_30 | _drain_load_T_31 | _drain_load_T_32 | _drain_load_T_33 | _drain_load_T_37 | _drain_load_T_38 | _drain_load_T_39 | _drain_load_T_40 | _drain_load_T_41) & _rpq_io_deq_bits_uop_mem_cmd != 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, :257:59, :258:{22,60}, :259:51, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [127:0]     data_word = io_lb_resp >> {121'h0, _rpq_io_deq_bits_addr[3], 6'h0};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :262:56, :264:26]
  wire             _GEN_2 = ~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :168:26, :215:30, :222:40, :233:41, :256:45, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [31:0]      io_resp_bits_data_zeroed = _rpq_io_deq_bits_addr[2] ? data_word[63:32] : data_word[31:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :264:26, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [15:0]      io_resp_bits_data_zeroed_1 = _rpq_io_deq_bits_addr[1] ? io_resp_bits_data_zeroed[31:16] : io_resp_bits_data_zeroed[15:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire [7:0]       io_resp_bits_data_zeroed_2 = _rpq_io_deq_bits_addr[0] ? io_resp_bits_data_zeroed_1[15:8] : io_resp_bits_data_zeroed_1[7:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,29,37,55}]
  wire             _GEN_3 = rpq_io_deq_ready & _rpq_io_deq_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :135:20, :215:30, :222:40, :233:41, :256:45, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_4 = _rpq_io_empty & ~commit_line;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :140:24, :282:{31,34}]
  wire             _GEN_5 = _rpq_io_empty | _rpq_io_deq_valid & ~drain_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :257:59, :258:60, :288:{31,52,55}]
  wire             io_meta_read_valid_0 = ~(~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _io_probe_rdy_T_4) & _io_probe_rdy_T_8 & (~io_prober_state_valid | ~grantack_valid | io_prober_state_bits[11:6] != req_addr[11:6]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :109:20, :110:25, :138:21, :148:129, :173:26, :215:30, :222:40, :233:41, :256:45, :294:39, :295:{24,27,50,53,69,93,120}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_6 = state == 5'h5;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :302:22]
  wire             _GEN_7 = state == 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :304:22]
  wire             _GEN_8 = state == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :308:22]
  wire             _GEN_9 = state == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :318:22]
  wire             io_wb_req_valid_0 = ~(~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _io_probe_rdy_T_4 | _io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8) & _GEN_9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :148:129, :166:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_10 = state == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :330:22]
  wire             _GEN_11 = state == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :334:22]
  wire             _GEN_12 = _io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:148:129, :179:26, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, :330:{22,37}, :334:41]
  assign io_lb_read_valid_0 = ~_GEN_2 & (_io_probe_rdy_T_4 ? _rpq_io_deq_valid & drain_load : ~_GEN_12 & _GEN_11);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :168:26, :179:26, :215:30, :222:40, :233:41, :256:45, :257:59, :258:60, :271:{28,48}, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:{22,41}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_13 = _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _io_probe_rdy_T_4 | _GEN_12;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:162:26, :179:26, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             io_refill_valid_0 = ~(~(|state) | _GEN_13) & _GEN_11 & io_lb_read_ready & io_lb_read_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :162:26, :179:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:{22,41}, :339:27, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_14 = state == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :350:22]
  wire             _GEN_15 = _io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:148:129, :164:26, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, :330:{22,37}, :334:{22,41}, :350:39]
  wire             _GEN_16 = _io_probe_rdy_T_4 | _GEN_15;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:164:26, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             io_replay_valid_0 = ~(~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _GEN_16) & _GEN_14 & _rpq_io_deq_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :128:19, :164:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:{22,39}, :351:15, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign rpq_io_deq_ready = ~_GEN_2 & (_io_probe_rdy_T_4 ? io_resp_ready & io_lb_read_ready & drain_load : ~_GEN_15 & _GEN_14 & io_replay_ready);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:135:20, :164:26, :168:26, :215:30, :222:40, :233:41, :256:45, :257:59, :258:60, :270:{28,45,65}, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:{22,39}, :351:15, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_23 = _rpq_io_deq_bits_uop_mem_cmd == 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32]
  wire             _r_c_cat_T_24 = _rpq_io_deq_bits_uop_mem_cmd == 5'h11;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  wire             _r_c_cat_T_26 = _rpq_io_deq_bits_uop_mem_cmd == 5'h7;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:66]
  wire             _r_c_cat_T_28 = _rpq_io_deq_bits_uop_mem_cmd == 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_29 = _rpq_io_deq_bits_uop_mem_cmd == 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_30 = _rpq_io_deq_bits_uop_mem_cmd == 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_31 = _rpq_io_deq_bits_uop_mem_cmd == 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_35 = _rpq_io_deq_bits_uop_mem_cmd == 5'h8;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_36 = _rpq_io_deq_bits_uop_mem_cmd == 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_37 = _rpq_io_deq_bits_uop_mem_cmd == 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_38 = _rpq_io_deq_bits_uop_mem_cmd == 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _r_c_cat_T_39 = _rpq_io_deq_bits_uop_mem_cmd == 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_17 = io_replay_ready & io_replay_valid_0 & (_r_c_cat_T_23 | _r_c_cat_T_24 | _r_c_cat_T_26 | _r_c_cat_T_28 | _r_c_cat_T_29 | _r_c_cat_T_30 | _r_c_cat_T_31 | _r_c_cat_T_35 | _r_c_cat_T_36 | _r_c_cat_T_37 | _r_c_cat_T_38 | _r_c_cat_T_39);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:164:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :351:15, :354:26, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [3:0]       _r_T_64 = {_r_c_cat_T_23 | _r_c_cat_T_24 | _r_c_cat_T_26 | _r_c_cat_T_28 | _r_c_cat_T_29 | _r_c_cat_T_30 | _r_c_cat_T_31 | _r_c_cat_T_35 | _r_c_cat_T_36 | _r_c_cat_T_37 | _r_c_cat_T_38 | _r_c_cat_T_39, _r_c_cat_T_23 | _r_c_cat_T_24 | _r_c_cat_T_26 | _r_c_cat_T_28 | _r_c_cat_T_29 | _r_c_cat_T_30 | _r_c_cat_T_31 | _r_c_cat_T_35 | _r_c_cat_T_36 | _r_c_cat_T_37 | _r_c_cat_T_38 | _r_c_cat_T_39 | _rpq_io_deq_bits_uop_mem_cmd == 5'h3 | _rpq_io_deq_bits_uop_mem_cmd == 5'h6, new_coh_state};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :115:24, :128:19, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _GEN_18 = _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:156:26, :318:{22,36}, :330:{22,37}, :334:{22,41}, :350:{22,39}, :363:44]
  wire             io_meta_write_valid_0 = ~(~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _io_probe_rdy_T_4 | _io_probe_rdy_T_8 | _GEN_6 | _GEN_7) & (_GEN_8 | ~_GEN_18 & _sec_rdy_T_4);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :148:129, :156:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :309:33, :318:36, :330:37, :334:41, :350:39, :363:44, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_19 = _io_probe_rdy_T_4 | _io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14 | _sec_rdy_T_4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:148:129, :175:26, :256:45, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, :330:{22,37}, :334:{22,41}, :350:{22,39}, :363:44, :373:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             io_mem_finish_valid_0 = ~(~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _GEN_19) & _sec_rdy_T_5 & grantack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :138:21, :175:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :374:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_20 = _sec_rdy_T_4 | _sec_rdy_T_5 | _sec_rdy_T_6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:158:26, :363:44, :373:42, :380:42, :382:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_21 = _GEN_14 | _GEN_20;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:158:26, :350:{22,39}, :363:44, :373:42, :380:42, :382:38]
  wire             _GEN_22 = _io_probe_rdy_T_4 | _io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_21;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:148:129, :158:26, :256:45, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, :330:{22,37}, :334:{22,41}, :350:39, :363:44, :373:42, :380:42, :382:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_23 = _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _GEN_22;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:158:26, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_req_pri_rdy_0 = ~(|state) | ~_GEN_23 & _io_way_valid_T_1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :158:26, :215:30, :216:20, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_24 = io_req_sec_val & ~io_req_sec_rdy_0 | io_clear_prefetch;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:125:{47,67}, :159:37, :384:{27,30,47}]
  wire [3:0]       _state_r_T_59 = {_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53, _state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98, io_req_old_meta_coh_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             state_is_hit_1 = _state_r_T_59 == 4'h3 | _state_r_T_59 == 4'h2 | _state_r_T_59 == 4'h1 | _state_r_T_59 == 4'h7 | _state_r_T_59 == 4'h6 | (&_state_r_T_59) | _state_r_T_59 == 4'hE;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
    wire _GEN_25 = ~(|state) & _rpq_io_enq_valid_T;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :133:40, :219:45, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    wire _GEN_26 = (|state) & state != 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :222:40, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    wire _GEN_27 = _GEN_26 & state != 5'h2 & state != 5'h3 & state != 5'h4 & state != 5'h5 & state != 5'h6 & state != 5'h7 & state != 5'h9 & state != 5'hA & state != 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :148:129, :222:40, :233:41, :256:45, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:{22,36}, :330:{22,37}, :334:{22,41}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    wire _GEN_28 = _GEN_27 & state != 5'hC & state != 5'hD & state != 5'hE & state != 5'hF & _io_way_valid_T_1 & ~_GEN_24 & ~_rpq_io_enq_valid_T_1 & _rpq_io_enq_valid_T;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :133:{40,78}, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:{22,39}, :363:44, :373:42, :380:42, :382:38, :384:{47,69}, :386:52, :395:52, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
      if (~reset & ~(|state) & ~_rpq_io_empty) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :128:19, :131:{9,32,35}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
          $error("Assertion failed\n    at mshrs.scala:131 assert(!(state === s_invalid && !rpq.io.empty))\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9]
      end
      if (_GEN_25 & ~reset & ~_rpq_io_enq_ready) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :194:11, :219:45]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
          $error("Assertion failed\n    at mshrs.scala:194 assert(rpq.io.enq.ready)\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
      end
      if (_GEN_25 & io_req_tag_match & state_is_hit & ~reset & ~(_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53)) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:198:29, :200:21, :201:15, :219:45, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
          $error("Assertion failed\n    at mshrs.scala:201 assert(isWrite(io.req.uop.mem_cmd))\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
      end
      if (_GEN_26 & refill_done & ~reset & ~grant_had_data & req_needs_wb) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29, :131:9, :141:27, :222:40, :233:41, :247:24, :251:{13,16,32}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:251:13]
          $error("Assertion failed\n    at mshrs.scala:251 assert(!(!grant_had_data && req_needs_wb))\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:251:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:251:13]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:251:13]
      end
      if (_GEN_27 & _GEN_17 & ~reset & ~(_r_T_64 == 4'h3 | _r_T_64 == 4'h2 | _r_T_64 == 4'h1 | _r_T_64 == 4'h7 | _r_T_64 == 4'h6 | (&_r_T_64) | _r_T_64 == 4'hE)) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:131:9, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :354:{26,67}, :357:13, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:357:13]
          $error("Assertion failed: We still don't have permissions for this store\n    at mshrs.scala:357 assert(is_hit, \"We still don't have permissions for this store\")\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:357:13]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:357:13]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:357:13]
      end
      if (_GEN_28 & ~reset & ~_rpq_io_enq_ready) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :194:11, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
          $error("Assertion failed\n    at mshrs.scala:194 assert(rpq.io.enq.ready)\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:194:11]
      end
      if (_GEN_28 & io_req_tag_match & state_is_hit_1 & ~reset & ~(_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53)) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:198:29, :200:21, :201:15, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
          $error("Assertion failed\n    at mshrs.scala:201 assert(isWrite(io.req.uop.mem_cmd))\n");	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
          $fatal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:201:15]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [1:0]       _r_T_91 = {1'h0, _r_T_64 == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_29 = {{2'h3}, {2'h3}, {2'h2}, {_r_T_91}, {_r_T_91}, {_r_T_91}, {_r_T_91}, {_r_T_91}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [1:0]       _state_r_T_86 = {1'h0, _state_r_T_59 == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_30 = {{2'h3}, {2'h3}, {2'h2}, {_state_r_T_86}, {_state_r_T_86}, {_state_r_T_86}, {_state_r_T_86}, {_state_r_T_86}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [3:0]       _r_T_123 = {_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53, _state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98, new_coh_state};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             is_hit_1 = _r_T_123 == 4'h3 | _r_T_123 == 4'h2 | _r_T_123 == 4'h1 | _r_T_123 == 4'h7 | _r_T_123 == 4'h6 | (&_r_T_123) | _r_T_123 == 4'hE;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire [1:0]       _r_T_150 = {1'h0, _r_T_123 == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_31 = {{2'h3}, {2'h3}, {2'h2}, {_r_T_150}, {_r_T_150}, {_r_T_150}, {_r_T_150}, {_r_T_150}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [1:0]       _state_r_T_27 = {1'h0, _state_r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_32 = {{2'h3}, {2'h3}, {2'h2}, {_state_r_T_27}, {_state_r_T_27}, {_state_r_T_27}, {_state_r_T_27}, {_state_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [3:0]       _r1_T = {_needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43, _needs_second_acq_T_27 | _needs_second_acq_T_28 | _needs_second_acq_T_30 | _needs_second_acq_T_32 | _needs_second_acq_T_33 | _needs_second_acq_T_34 | _needs_second_acq_T_35 | _needs_second_acq_T_39 | _needs_second_acq_T_40 | _needs_second_acq_T_41 | _needs_second_acq_T_42 | _needs_second_acq_T_43 | _needs_second_acq_T_50 | _needs_second_acq_T_52, new_coh_state};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       _r1_T_27 = {1'h0, _r1_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [3:0]       _r2_T = {_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53, _state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98, new_coh_state};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       _r2_T_27 = {1'h0, _r2_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_33 = {{2'h3}, {2'h3}, {2'h2}, {_r2_T_27}, {_r2_T_27}, {_r2_T_27}, {_r2_T_27}, {_r2_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire [15:0][1:0] _GEN_34 = {{2'h3}, {2'h3}, {2'h2}, {_r1_T_27}, {_r1_T_27}, {_r1_T_27}, {_r1_T_27}, {_r1_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             _GEN_35 = _rpq_io_enq_valid_T_1 & (_r1_T == 4'h3 | _r1_T == 4'h2 | _r1_T == 4'h1 | _r1_T == 4'h7 | _r1_T == 4'h6 | (&_r1_T) | _r1_T == 4'hE) & (_r2_T == 4'h3 | _r2_T == 4'h2 | _r2_T == 4'h1 | _r2_T == 4'h7 | _r2_T == 4'h6 | (&_r2_T) | _r2_T == 4'hE);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :133:78, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, :105:27, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire [1:0]       dirties_cat = {_state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53, _state_T_37 | _state_T_38 | _state_T_40 | _state_T_42 | _state_T_43 | _state_T_44 | _state_T_45 | _state_T_49 | _state_T_50 | _state_T_51 | _state_T_52 | _state_T_53 | _state_r_c_cat_T_96 | _state_r_c_cat_T_98};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,66,76}, :91:{47,54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:29:18, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _GEN_36 = io_meta_write_ready & io_meta_write_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:156:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_37 = _rpq_io_enq_valid_T_1 & (&dirties_cat);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20, :133:78, :183:43, :184:21, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:29:18, :106:42, :109:27]
  wire             _GEN_38 = _rpq_io_enq_ready & rpq_io_enq_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :133:98, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_39 = io_refill_ready & io_refill_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:162:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :339:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_40 = io_mem_finish_ready & io_mem_finish_valid_0 | ~grantack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21, :175:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :374:25, :376:{30,33}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_41 = _GEN_24 | _rpq_io_enq_valid_T_1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:78, :141:27, :384:{47,69}, :386:52, :395:52]
  wire             _GEN_42 = _GEN_23 | ~_io_way_valid_T_1 | _GEN_41 | ~_rpq_io_enq_valid_T;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20, :133:40, :138:21, :141:27, :158:26, :192:20, :219:45, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       dirtier_coh_state = (&dirties_cat) ? _GEN_33[_r2_T] : _GEN_34[_r1_T];	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:29:18, :58:19, :106:42, :107:33, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
    if (reset) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      state <= 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
      req_needs_wb <= 1'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29]
      new_coh_state <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24]
      r_counter <= 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      meta_hazard <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:145:28]
    end
    else begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      if (|state) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (_io_probe_rdy_T_2) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
          if (io_mem_acquire_ready & io_mem_acquire_valid_0)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:160:26, :215:30, :222:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 5'h2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
            new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
        end
        else if (_io_probe_rdy_T_3) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
          if (refill_done) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
            state <= grant_had_data ? 5'h3 : 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :141:27, :250:19]
            new_coh_state <= coh_on_grant_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:38]
          end
          else if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
            new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
        end
        else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
          if (_io_probe_rdy_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            if (~_GEN_3) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:142:31, :279:28, :283:5, src/main/scala/chisel3/util/Decoupled.scala:51:35]
              if (_GEN_4) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:282:31]
                if (~_GEN_38)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
                  state <= 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
              end
              else if (_GEN_5)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:288:31]
                state <= 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
            end
          end
          else if (_io_probe_rdy_T_8) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:148:129]
            if (io_meta_read_ready & io_meta_read_valid_0)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:173:26, :215:30, :222:40, :233:41, :256:45, :294:39, :295:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
              state <= 5'h5;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_GEN_6)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:302:22]
            state <= 5'h6;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          else if (_GEN_7)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:304:22]
            state <= io_meta_resp_valid ? ((&io_meta_resp_bits_coh_state) ? 5'h7 : 5'hB) : 5'h4;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :306:17, :307:17, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
          else if (_GEN_8) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:308:22]
            if (_GEN_36)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
              state <= 5'h9;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_GEN_9) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:318:22]
            if (io_wb_req_ready & io_wb_req_valid_0)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:166:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, src/main/scala/chisel3/util/Decoupled.scala:51:35]
              state <= 5'hA;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_GEN_10) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:330:22]
            if (io_wb_resp)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:39:14]
              state <= 5'hB;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_GEN_11) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:334:22]
            if (_GEN_39 & (&refill_ctr))	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :139:24, :344:27, :346:{24,52}, :347:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
              state <= 5'hC;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_GEN_14) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:350:22]
            if (_rpq_io_empty & ~rpq_io_enq_valid)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19, :133:98, :360:{24,27}]
              state <= 5'hD;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_sec_rdy_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            if (_GEN_36)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
              state <= 5'hE;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_sec_rdy_T_5) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            if (_GEN_40)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:376:30]
              state <= 5'hF;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
          end
          else if (_sec_rdy_T_6)	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            state <= finish_to_prefetch ? 5'h11 : 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :142:31, :381:17]
          else if (_io_way_valid_T_1) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            if (_GEN_24)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:384:47]
              state <= 5'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
            else if (_rpq_io_enq_valid_T_1)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:78]
              state <= is_hit_1 ? 5'h4 : 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :388:21, :390:15, :393:15, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
            else if (_rpq_io_enq_valid_T)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40]
              state <= io_req_tag_match & state_is_hit_1 ? 5'hC : 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :198:29, :200:21, :203:21, :206:21, :210:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
          end
          if (_GEN_16) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:164:26, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39]
            if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
              new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
          end
          else if (_GEN_14) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:350:22]
            if (_GEN_17)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:354:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
              new_coh_state <= _GEN_29[_r_T_64];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
            else if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
              new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
          end
          else if (_GEN_20 | ~_io_way_valid_T_1 | _GEN_24) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:141:27, :158:26, :183:43, :363:44, :373:42, :380:42, :382:38, :384:{47,69}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
            if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
              new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
          end
          else if (_rpq_io_enq_valid_T_1)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:78]
            new_coh_state <= is_hit_1 ? _GEN_31[_r_T_123] : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :388:21, :389:17, :392:17, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:{9,36}, :49:20]
          else if (_rpq_io_enq_valid_T)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40]
            new_coh_state <= io_req_tag_match ? (state_is_hit_1 ? _GEN_30[_state_r_T_59] : io_req_old_meta_coh_state) : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :198:29, :200:21, :202:21, :205:21, :209:19, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:{9,36}, :49:20]
          else if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
            new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
        end
        if (_GEN_42) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20, :113:29, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
        end
        else	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
          req_needs_wb <= &io_req_old_meta_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
      end
      else if (_rpq_io_enq_valid_T) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40]
        state <= io_req_tag_match & state_is_hit ? 5'hC : 5'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :198:29, :200:21, :203:21, :206:21, :210:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
        req_needs_wb <= &io_req_old_meta_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:113:29, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
        new_coh_state <= io_req_tag_match ? (state_is_hit ? _GEN_32[_state_r_T] : io_req_old_meta_coh_state) : 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :198:29, :200:21, :202:21, :205:21, :209:19, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:{9,36}, :49:20]
      end
      else if (_GEN_35)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, :183:43, :185:25, :186:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:105:27]
        new_coh_state <= dirtier_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:115:24, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:107:33]
      if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_counter <= r_counter == 8'h0 ? r_beats1 : _r_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      if (_GEN_36)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        meta_hazard <= 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:145:28]
      else if (|meta_hazard)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:145:28, :146:21]
        meta_hazard <= meta_hazard + 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:145:28, :146:59]
    end
    if ((|state) ? ~_GEN_23 & _io_way_valid_T_1 & ~_GEN_41 & _rpq_io_enq_valid_T | _GEN_37 : _rpq_io_enq_valid_T | _GEN_37)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :109:20, :133:40, :141:27, :158:26, :183:43, :184:21, :195:9, :215:30, :219:45, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:109:27, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      req_uop_mem_cmd <= io_req_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
    if (|state) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      if (_GEN_42) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
      end
      else begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
        req_addr <= io_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_old_meta_coh_state <= io_req_old_meta_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_old_meta_tag <= io_req_old_meta_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_way_en <= io_req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
      end
      if (~_io_probe_rdy_T_2) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (_io_probe_rdy_T_3) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
          if (refill_done)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
            grantack_valid <= io_mem_grant_bits_opcode[2] & ~(io_mem_grant_bits_opcode[1]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:71:{36,40,43,52}]
        end
        else if (~_GEN_19)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:175:26, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42]
          grantack_valid <= _sec_rdy_T_5 ? ~_GEN_40 & grantack_valid : (_sec_rdy_T_6 | ~_io_way_valid_T_1 | _GEN_41 | ~_rpq_io_enq_valid_T) & grantack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40, :138:21, :141:27, :192:20, :219:45, :373:42, :376:{30,50}, :377:22, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      end
      if (~_GEN_13) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:162:26, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41]
        if (_GEN_11) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:334:22]
          if (_GEN_39)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            refill_ctr <= refill_ctr + 2'h1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:139:24, :345:32]
        end
        else if (_GEN_21 | ~_io_way_valid_T_1 | _GEN_41 | ~_rpq_io_enq_valid_T) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40, :138:21, :139:24, :141:27, :158:26, :192:20, :219:45, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        end
        else	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:139:24, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52]
          refill_ctr <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:139:24]
      end
    end
    else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      if (_rpq_io_enq_valid_T) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40]
        req_addr <= io_req_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_old_meta_coh_state <= io_req_old_meta_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_old_meta_tag <= io_req_old_meta_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        req_way_en <= io_req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:109:20]
        refill_ctr <= 2'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:139:24]
      end
      grantack_valid <= ~_rpq_io_enq_valid_T & grantack_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:40, :138:21, :192:20, :219:45]
    end
    if (_GEN_1 | ~refill_done) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21, :177:26, :215:30, :222:40, :233:41, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
    end
    else	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21, :215:30, :222:40, :233:41]
      grantack_bits_sink <= io_mem_grant_bits_sink;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21]
    if (~_GEN_1)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:177:26, :215:30, :222:40, :233:41]
      commit_line <= _io_probe_rdy_T_3 ? ~refill_done & commit_line : _io_probe_rdy_T_4 & _GEN_3 | commit_line;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:138:21, :140:24, :215:30, :222:40, :233:41, :247:24, :252:19, :256:45, :279:28, :280:21, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    grant_had_data <= (|state) & (_io_probe_rdy_T_2 ? grant_had_data : _io_probe_rdy_T_3 ? (_GEN_0 ? io_mem_grant_bits_opcode[0] : grant_had_data) : (_GEN_22 | ~_io_way_valid_T_1 | _GEN_41 | ~_rpq_io_enq_valid_T) & grant_had_data);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:107:22, :133:40, :138:21, :141:27, :158:26, :192:20, :215:30, :217:20, :219:45, :222:40, :233:41, :244:30, :245:22, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :380:42, :382:38, :384:69, :386:52, :395:52, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (~_GEN_2)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:168:26, :215:30, :222:40, :233:41, :256:45]
      finish_to_prefetch <= _io_probe_rdy_T_4 ? ~_GEN_3 & _GEN_4 & ~_GEN_38 | finish_to_prefetch : (_io_probe_rdy_T_8 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_18 | ~(_sec_rdy_T_4 & _GEN_36)) & finish_to_prefetch;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:142:31, :148:129, :156:26, :256:45, :279:28, :282:31, :283:5, :284:{13,31}, :286:28, :294:39, :302:{22,41}, :304:{22,41}, :308:{22,40}, :318:36, :330:37, :334:41, :350:39, :363:44, :369:31, :371:26, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
    initial begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
        `INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
        end	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
        state = _RANDOM[5'h0][4:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22]
        req_uop_mem_cmd = _RANDOM[5'hB][15:11];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
        req_addr = {_RANDOM[5'hD][31:7], _RANDOM[5'hE][14:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
        req_old_meta_coh_state = _RANDOM[5'h10][18:17];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
        req_old_meta_tag = {_RANDOM[5'h10][31:19], _RANDOM[5'h11][6:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
        req_way_en = _RANDOM[5'h11][14:7];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
        req_needs_wb = _RANDOM[5'h11][20];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :113:29]
        new_coh_state = _RANDOM[5'h11][22:21];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :115:24]
        r_counter = _RANDOM[5'h11][30:23];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        grantack_valid = _RANDOM[5'h11][31];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :138:21]
        grantack_bits_sink = _RANDOM[5'h12][3:0];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21]
        refill_ctr = _RANDOM[5'h12][5:4];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21, :139:24]
        commit_line = _RANDOM[5'h12][6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21, :140:24]
        grant_had_data = _RANDOM[5'h12][7];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21, :141:27]
        finish_to_prefetch = _RANDOM[5'h12][8];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21, :142:31]
        meta_hazard = _RANDOM[5'h12][10:9];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21, :145:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BranchKillableQueue rpq (	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
    .clock                           (clock),
    .reset                           (reset),
    .io_enq_ready                    (_rpq_io_enq_ready),
    .io_enq_valid                    (rpq_io_enq_valid),	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:133:98]
    .io_enq_bits_uop_uopc            (io_req_uop_uopc),
    .io_enq_bits_uop_inst            (io_req_uop_inst),
    .io_enq_bits_uop_debug_inst      (io_req_uop_debug_inst),
    .io_enq_bits_uop_is_rvc          (io_req_uop_is_rvc),
    .io_enq_bits_uop_debug_pc        (io_req_uop_debug_pc),
    .io_enq_bits_uop_iq_type         (io_req_uop_iq_type),
    .io_enq_bits_uop_fu_code         (io_req_uop_fu_code),
    .io_enq_bits_uop_ctrl_br_type    (io_req_uop_ctrl_br_type),
    .io_enq_bits_uop_ctrl_op1_sel    (io_req_uop_ctrl_op1_sel),
    .io_enq_bits_uop_ctrl_op2_sel    (io_req_uop_ctrl_op2_sel),
    .io_enq_bits_uop_ctrl_imm_sel    (io_req_uop_ctrl_imm_sel),
    .io_enq_bits_uop_ctrl_op_fcn     (io_req_uop_ctrl_op_fcn),
    .io_enq_bits_uop_ctrl_fcn_dw     (io_req_uop_ctrl_fcn_dw),
    .io_enq_bits_uop_ctrl_csr_cmd    (io_req_uop_ctrl_csr_cmd),
    .io_enq_bits_uop_ctrl_is_load    (io_req_uop_ctrl_is_load),
    .io_enq_bits_uop_ctrl_is_sta     (io_req_uop_ctrl_is_sta),
    .io_enq_bits_uop_ctrl_is_std     (io_req_uop_ctrl_is_std),
    .io_enq_bits_uop_iw_state        (io_req_uop_iw_state),
    .io_enq_bits_uop_iw_p1_poisoned  (io_req_uop_iw_p1_poisoned),
    .io_enq_bits_uop_iw_p2_poisoned  (io_req_uop_iw_p2_poisoned),
    .io_enq_bits_uop_is_br           (io_req_uop_is_br),
    .io_enq_bits_uop_is_jalr         (io_req_uop_is_jalr),
    .io_enq_bits_uop_is_jal          (io_req_uop_is_jal),
    .io_enq_bits_uop_is_sfb          (io_req_uop_is_sfb),
    .io_enq_bits_uop_br_mask         (io_req_uop_br_mask),
    .io_enq_bits_uop_br_tag          (io_req_uop_br_tag),
    .io_enq_bits_uop_ftq_idx         (io_req_uop_ftq_idx),
    .io_enq_bits_uop_edge_inst       (io_req_uop_edge_inst),
    .io_enq_bits_uop_pc_lob          (io_req_uop_pc_lob),
    .io_enq_bits_uop_taken           (io_req_uop_taken),
    .io_enq_bits_uop_imm_packed      (io_req_uop_imm_packed),
    .io_enq_bits_uop_csr_addr        (io_req_uop_csr_addr),
    .io_enq_bits_uop_rob_idx         (io_req_uop_rob_idx),
    .io_enq_bits_uop_ldq_idx         (io_req_uop_ldq_idx),
    .io_enq_bits_uop_stq_idx         (io_req_uop_stq_idx),
    .io_enq_bits_uop_rxq_idx         (io_req_uop_rxq_idx),
    .io_enq_bits_uop_pdst            (io_req_uop_pdst),
    .io_enq_bits_uop_prs1            (io_req_uop_prs1),
    .io_enq_bits_uop_prs2            (io_req_uop_prs2),
    .io_enq_bits_uop_prs3            (io_req_uop_prs3),
    .io_enq_bits_uop_ppred           (io_req_uop_ppred),
    .io_enq_bits_uop_prs1_busy       (io_req_uop_prs1_busy),
    .io_enq_bits_uop_prs2_busy       (io_req_uop_prs2_busy),
    .io_enq_bits_uop_prs3_busy       (io_req_uop_prs3_busy),
    .io_enq_bits_uop_ppred_busy      (io_req_uop_ppred_busy),
    .io_enq_bits_uop_stale_pdst      (io_req_uop_stale_pdst),
    .io_enq_bits_uop_exception       (io_req_uop_exception),
    .io_enq_bits_uop_exc_cause       (io_req_uop_exc_cause),
    .io_enq_bits_uop_bypassable      (io_req_uop_bypassable),
    .io_enq_bits_uop_mem_cmd         (io_req_uop_mem_cmd),
    .io_enq_bits_uop_mem_size        (io_req_uop_mem_size),
    .io_enq_bits_uop_mem_signed      (io_req_uop_mem_signed),
    .io_enq_bits_uop_is_fence        (io_req_uop_is_fence),
    .io_enq_bits_uop_is_fencei       (io_req_uop_is_fencei),
    .io_enq_bits_uop_is_amo          (io_req_uop_is_amo),
    .io_enq_bits_uop_uses_ldq        (io_req_uop_uses_ldq),
    .io_enq_bits_uop_uses_stq        (io_req_uop_uses_stq),
    .io_enq_bits_uop_is_sys_pc2epc   (io_req_uop_is_sys_pc2epc),
    .io_enq_bits_uop_is_unique       (io_req_uop_is_unique),
    .io_enq_bits_uop_flush_on_commit (io_req_uop_flush_on_commit),
    .io_enq_bits_uop_ldst_is_rs1     (io_req_uop_ldst_is_rs1),
    .io_enq_bits_uop_ldst            (io_req_uop_ldst),
    .io_enq_bits_uop_lrs1            (io_req_uop_lrs1),
    .io_enq_bits_uop_lrs2            (io_req_uop_lrs2),
    .io_enq_bits_uop_lrs3            (io_req_uop_lrs3),
    .io_enq_bits_uop_ldst_val        (io_req_uop_ldst_val),
    .io_enq_bits_uop_dst_rtype       (io_req_uop_dst_rtype),
    .io_enq_bits_uop_lrs1_rtype      (io_req_uop_lrs1_rtype),
    .io_enq_bits_uop_lrs2_rtype      (io_req_uop_lrs2_rtype),
    .io_enq_bits_uop_frs3_en         (io_req_uop_frs3_en),
    .io_enq_bits_uop_fp_val          (io_req_uop_fp_val),
    .io_enq_bits_uop_fp_single       (io_req_uop_fp_single),
    .io_enq_bits_uop_xcpt_pf_if      (io_req_uop_xcpt_pf_if),
    .io_enq_bits_uop_xcpt_ae_if      (io_req_uop_xcpt_ae_if),
    .io_enq_bits_uop_xcpt_ma_if      (io_req_uop_xcpt_ma_if),
    .io_enq_bits_uop_bp_debug_if     (io_req_uop_bp_debug_if),
    .io_enq_bits_uop_bp_xcpt_if      (io_req_uop_bp_xcpt_if),
    .io_enq_bits_uop_debug_fsrc      (io_req_uop_debug_fsrc),
    .io_enq_bits_uop_debug_tsrc      (io_req_uop_debug_tsrc),
    .io_enq_bits_addr                (io_req_addr),
    .io_enq_bits_data                (io_req_data),
    .io_enq_bits_is_hella            (io_req_is_hella),
    .io_enq_bits_tag_match           (io_req_tag_match),
    .io_enq_bits_old_meta_coh_state  (io_req_old_meta_coh_state),
    .io_enq_bits_old_meta_tag        (io_req_old_meta_tag),
    .io_enq_bits_way_en              (io_req_way_en),
    .io_enq_bits_sdq_id              (io_req_sdq_id),
    .io_deq_ready                    (rpq_io_deq_ready),	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:135:20, :215:30, :222:40, :233:41, :256:45]
    .io_deq_valid                    (_rpq_io_deq_valid),
    .io_deq_bits_uop_uopc            (_rpq_io_deq_bits_uop_uopc),
    .io_deq_bits_uop_inst            (_rpq_io_deq_bits_uop_inst),
    .io_deq_bits_uop_debug_inst      (_rpq_io_deq_bits_uop_debug_inst),
    .io_deq_bits_uop_is_rvc          (_rpq_io_deq_bits_uop_is_rvc),
    .io_deq_bits_uop_debug_pc        (_rpq_io_deq_bits_uop_debug_pc),
    .io_deq_bits_uop_iq_type         (_rpq_io_deq_bits_uop_iq_type),
    .io_deq_bits_uop_fu_code         (_rpq_io_deq_bits_uop_fu_code),
    .io_deq_bits_uop_ctrl_br_type    (_rpq_io_deq_bits_uop_ctrl_br_type),
    .io_deq_bits_uop_ctrl_op1_sel    (_rpq_io_deq_bits_uop_ctrl_op1_sel),
    .io_deq_bits_uop_ctrl_op2_sel    (_rpq_io_deq_bits_uop_ctrl_op2_sel),
    .io_deq_bits_uop_ctrl_imm_sel    (_rpq_io_deq_bits_uop_ctrl_imm_sel),
    .io_deq_bits_uop_ctrl_op_fcn     (_rpq_io_deq_bits_uop_ctrl_op_fcn),
    .io_deq_bits_uop_ctrl_fcn_dw     (_rpq_io_deq_bits_uop_ctrl_fcn_dw),
    .io_deq_bits_uop_ctrl_csr_cmd    (_rpq_io_deq_bits_uop_ctrl_csr_cmd),
    .io_deq_bits_uop_ctrl_is_load    (_rpq_io_deq_bits_uop_ctrl_is_load),
    .io_deq_bits_uop_ctrl_is_sta     (_rpq_io_deq_bits_uop_ctrl_is_sta),
    .io_deq_bits_uop_ctrl_is_std     (_rpq_io_deq_bits_uop_ctrl_is_std),
    .io_deq_bits_uop_iw_state        (_rpq_io_deq_bits_uop_iw_state),
    .io_deq_bits_uop_iw_p1_poisoned  (_rpq_io_deq_bits_uop_iw_p1_poisoned),
    .io_deq_bits_uop_iw_p2_poisoned  (_rpq_io_deq_bits_uop_iw_p2_poisoned),
    .io_deq_bits_uop_is_br           (_rpq_io_deq_bits_uop_is_br),
    .io_deq_bits_uop_is_jalr         (_rpq_io_deq_bits_uop_is_jalr),
    .io_deq_bits_uop_is_jal          (_rpq_io_deq_bits_uop_is_jal),
    .io_deq_bits_uop_is_sfb          (_rpq_io_deq_bits_uop_is_sfb),
    .io_deq_bits_uop_br_mask         (_rpq_io_deq_bits_uop_br_mask),
    .io_deq_bits_uop_br_tag          (_rpq_io_deq_bits_uop_br_tag),
    .io_deq_bits_uop_ftq_idx         (_rpq_io_deq_bits_uop_ftq_idx),
    .io_deq_bits_uop_edge_inst       (_rpq_io_deq_bits_uop_edge_inst),
    .io_deq_bits_uop_pc_lob          (_rpq_io_deq_bits_uop_pc_lob),
    .io_deq_bits_uop_taken           (_rpq_io_deq_bits_uop_taken),
    .io_deq_bits_uop_imm_packed      (_rpq_io_deq_bits_uop_imm_packed),
    .io_deq_bits_uop_csr_addr        (_rpq_io_deq_bits_uop_csr_addr),
    .io_deq_bits_uop_rob_idx         (_rpq_io_deq_bits_uop_rob_idx),
    .io_deq_bits_uop_ldq_idx         (_rpq_io_deq_bits_uop_ldq_idx),
    .io_deq_bits_uop_stq_idx         (_rpq_io_deq_bits_uop_stq_idx),
    .io_deq_bits_uop_rxq_idx         (_rpq_io_deq_bits_uop_rxq_idx),
    .io_deq_bits_uop_pdst            (_rpq_io_deq_bits_uop_pdst),
    .io_deq_bits_uop_prs1            (_rpq_io_deq_bits_uop_prs1),
    .io_deq_bits_uop_prs2            (_rpq_io_deq_bits_uop_prs2),
    .io_deq_bits_uop_prs3            (_rpq_io_deq_bits_uop_prs3),
    .io_deq_bits_uop_ppred           (_rpq_io_deq_bits_uop_ppred),
    .io_deq_bits_uop_prs1_busy       (_rpq_io_deq_bits_uop_prs1_busy),
    .io_deq_bits_uop_prs2_busy       (_rpq_io_deq_bits_uop_prs2_busy),
    .io_deq_bits_uop_prs3_busy       (_rpq_io_deq_bits_uop_prs3_busy),
    .io_deq_bits_uop_ppred_busy      (_rpq_io_deq_bits_uop_ppred_busy),
    .io_deq_bits_uop_stale_pdst      (_rpq_io_deq_bits_uop_stale_pdst),
    .io_deq_bits_uop_exception       (_rpq_io_deq_bits_uop_exception),
    .io_deq_bits_uop_exc_cause       (_rpq_io_deq_bits_uop_exc_cause),
    .io_deq_bits_uop_bypassable      (_rpq_io_deq_bits_uop_bypassable),
    .io_deq_bits_uop_mem_cmd         (_rpq_io_deq_bits_uop_mem_cmd),
    .io_deq_bits_uop_mem_size        (_rpq_io_deq_bits_uop_mem_size),
    .io_deq_bits_uop_mem_signed      (_rpq_io_deq_bits_uop_mem_signed),
    .io_deq_bits_uop_is_fence        (_rpq_io_deq_bits_uop_is_fence),
    .io_deq_bits_uop_is_fencei       (_rpq_io_deq_bits_uop_is_fencei),
    .io_deq_bits_uop_is_amo          (_rpq_io_deq_bits_uop_is_amo),
    .io_deq_bits_uop_uses_ldq        (_rpq_io_deq_bits_uop_uses_ldq),
    .io_deq_bits_uop_uses_stq        (_rpq_io_deq_bits_uop_uses_stq),
    .io_deq_bits_uop_is_sys_pc2epc   (_rpq_io_deq_bits_uop_is_sys_pc2epc),
    .io_deq_bits_uop_is_unique       (_rpq_io_deq_bits_uop_is_unique),
    .io_deq_bits_uop_flush_on_commit (_rpq_io_deq_bits_uop_flush_on_commit),
    .io_deq_bits_uop_ldst_is_rs1     (_rpq_io_deq_bits_uop_ldst_is_rs1),
    .io_deq_bits_uop_ldst            (_rpq_io_deq_bits_uop_ldst),
    .io_deq_bits_uop_lrs1            (_rpq_io_deq_bits_uop_lrs1),
    .io_deq_bits_uop_lrs2            (_rpq_io_deq_bits_uop_lrs2),
    .io_deq_bits_uop_lrs3            (_rpq_io_deq_bits_uop_lrs3),
    .io_deq_bits_uop_ldst_val        (_rpq_io_deq_bits_uop_ldst_val),
    .io_deq_bits_uop_dst_rtype       (_rpq_io_deq_bits_uop_dst_rtype),
    .io_deq_bits_uop_lrs1_rtype      (_rpq_io_deq_bits_uop_lrs1_rtype),
    .io_deq_bits_uop_lrs2_rtype      (_rpq_io_deq_bits_uop_lrs2_rtype),
    .io_deq_bits_uop_frs3_en         (_rpq_io_deq_bits_uop_frs3_en),
    .io_deq_bits_uop_fp_val          (_rpq_io_deq_bits_uop_fp_val),
    .io_deq_bits_uop_fp_single       (_rpq_io_deq_bits_uop_fp_single),
    .io_deq_bits_uop_xcpt_pf_if      (_rpq_io_deq_bits_uop_xcpt_pf_if),
    .io_deq_bits_uop_xcpt_ae_if      (_rpq_io_deq_bits_uop_xcpt_ae_if),
    .io_deq_bits_uop_xcpt_ma_if      (_rpq_io_deq_bits_uop_xcpt_ma_if),
    .io_deq_bits_uop_bp_debug_if     (_rpq_io_deq_bits_uop_bp_debug_if),
    .io_deq_bits_uop_bp_xcpt_if      (_rpq_io_deq_bits_uop_bp_xcpt_if),
    .io_deq_bits_uop_debug_fsrc      (_rpq_io_deq_bits_uop_debug_fsrc),
    .io_deq_bits_uop_debug_tsrc      (_rpq_io_deq_bits_uop_debug_tsrc),
    .io_deq_bits_addr                (_rpq_io_deq_bits_addr),
    .io_deq_bits_is_hella            (_rpq_io_deq_bits_is_hella),
    .io_deq_bits_sdq_id              (io_replay_bits_sdq_id),
    .io_brupdate_b1_resolve_mask     (io_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask  (io_brupdate_b1_mispredict_mask),
    .io_flush                        (io_exception),
    .io_empty                        (_rpq_io_empty)
  );	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:128:19]
  assign io_req_pri_rdy = io_req_pri_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :215:30, :216:20, :222:40]
  assign io_req_sec_rdy = io_req_sec_rdy_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :125:{47,67}, :159:37]
  assign io_idx_valid = |state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :149:25]
  assign io_idx_bits = req_addr[11:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :110:25]
  assign io_way_valid = ~(~(|state) | _io_way_valid_T_1);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :151:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign io_way_bits = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_tag_valid = |state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :149:25]
  assign io_tag_bits = req_addr[39:12];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :111:26]
  assign io_mem_acquire_valid = io_mem_acquire_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :160:26, :215:30, :222:40]
  assign io_mem_acquire_bits_param = {1'h0, _GEN[_grow_param_r_T]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:348:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  assign io_mem_acquire_bits_source = {1'h0, io_id};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:350:15]
  assign io_mem_acquire_bits_address = {req_addr[31:6], 6'h0};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:351:15]
  assign io_mem_grant_ready = io_mem_grant_ready_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :181:26, :215:30, :222:40, :233:41, :234:44]
  assign io_mem_finish_valid = io_mem_finish_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :175:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :363:44, :373:42, :374:25]
  assign io_mem_finish_bits_sink = grantack_bits_sink;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :138:21]
  assign io_refill_valid = io_refill_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :162:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :339:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_refill_bits_way_en = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_refill_bits_addr = {req_addr[11:6], refill_ctr, 4'h0};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :139:24, :340:27]
  assign io_refill_bits_data = io_lb_resp;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  assign io_meta_write_valid = io_meta_write_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :156:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40]
  assign io_meta_write_bits_idx = req_addr[11:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :110:25]
  assign io_meta_write_bits_way_en = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_meta_write_bits_data_coh_state = _GEN_8 ? 2'h0 : new_coh_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :115:24, :308:{22,40}, :311:33, :318:36]
  assign io_meta_write_bits_data_tag = req_addr[31:12];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :111:26, :297:27]
  assign io_meta_read_valid = io_meta_read_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :173:26, :215:30, :222:40, :233:41, :256:45, :294:39, :295:24]
  assign io_meta_read_bits_idx = req_addr[11:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :110:25]
  assign io_meta_read_bits_way_en = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_meta_read_bits_tag = req_addr[31:12];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :111:26, :297:27]
  assign io_wb_req_valid = io_wb_req_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :166:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36]
  assign io_wb_req_bits_tag = req_old_meta_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_wb_req_bits_idx = req_addr[11:6];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :110:25]
  assign io_wb_req_bits_param = (&req_old_meta_coh_state) | req_old_meta_coh_state == 2'h2 ? 3'h1 : req_old_meta_coh_state == 2'h1 ? 3'h2 : req_old_meta_coh_state == 2'h0 ? 3'h5 : 3'h0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, generators/rocket-chip/src/main/scala/util/Misc.scala:38:36, :56:20]
  assign io_wb_req_bits_way_en = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_commit_val = ~_GEN_2 & _io_probe_rdy_T_4 & ~(_GEN_3 | _GEN_4) & _GEN_5;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :168:26, :170:26, :215:30, :222:40, :233:41, :256:45, :279:28, :282:31, :283:5, :288:{31,69}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_commit_addr = req_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_commit_coh_state = coh_on_grant_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:38]
  assign io_lb_read_valid = io_lb_read_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :179:26, :215:30, :222:40, :233:41, :256:45]
  assign io_lb_read_bits_id = io_id;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  assign io_lb_read_bits_offset = _io_probe_rdy_T_4 ? _rpq_io_deq_bits_addr[5:4] : refill_ctr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, :139:24, :256:45, :273:{28,52}, :294:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_lb_write_valid = ~_GEN_1 & _io_probe_rdy_T_3 & io_mem_grant_bits_opcode[0] & io_mem_grant_valid;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :177:26, :215:30, :222:40, :233:41, :234:44, :236:31, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_lb_write_bits_id = io_id;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  assign io_lb_write_bits_offset = r_beats1[1:0] & ~(_r_counter1_T[1:0]);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  assign io_lb_write_bits_data = io_mem_grant_bits_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7]
  assign io_replay_valid = io_replay_valid_0;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :164:26, :215:30, :222:40, :233:41, :256:45, :294:39, :302:41, :304:41, :308:40, :318:36, :330:37, :334:41, :350:39, :351:15]
  assign io_replay_bits_uop_uopc = _rpq_io_deq_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_inst = _rpq_io_deq_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_debug_inst = _rpq_io_deq_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_rvc = _rpq_io_deq_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_debug_pc = _rpq_io_deq_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_iq_type = _rpq_io_deq_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_fu_code = _rpq_io_deq_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_br_type = _rpq_io_deq_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_op1_sel = _rpq_io_deq_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_op2_sel = _rpq_io_deq_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_imm_sel = _rpq_io_deq_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_op_fcn = _rpq_io_deq_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_fcn_dw = _rpq_io_deq_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_csr_cmd = _rpq_io_deq_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_is_load = _rpq_io_deq_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_is_sta = _rpq_io_deq_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ctrl_is_std = _rpq_io_deq_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_iw_state = _rpq_io_deq_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_iw_p1_poisoned = _rpq_io_deq_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_iw_p2_poisoned = _rpq_io_deq_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_br = _rpq_io_deq_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_jalr = _rpq_io_deq_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_jal = _rpq_io_deq_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_sfb = _rpq_io_deq_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_br_mask = _rpq_io_deq_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_br_tag = _rpq_io_deq_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ftq_idx = _rpq_io_deq_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_edge_inst = _rpq_io_deq_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_pc_lob = _rpq_io_deq_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_taken = _rpq_io_deq_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_imm_packed = _rpq_io_deq_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_csr_addr = _rpq_io_deq_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_rob_idx = _rpq_io_deq_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ldq_idx = _rpq_io_deq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_stq_idx = _rpq_io_deq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_rxq_idx = _rpq_io_deq_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_pdst = _rpq_io_deq_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs1 = _rpq_io_deq_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs2 = _rpq_io_deq_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs3 = _rpq_io_deq_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ppred = _rpq_io_deq_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs1_busy = _rpq_io_deq_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs2_busy = _rpq_io_deq_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_prs3_busy = _rpq_io_deq_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ppred_busy = _rpq_io_deq_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_stale_pdst = _rpq_io_deq_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_exception = _rpq_io_deq_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_exc_cause = _rpq_io_deq_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_bypassable = _rpq_io_deq_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_mem_cmd = _rpq_io_deq_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_mem_size = _rpq_io_deq_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_mem_signed = _rpq_io_deq_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_fence = _rpq_io_deq_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_fencei = _rpq_io_deq_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_amo = _rpq_io_deq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_uses_ldq = _rpq_io_deq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_uses_stq = _rpq_io_deq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_sys_pc2epc = _rpq_io_deq_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_is_unique = _rpq_io_deq_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_flush_on_commit = _rpq_io_deq_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ldst_is_rs1 = _rpq_io_deq_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ldst = _rpq_io_deq_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_lrs1 = _rpq_io_deq_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_lrs2 = _rpq_io_deq_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_lrs3 = _rpq_io_deq_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_ldst_val = _rpq_io_deq_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_dst_rtype = _rpq_io_deq_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_lrs1_rtype = _rpq_io_deq_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_lrs2_rtype = _rpq_io_deq_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_frs3_en = _rpq_io_deq_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_fp_val = _rpq_io_deq_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_fp_single = _rpq_io_deq_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_xcpt_pf_if = _rpq_io_deq_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_xcpt_ae_if = _rpq_io_deq_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_xcpt_ma_if = _rpq_io_deq_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_bp_debug_if = _rpq_io_deq_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_bp_xcpt_if = _rpq_io_deq_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_debug_fsrc = _rpq_io_deq_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_uop_debug_tsrc = _rpq_io_deq_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_addr = {req_addr[39:6], _rpq_io_deq_bits_addr[5:0]};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20, :128:19, :353:{31,70}]
  assign io_replay_bits_is_hella = _rpq_io_deq_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_replay_bits_way_en = req_way_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :109:20]
  assign io_resp_valid = _io_probe_rdy_T_4 & _rpq_io_deq_valid & io_lb_read_ready & io_lb_read_valid_0 & drain_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, :168:26, :179:26, :215:30, :222:40, :233:41, :256:45, :257:59, :258:60, :275:{23,43,62}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_resp_bits_uop_uopc = _rpq_io_deq_bits_uop_uopc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_inst = _rpq_io_deq_bits_uop_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_debug_inst = _rpq_io_deq_bits_uop_debug_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_rvc = _rpq_io_deq_bits_uop_is_rvc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_debug_pc = _rpq_io_deq_bits_uop_debug_pc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_iq_type = _rpq_io_deq_bits_uop_iq_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_fu_code = _rpq_io_deq_bits_uop_fu_code;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_br_type = _rpq_io_deq_bits_uop_ctrl_br_type;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_op1_sel = _rpq_io_deq_bits_uop_ctrl_op1_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_op2_sel = _rpq_io_deq_bits_uop_ctrl_op2_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_imm_sel = _rpq_io_deq_bits_uop_ctrl_imm_sel;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_op_fcn = _rpq_io_deq_bits_uop_ctrl_op_fcn;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_fcn_dw = _rpq_io_deq_bits_uop_ctrl_fcn_dw;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_csr_cmd = _rpq_io_deq_bits_uop_ctrl_csr_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_is_load = _rpq_io_deq_bits_uop_ctrl_is_load;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_is_sta = _rpq_io_deq_bits_uop_ctrl_is_sta;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ctrl_is_std = _rpq_io_deq_bits_uop_ctrl_is_std;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_iw_state = _rpq_io_deq_bits_uop_iw_state;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_iw_p1_poisoned = _rpq_io_deq_bits_uop_iw_p1_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_iw_p2_poisoned = _rpq_io_deq_bits_uop_iw_p2_poisoned;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_br = _rpq_io_deq_bits_uop_is_br;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_jalr = _rpq_io_deq_bits_uop_is_jalr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_jal = _rpq_io_deq_bits_uop_is_jal;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_sfb = _rpq_io_deq_bits_uop_is_sfb;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_br_mask = _rpq_io_deq_bits_uop_br_mask;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_br_tag = _rpq_io_deq_bits_uop_br_tag;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ftq_idx = _rpq_io_deq_bits_uop_ftq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_edge_inst = _rpq_io_deq_bits_uop_edge_inst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_pc_lob = _rpq_io_deq_bits_uop_pc_lob;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_taken = _rpq_io_deq_bits_uop_taken;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_imm_packed = _rpq_io_deq_bits_uop_imm_packed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_csr_addr = _rpq_io_deq_bits_uop_csr_addr;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_rob_idx = _rpq_io_deq_bits_uop_rob_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ldq_idx = _rpq_io_deq_bits_uop_ldq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_stq_idx = _rpq_io_deq_bits_uop_stq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_rxq_idx = _rpq_io_deq_bits_uop_rxq_idx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_pdst = _rpq_io_deq_bits_uop_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs1 = _rpq_io_deq_bits_uop_prs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs2 = _rpq_io_deq_bits_uop_prs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs3 = _rpq_io_deq_bits_uop_prs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ppred = _rpq_io_deq_bits_uop_ppred;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs1_busy = _rpq_io_deq_bits_uop_prs1_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs2_busy = _rpq_io_deq_bits_uop_prs2_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_prs3_busy = _rpq_io_deq_bits_uop_prs3_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ppred_busy = _rpq_io_deq_bits_uop_ppred_busy;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_stale_pdst = _rpq_io_deq_bits_uop_stale_pdst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_exception = _rpq_io_deq_bits_uop_exception;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_exc_cause = _rpq_io_deq_bits_uop_exc_cause;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_bypassable = _rpq_io_deq_bits_uop_bypassable;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_mem_cmd = _rpq_io_deq_bits_uop_mem_cmd;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_mem_size = _rpq_io_deq_bits_uop_mem_size;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_mem_signed = _rpq_io_deq_bits_uop_mem_signed;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_fence = _rpq_io_deq_bits_uop_is_fence;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_fencei = _rpq_io_deq_bits_uop_is_fencei;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_amo = _rpq_io_deq_bits_uop_is_amo;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_uses_ldq = _rpq_io_deq_bits_uop_uses_ldq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_uses_stq = _rpq_io_deq_bits_uop_uses_stq;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_sys_pc2epc = _rpq_io_deq_bits_uop_is_sys_pc2epc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_is_unique = _rpq_io_deq_bits_uop_is_unique;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_flush_on_commit = _rpq_io_deq_bits_uop_flush_on_commit;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ldst_is_rs1 = _rpq_io_deq_bits_uop_ldst_is_rs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ldst = _rpq_io_deq_bits_uop_ldst;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_lrs1 = _rpq_io_deq_bits_uop_lrs1;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_lrs2 = _rpq_io_deq_bits_uop_lrs2;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_lrs3 = _rpq_io_deq_bits_uop_lrs3;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_ldst_val = _rpq_io_deq_bits_uop_ldst_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_dst_rtype = _rpq_io_deq_bits_uop_dst_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_lrs1_rtype = _rpq_io_deq_bits_uop_lrs1_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_lrs2_rtype = _rpq_io_deq_bits_uop_lrs2_rtype;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_frs3_en = _rpq_io_deq_bits_uop_frs3_en;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_fp_val = _rpq_io_deq_bits_uop_fp_val;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_fp_single = _rpq_io_deq_bits_uop_fp_single;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_xcpt_pf_if = _rpq_io_deq_bits_uop_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_xcpt_ae_if = _rpq_io_deq_bits_uop_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_xcpt_ma_if = _rpq_io_deq_bits_uop_xcpt_ma_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_bp_debug_if = _rpq_io_deq_bits_uop_bp_debug_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_bp_xcpt_if = _rpq_io_deq_bits_uop_bp_xcpt_if;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_debug_fsrc = _rpq_io_deq_bits_uop_debug_fsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_uop_debug_tsrc = _rpq_io_deq_bits_uop_debug_tsrc;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_resp_bits_data = {_rpq_io_deq_bits_uop_mem_size == 2'h0 ? {56{_rpq_io_deq_bits_uop_mem_signed & io_resp_bits_data_zeroed_2[7]}} : {_rpq_io_deq_bits_uop_mem_size == 2'h1 ? {48{_rpq_io_deq_bits_uop_mem_signed & io_resp_bits_data_zeroed_1[15]}} : {_rpq_io_deq_bits_uop_mem_size == 2'h2 ? {32{_rpq_io_deq_bits_uop_mem_signed & io_resp_bits_data_zeroed[31]}} : data_word[63:32], io_resp_bits_data_zeroed[31:16]}, io_resp_bits_data_zeroed_1[15:8]}, io_resp_bits_data_zeroed_2};	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19, :264:26, generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{16,20,26,49,72,81,94}]
  assign io_resp_bits_is_hella = _rpq_io_deq_bits_is_hella;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :128:19]
  assign io_probe_rdy = ~(|meta_hazard) & (~(|state) | _io_probe_rdy_T_2 | _io_probe_rdy_T_3 | _io_probe_rdy_T_4 | _io_probe_rdy_T_8 & grantack_valid);	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:36:7, :107:22, :138:21, :145:28, :146:21, :148:{34,42,119,129,145}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
endmodule

