
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354483500                       # Number of ticks simulated
final_tick                               2261607507000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              182639883                       # Simulator instruction rate (inst/s)
host_op_rate                                182633408                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              549144260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737536                       # Number of bytes of host memory used
host_seconds                                     0.65                       # Real time elapsed on the host
sim_insts                                   117889437                       # Number of instructions simulated
sim_ops                                     117889437                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       107456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        74880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        76480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1036416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       107456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        76480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        205120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       554240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    303133996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    535133511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     59760186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    211236912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    215750522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1598720392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2923735519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    303133996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     59760186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    215750522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578644704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1563514240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1563514240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1563514240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    303133996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    535133511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     59760186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    211236912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    215750522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1598720392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4487249759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138890000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151149500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61907500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5025                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5025                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.922786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.615170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.796077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921477                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130024                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30556                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56261                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2870                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3232                       # number of writebacks
system.cpu0.dcache.writebacks::total             3232                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.240629                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612312                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334454                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163504                       # number of overall hits
system.cpu0.icache.overall_hits::total         163504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       165986                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       165986                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       165986                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       165986                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014953                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014953                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351533000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357319000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019801500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.279218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.238753                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.040465                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170388                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1005                       # number of writebacks
system.cpu1.dcache.writebacks::total             1005                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.342457                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.461631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357055500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357220000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.192151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.042663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551004500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560437500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509912500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.819439                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.611629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.207810                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335179                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956679                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8407                       # number of writebacks
system.cpu3.dcache.writebacks::total             8407                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.355467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.515709                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     16560                       # number of replacements
system.l2.tags.tagsinuse                  8001.868050                       # Cycle average of tags in use
system.l2.tags.total_refs                       25885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.563104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3856.657125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       153.303445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       346.233174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.261355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.329691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        72.661891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        36.927808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        50.273454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.274461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   868.999611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   622.729991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   177.919999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   290.749339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   512.750001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   974.796705                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.470783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.018714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.042265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.106079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.076017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.062592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.118994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976791                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    435217                       # Number of tag accesses
system.l2.tags.data_accesses                   435217                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12645                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1375                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         3076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4817                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5120                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         3076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3856                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          803                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1687                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          952                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         3076                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3856                       # number of overall hits
system.l2.overall_hits::total                   11312                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8188                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3205                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4812                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1170                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8866                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16205                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1679                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2964                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          331                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1170                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1195                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8866                       # number of overall misses
system.l2.overall_misses::total                 16205                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12722                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27517                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12722                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27517                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.807205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.846395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.871780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856217                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.399526                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.502888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.424528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.491540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.484495                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.637282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.551367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.696903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588909                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.676471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.637282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.260835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.551367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.279794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.696903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588909                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8660                       # number of writebacks
system.l2.writebacks::total                      8660                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8017                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8660                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6679                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8220                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1590656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1590736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1590736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31778                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33924                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28432                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4588                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62356                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165874                       # Number of instructions committed
system.switch_cpus0.committedOps               165874                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160067                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17156                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160067                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220693                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112835                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62620                       # number of memory refs
system.switch_cpus0.num_load_insts              34128                       # Number of load instructions
system.switch_cpus0.num_store_insts             28492                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230952.548400                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70652.451600                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234255                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765745                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95839     57.74%     59.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35088     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28772     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            165986                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522807936                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655275135.920958                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867532800.079042                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191813                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808187                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807822                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520453811.049406                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354010.950594                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644032314.412674                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879182700.587326                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636535                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363465                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56241                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1386                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          624                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       529936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       208664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1359008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2958864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16560                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            72811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.704380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62089     85.27%     85.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5476      7.52%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2399      3.29%     96.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2802      3.85%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     45      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              72811                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000709                       # Number of seconds simulated
sim_ticks                                   709138000                       # Number of ticks simulated
final_tick                               2262673165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              107512293                       # Simulator instruction rate (inst/s)
host_op_rate                                107510098                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              635358645                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742656                       # Number of bytes of host memory used
host_seconds                                     1.12                       # Real time elapsed on the host
sim_insts                                   119992059                       # Number of instructions simulated
sim_ops                                     119992059                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       113024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       199488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       187776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       297920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             826880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       113024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       187776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        311488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1730752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1730752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         4655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27043                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27043                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3068514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2075760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    159382236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    281310549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    264794723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    420115690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     12003305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     23284608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1166035384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3068514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    159382236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    264794723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     12003305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        439248778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2440642019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2440642019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2440642019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3068514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2075760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    159382236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    281310549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    264794723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    420115690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     12003305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     23284608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3606677403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       177                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      74     41.81%     41.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     25     14.12%     55.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.56%     56.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                     77     43.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 177                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       74     42.53%     42.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      25     14.37%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.57%     57.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      74     42.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  174                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               903038000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1875000      0.20%     98.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     98.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               10832500      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           915910000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.961039                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983051                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  127     84.11%     84.11% # number of callpals executed
system.cpu0.kern.callpal::rti                      24     15.89%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   151                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               26                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          440.935869                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   440.935869                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.861203                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.861203                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            20519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           20519                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6270                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          144                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9812                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           54                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           25                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5093                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.468354                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            67297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           67297                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        33530                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          33530                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        33530                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           33530                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        33530                       # number of overall hits
system.cpu0.icache.overall_hits::total          33530                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        33609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        33609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        33609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        33609                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       656                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               215688500     94.57%     94.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.07%     94.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      5.35%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           228064500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65245500     47.21%     47.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            72958500     52.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5198                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.752464                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              95162                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.307426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.752464                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           205918                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          205918                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        54152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          54152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        39759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         39759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        93911                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           93911                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        93911                       # number of overall hits
system.cpu1.dcache.overall_hits::total          93911                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3003                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2178                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5181                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5181                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3291                       # number of writebacks
system.cpu1.dcache.writebacks::total             3291                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2709                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.979058                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             442728                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2709                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           163.428571                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.102529                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.876528                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           555463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          555463                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       273665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         273665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       273665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          273665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       273665                       # number of overall hits
system.cpu1.icache.overall_hits::total         273665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2711                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2711                       # number of overall misses
system.cpu1.icache.overall_misses::total         2711                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       276376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       276376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       276376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       276376                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009809                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009809                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2709                       # number of writebacks
system.cpu1.icache.writebacks::total             2709                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4271                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     955     38.96%     38.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.73%     39.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1477     60.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2451                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      954     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     953     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1926                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               746299000     81.47%     81.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168352000     18.38%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           916050000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645227                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.785802                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.14%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  157      5.40%      5.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.21%      5.74% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2243     77.11%     82.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                     87      2.99%     85.84% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     85.87% # number of callpals executed
system.cpu2.kern.callpal::rti                     189      6.50%     92.37% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      1.03%     93.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     93.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      6.50%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2909                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              345                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.486957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.655642                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1646351000     97.15%     97.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            48253000      2.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     157                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14106                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          475.878472                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             286104                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14106                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.282433                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    47.559454                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   428.319018                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.092890                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.836561                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.929450                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           642354                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          642354                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179226                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179226                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       112119                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        112119                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4224                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4224                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       291345                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          291345                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       291345                       # number of overall hits
system.cpu2.dcache.overall_hits::total         291345                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9725                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4323                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4323                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          462                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          462                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           45                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14048                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14048                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14048                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14048                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037126                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.046000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.046000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046000                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8004                       # number of writebacks
system.cpu2.dcache.writebacks::total             8004                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22724                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1010897                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22724                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.485874                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    89.972643                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   422.027357                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.175728                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.824272                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2050058                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2050058                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       990943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         990943                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       990943                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          990943                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       990943                       # number of overall hits
system.cpu2.icache.overall_hits::total         990943                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22724                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22724                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22724                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22724                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22724                       # number of overall misses
system.cpu2.icache.overall_misses::total        22724                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022418                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022418                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22724                       # number of writebacks
system.cpu2.icache.writebacks::total            22724                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        62                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               430817500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.08%     99.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           434834500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              515                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          420.219490                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3366                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              515                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.535922                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   420.219490                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.820741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.820741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            14024                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           14024                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2941                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2941                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5966                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5966                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5966                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          636                       # number of overall misses
system.cpu3.dcache.overall_misses::total          636                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          317                       # number of writebacks
system.cpu3.dcache.writebacks::total              317                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58364                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.776915                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38405                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38405                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17851                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17851                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17851                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17851                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17851                       # number of overall hits
system.cpu3.icache.overall_hits::total          17851                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18752                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18752                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18752                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048048                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048048                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  380                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 380                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20389                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279997                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     12917                       # number of replacements
system.l2.tags.tagsinuse                  8017.081809                       # Cycle average of tags in use
system.l2.tags.total_refs                       17534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12917                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.357436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3504.470837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        18.347113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        17.602688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         8.246140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         5.482691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        20.422377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        23.860045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        23.193691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         5.466949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    18.792753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    11.452408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   989.653159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   825.803315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1405.235423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   959.731013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   113.116153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    66.205054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.427792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.120807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.100806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.171538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.117155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.008082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971436                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    639471                       # Number of tag accesses
system.l2.tags.data_accesses                   639471                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11627                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15331                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1682                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        19790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21548                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         7981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9641                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           45                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           20                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1705                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        19790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         9326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          272                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32871                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           45                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           20                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          945                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1705                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        19790                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         9326                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          768                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          272                       # number of overall hits
system.l2.overall_hits::total                   32871                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4811                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4867                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3264                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4675                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          259                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12942                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           23                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1766                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3118                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2934                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4675                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          133                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          259                       # number of overall misses
system.l2.overall_misses::total                 12942                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15331                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               47                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        22724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        22724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45813                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        22724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45813                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.680000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.808511                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.852451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.678998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.860825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.740952                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.430380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.651420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.129115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.147614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.184251                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.487509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.186525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.272997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.252925                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.430380                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.534884                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.651420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.646486                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.129115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.333905                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.147614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.487759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282496                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.430380                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.534884                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.651420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.646486                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.129115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.333905                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.147614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.487759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282496                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7075                       # number of writebacks
system.l2.writebacks::total                      7075                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp               8511                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27043                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              213                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             86                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              75                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4870                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8177                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19968                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        40046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 100042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1279680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1281357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2562253                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             66324                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   66324    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               66324                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                6603                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               3843                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               10446                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3653                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3653                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1832153                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              33609                       # Number of instructions committed
system.switch_cpus0.committedOps                33609                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        32298                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               3072                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2332                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               32298                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads        41009                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        24916                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                10497                       # number of memory refs
system.switch_cpus0.num_load_insts               6653                       # Number of load instructions
system.switch_cpus0.num_store_insts              3844                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1788738.904684                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      43414.095316                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.023696                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.976304                       # Percentage of idle cycles
system.switch_cpus0.Branches                     5833                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          153      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            21443     63.80%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              25      0.07%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            7204     21.43%     85.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3844     11.44%     97.20% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess           940      2.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             33609                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               57652                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           31213                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              42542                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18404                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              100194                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           49617                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             149769                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         149890                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  455683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             276219                       # Number of instructions committed
system.switch_cpus1.committedOps               276219                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       267213                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               7195                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        29569                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              267213                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       366045                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       191772                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               100525                       # number of memory refs
system.switch_cpus1.num_load_insts              57911                       # Number of load instructions
system.switch_cpus1.num_store_insts             42614                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      366846.605257                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      88836.394743                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.194952                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.805048                       # Percentage of idle cycles
system.switch_cpus1.Branches                    38921                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5181      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           165310     59.81%     61.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.06%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           58908     21.31%     83.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          42895     15.52%     98.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3873      1.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            276376                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              191918                       # DTB read hits
system.switch_cpus2.dtb.read_misses               705                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           15783                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             120728                       # DTB write hits
system.switch_cpus2.dtb.write_misses              153                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9983                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              312646                       # DTB hits
system.switch_cpus2.dtb.data_misses               858                       # DTB misses
system.switch_cpus2.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           25766                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             132304                       # ITB hits
system.switch_cpus2.itb.fetch_misses              463                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         132767                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1832239                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1012787                       # Number of instructions committed
system.switch_cpus2.committedOps              1012787                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       974765                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34115                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       103190                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              974765                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2703                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1325700                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       736526                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1170                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1188                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               315524                       # number of memory refs
system.switch_cpus2.num_load_insts             194156                       # Number of load instructions
system.switch_cpus2.num_store_insts            121368                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      522180.660130                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1310058.339870                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.715004                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.284996                       # Percentage of idle cycles
system.switch_cpus2.Branches                   147800                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        15740      1.55%      1.55% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           647067     63.83%     65.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2253      0.22%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            483      0.05%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          202012     19.93%     85.59% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         121784     12.01%     97.60% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         24310      2.40%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1013667                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3452                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3245                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6697                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                784                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            784                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  869674                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18750                       # Number of instructions committed
system.switch_cpus3.committedOps                18750                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18165                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                810                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1882                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18165                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        25089                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12597                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6727                       # number of memory refs
system.switch_cpus3.num_load_insts               3471                       # Number of load instructions
system.switch_cpus3.num_store_insts              3256                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      858178.509380                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11495.490620                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013218                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986782                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2898                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          207      1.10%      1.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11385     60.71%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3566     19.02%     81.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3261     17.39%     98.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           284      1.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18752                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        93304                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        20547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            757                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          175                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             40506                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               421                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             200                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        58225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        41283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         6110                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       303424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       545232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2272064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1435899                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        59748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4718733                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           52945                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           147004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333474                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.752225                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116159     79.02%     79.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19727     13.42%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4076      2.77%     95.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7025      4.78%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     17      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             147004                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.399368                       # Number of seconds simulated
sim_ticks                                399367851500                       # Number of ticks simulated
final_tick                               2662041016500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1516743                       # Simulator instruction rate (inst/s)
host_op_rate                                  1516743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              273674938                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743680                       # Number of bytes of host memory used
host_seconds                                  1459.28                       # Real time elapsed on the host
sim_insts                                  2213350283                       # Number of instructions simulated
sim_ops                                    2213350283                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      4143232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    193317632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      3471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    195893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1850368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    108222656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      7968960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    293163072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          808031360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      4143232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      3471936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1850368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      7968960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17434496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26032576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26032576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        64738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3020588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        54249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3060836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        28912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1690979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       124515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      4580673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12625490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        406759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             406759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     10374476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    484059073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      8693579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    490508946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4633242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    270984897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     19953935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    734067780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2023275927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     10374476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      8693579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4633242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     19953935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43655231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        65184456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65184456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        65184456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     10374476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    484059073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      8693579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    490508946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4633242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    270984897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     19953935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    734067780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2088460383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   15618                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    640886                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  103900     43.08%     43.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     85      0.04%     43.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    409      0.17%     43.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  15487      6.42%     49.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 121314     50.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              241195                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   103900     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      85      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     409      0.20%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   15487      7.44%     57.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   88412     42.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               208293                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            364700270000     91.53%     91.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6375000      0.00%     91.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20041000      0.01%     91.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1735138000      0.44%     91.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            31999035500      8.03%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        398460859500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.728786                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.863588                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                12828      4.32%      4.32% # number of callpals executed
system.cpu0.kern.callpal::swpctx                30964     10.44%     14.76% # number of callpals executed
system.cpu0.kern.callpal::swpipl               183919     62.00%     76.76% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2311      0.78%     77.54% # number of callpals executed
system.cpu0.kern.callpal::rti                   41295     13.92%     91.46% # number of callpals executed
system.cpu0.kern.callpal::callsys               25312      8.53%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 17      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                296646                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            72257                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              25537                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              25537                      
system.cpu0.kern.mode_good::user                25537                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.353419                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.522261                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      183021012000     45.95%     45.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        215312596000     54.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   30964                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5359456                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.885061                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          140879224                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5359456                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.286105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.885061                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978291                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978291                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        301470618                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       301470618                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    119088597                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      119088597                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21717648                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21717648                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       146405                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       146405                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        99746                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        99746                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    140806245                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140806245                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    140806245                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140806245                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5726289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5726289                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       650729                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       650729                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       122182                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       122182                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       157924                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       157924                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6377018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6377018                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6377018                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6377018                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    124814886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    124814886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     22368377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     22368377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       268587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       268587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       257670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       257670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    147183263                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    147183263                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    147183263                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    147183263                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045878                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045878                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029091                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029091                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.454907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.612892                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.612892                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043327                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043327                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.043327                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043327                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       434696                       # number of writebacks
system.cpu0.dcache.writebacks::total           434696                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1025405                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          388281608                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1025405                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           378.661707                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1033583057                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1033583057                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    515253421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      515253421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    515253421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       515253421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    515253421                       # number of overall hits
system.cpu0.icache.overall_hits::total      515253421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1025405                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1025405                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1025405                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1025405                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1025405                       # number of overall misses
system.cpu0.icache.overall_misses::total      1025405                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    516278826                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    516278826                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    516278826                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    516278826                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    516278826                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    516278826                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001986                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001986                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001986                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001986                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001986                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1025405                       # number of writebacks
system.cpu0.icache.writebacks::total          1025405                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   15697                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    633794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  104436     43.19%     43.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    411      0.17%     43.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  15567      6.44%     49.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 121387     50.20%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              241801                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   104436     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     411      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   15567      7.44%     57.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   88871     42.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               209285                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            365326155500     91.57%     91.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               20072000      0.01%     91.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1744098000      0.44%     92.02% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            31851411500      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        398941737000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.732129                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.865526                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                12999      4.37%      4.37% # number of callpals executed
system.cpu1.kern.callpal::swpctx                31193     10.48%     14.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl               184345     61.92%     76.76% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1948      0.65%     77.42% # number of callpals executed
system.cpu1.kern.callpal::rti                   41480     13.93%     91.35% # number of callpals executed
system.cpu1.kern.callpal::callsys               25503      8.57%     99.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique                252      0.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                297720                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            41384                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              25732                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              31289                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              41292                      
system.cpu1.kern.mode_good::user                25732                      
system.cpu1.kern.mode_good::idle                15560                      
system.cpu1.kern.mode_switch_good::kernel     0.997777                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.497299                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.839226                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       36230760000      9.10%      9.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        221531672500     55.67%     64.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        140204502000     35.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   31193                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5453161                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.208051                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          143843598                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5453161                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.378021                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.208051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.976969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        308970473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       308970473                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    122001581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      122001581                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     21868731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      21868731                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       146447                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       146447                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       113532                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       113532                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    143870312                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       143870312                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    143870312                       # number of overall hits
system.cpu1.dcache.overall_hits::total      143870312                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      6018954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6018954                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       883674                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       883674                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       122388                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       122388                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       144682                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       144682                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      6902628                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6902628                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      6902628                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6902628                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    128020535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    128020535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     22752405                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22752405                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       268835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       268835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       258214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       258214                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    150772940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    150772940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    150772940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    150772940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.047016                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047016                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.038839                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038839                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.455253                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.455253                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.560318                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.560318                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045782                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       389805                       # number of writebacks
system.cpu1.dcache.writebacks::total           389805                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1015253                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          402554968                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1015253                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           396.507046                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1058114635                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1058114635                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    527534438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      527534438                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    527534438                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       527534438                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    527534438                       # number of overall hits
system.cpu1.icache.overall_hits::total      527534438                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1015253                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1015253                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1015253                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1015253                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1015253                       # number of overall misses
system.cpu1.icache.overall_misses::total      1015253                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    528549691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    528549691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    528549691                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    528549691                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    528549691                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    528549691                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001921                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001921                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001921                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001921                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001921                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1015253                       # number of writebacks
system.cpu1.icache.writebacks::total          1015253                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    7551                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    329167                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   50522     42.41%     42.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.01%     42.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    409      0.34%     42.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   7274      6.11%     48.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  60924     51.14%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              119138                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    50522     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.01%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     409      0.40%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    7274      7.17%     57.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   43258     42.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               101472                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            384042897500     96.16%     96.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 643500      0.00%     96.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               20041000      0.01%     96.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              814760500      0.20%     96.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            14489213500      3.63%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        399367556000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.710032                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.851718                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.26%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         2     10.53%     15.79% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      5.26%     21.05% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      5.26%     26.32% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      5.26%     31.58% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     42.11%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      5.26%     78.95% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     21.05%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    19                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 7405      4.96%      4.96% # number of callpals executed
system.cpu2.kern.callpal::swpctx                14566      9.75%     14.71% # number of callpals executed
system.cpu2.kern.callpal::swpipl                91813     61.48%     76.19% # number of callpals executed
system.cpu2.kern.callpal::rdps                    880      0.59%     76.78% # number of callpals executed
system.cpu2.kern.callpal::rti                   19638     13.15%     89.93% # number of callpals executed
system.cpu2.kern.callpal::callsys               11844      7.93%     97.86% # number of callpals executed
system.cpu2.kern.callpal::rdunique               3196      2.14%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                149342                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            34204                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              12082                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              12082                      
system.cpu2.kern.mode_good::user                12082                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.353234                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.522059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      273276612500     68.43%     68.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        126090943500     31.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   14566                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2922426                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          480.685706                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80585498                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2922426                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.574863                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   480.685706                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.938839                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.938839                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        170889267                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       170889267                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     67034374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67034374                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13202180                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13202180                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        73935                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        73935                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        54085                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        54085                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     80236554                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        80236554                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     80236554                       # number of overall hits
system.cpu2.dcache.overall_hits::total       80236554                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3044741                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3044741                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       287749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       287749                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        59476                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        59476                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        76589                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        76589                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3332490                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3332490                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3332490                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3332490                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     70079115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70079115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13489929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13489929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       133411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       133411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       130674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       130674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     83569044                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     83569044                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     83569044                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     83569044                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.021331                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021331                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.445810                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.445810                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.586107                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.586107                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039877                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039877                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039877                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039877                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       200814                       # number of writebacks
system.cpu2.dcache.writebacks::total           200814                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           492640                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          291210253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           492640                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           591.121819                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        583866274                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       583866274                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    291194177                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      291194177                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    291194177                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       291194177                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    291194177                       # number of overall hits
system.cpu2.icache.overall_hits::total      291194177                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       492640                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       492640                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       492640                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        492640                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       492640                       # number of overall misses
system.cpu2.icache.overall_misses::total       492640                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    291686817                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    291686817                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    291686817                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    291686817                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    291686817                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    291686817                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001689                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001689                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001689                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001689                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001689                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001689                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       492640                       # number of writebacks
system.cpu2.icache.writebacks::total           492640                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   12827                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    897494                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  130168     41.94%     41.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    409      0.13%     42.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  13366      4.31%     46.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 166397     53.62%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              310340                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   130168     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     409      0.16%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   13366      5.12%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  117347     44.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               261290                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            362007223000     90.66%     90.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               20041000      0.01%     90.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1486797500      0.37%     91.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            35796905000      8.96%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        399310966500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.705223                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.841948                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         5    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                18454      4.74%      4.74% # number of callpals executed
system.cpu3.kern.callpal::swpctx                35177      9.04%     13.79% # number of callpals executed
system.cpu3.kern.callpal::swpipl               246279     63.31%     77.09% # number of callpals executed
system.cpu3.kern.callpal::rdps                    823      0.21%     77.30% # number of callpals executed
system.cpu3.kern.callpal::rti                   50289     12.93%     90.23% # number of callpals executed
system.cpu3.kern.callpal::callsys               36509      9.38%     99.61% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1499      0.39%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                389030                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            85466                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              37394                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              37394                      
system.cpu3.kern.mode_good::user                37394                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.437531                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.608725                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       70109992500     17.54%     17.54% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        329700866000     82.46%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   35177                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          8157923                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.862245                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          199132737                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8157923                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.409735                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.862245                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.986059                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986059                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        439875390                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       439875390                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    174389748                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      174389748                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     30377555                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      30377555                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       201374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       201374                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       158720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       158720                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    204767303                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       204767303                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    204767303                       # number of overall hits
system.cpu3.dcache.overall_hits::total      204767303                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      8761433                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8761433                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1156592                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1156592                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       130283                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       130283                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       163393                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       163393                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      9918025                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9918025                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      9918025                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9918025                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    183151181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    183151181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     31534147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31534147                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       331657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       331657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       322113                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       322113                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    214685328                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    214685328                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    214685328                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    214685328                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047837                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047837                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036677                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036677                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.392825                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392825                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.507254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.507254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.046198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.046198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046198                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       717805                       # number of writebacks
system.cpu3.dcache.writebacks::total           717805                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1306727                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          701881836                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1306727                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           537.129665                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1517622383                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1517622383                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    756851101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      756851101                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    756851101                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       756851101                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    756851101                       # number of overall hits
system.cpu3.icache.overall_hits::total      756851101                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1306727                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1306727                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1306727                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1306727                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1306727                       # number of overall misses
system.cpu3.icache.overall_misses::total      1306727                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    758157828                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    758157828                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    758157828                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    758157828                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    758157828                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    758157828                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001724                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001724                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001724                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001724                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001724                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001724                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1306727                       # number of writebacks
system.cpu3.icache.writebacks::total          1306727                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  620                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 620                       # Transaction distribution
system.iobus.trans_dist::WriteReq              107241                       # Transaction distribution
system.iobus.trans_dist::WriteResp             107241                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       210240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       212244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  215722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       840960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          429                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       842696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   953376                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  12705981                       # number of replacements
system.l2.tags.tagsinuse                  8160.637745                       # Cycle average of tags in use
system.l2.tags.total_refs                    32008480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12705981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.519166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      252.970278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.073157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.255808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.021391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.037113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.099999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.221050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.185004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.017691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    34.369177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1892.460128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    33.128574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1936.402564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    21.982494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   759.040464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    58.276916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3171.095937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.231013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.236377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.092656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.387097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996172                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987915                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 385174120                       # Number of tag accesses
system.l2.tags.data_accesses                385174120                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1743120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1743120                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       562951                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           562951                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         9706                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         4860                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         5350                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        15844                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35760                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         3035                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         1823                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1839                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               8883                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       108097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       129291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        50903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       198945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                487236                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       960667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       961004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       463728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1182212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3567611                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2151203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2216632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1149880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      3254928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8772643                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       960667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2259300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       961004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2345923                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       463728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1200783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1182212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3453873                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12827490                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       960667                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2259300                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       961004                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2345923                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       463728                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1200783                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1182212                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3453873                       # number of overall hits
system.l2.overall_hits::total                12827490                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       107325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       102997                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        53829                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       119420                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             383571                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        14394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         9776                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         7291                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        16572                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            48033                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        47046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        51558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        45219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        59046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              202869                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        64738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        54249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        28912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       124515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           272414                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      2973652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      3010027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1646000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      4521927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12151606                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        64738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3020698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        54249                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3061585                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        28912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1691219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       124515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      4580973                       # number of demand (read+write) misses
system.l2.demand_misses::total               12626889                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        64738                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3020698                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        54249                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3061585                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        28912                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1691219                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       124515                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      4580973                       # number of overall misses
system.l2.overall_misses::total              12626889                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1743120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1743120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       562951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       562951                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       117031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       107857                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        59179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       135264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           419331                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        17429                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        11599                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         9130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        18758                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          56916                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       155143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       180849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        96122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       257991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            690105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1025405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1015253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       492640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1306727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3840025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      5124855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      5226659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2795880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      7776855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20924249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1025405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5279998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1015253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5407508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       492640                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2892002                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1306727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      8034846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25454379                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1025405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5279998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1015253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5407508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       492640                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2892002                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1306727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      8034846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25454379                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.917065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.954940                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.909596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.882866                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.914721                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.825865                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.842831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.798576                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.883463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.843928                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.303243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.285089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.470433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.228868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293968                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.063134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.053434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.058688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.095288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.070941                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.580241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.575899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.588723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.581460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.580743                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.063134                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.572102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.053434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.566173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.058688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.584792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.095288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.570138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496060                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.063134                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.572102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.053434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.566173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.058688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.584792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.095288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.570138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496060                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               405031                       # number of writebacks
system.l2.writebacks::total                    405031                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 609                       # Transaction distribution
system.membus.trans_dist::ReadResp           12424640                       # Transaction distribution
system.membus.trans_dist::WriteReq             105513                       # Transaction distribution
system.membus.trans_dist::WriteResp            105513                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       406759                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12011368                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          2087849                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         533705                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          432999                       # Transaction distribution
system.membus.trans_dist::ReadExReq            367899                       # Transaction distribution
system.membus.trans_dist::ReadExResp           201474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12424031                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1728                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       212244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40888365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41100609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41105815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       842696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    833953600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    834796296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               834907592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          27939472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27939472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27939472                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           124889207                       # DTB read hits
system.switch_cpus0.dtb.read_misses            323016                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       106705922                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22574907                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5224                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       11983543                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           147464114                       # DTB hits
system.switch_cpus0.dtb.data_misses            328240                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       118689465                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          435677526                       # ITB hits
system.switch_cpus0.itb.fetch_misses               19                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      435677545                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               796937005                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          515950586                       # Number of instructions committed
system.switch_cpus0.committedOps            515950586                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    354304962                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     223098672                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3288483                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     35819510                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           354304962                       # number of integer instructions
system.switch_cpus0.num_fp_insts            223098672                       # number of float instructions
system.switch_cpus0.num_int_register_reads    664476651                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    204299615                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    266935892                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    219189893                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            148108747                       # number of memory refs
system.switch_cpus0.num_load_insts          125407000                       # Number of load instructions
system.switch_cpus0.num_store_insts          22701747                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      281836366.368698                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      515100638.631302                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.646351                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.353649                       # Percentage of idle cycles
system.switch_cpus0.Branches                 42707803                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     24150385      4.68%      4.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        205169194     39.74%     44.42% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          202764      0.04%     44.46% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     44.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       89257908     17.29%     61.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1305714      0.25%     62.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7545      0.00%     62.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      42600714      8.25%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2512      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       125857257     24.38%     94.63% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       22744738      4.41%     99.04% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       4980095      0.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         516278826                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           128094535                       # DTB read hits
system.switch_cpus1.dtb.read_misses            315044                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       109891818                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           22958642                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5034                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       12353895                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           151053177                       # DTB hits
system.switch_cpus1.dtb.data_misses            320078                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       122245713                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          448133205                       # ITB hits
system.switch_cpus1.itb.fetch_misses               20                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      448133225                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               797899171                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          528229613                       # Number of instructions committed
system.switch_cpus1.committedOps            528229613                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    361499426                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     230332124                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3279349                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     36490030                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           361499426                       # number of integer instructions
system.switch_cpus1.num_fp_insts            230332124                       # number of float instructions
system.switch_cpus1.num_int_register_reads    680179287                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    207504977                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    275637041                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    226370360                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            151690644                       # number of memory refs
system.switch_cpus1.num_load_insts          128604414                       # Number of load instructions
system.switch_cpus1.num_store_insts          23086230                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      269918701.326609                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      527980469.673391                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.661713                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.338287                       # Percentage of idle cycles
system.switch_cpus1.Branches                 43410220                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     24829525      4.70%      4.70% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        208890780     39.52%     44.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          199030      0.04%     44.26% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     44.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       92159564     17.44%     61.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1347424      0.25%     61.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           7551      0.00%     61.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      44025260      8.33%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           2514      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     70.28% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       129053531     24.42%     94.70% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23129008      4.38%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4905504      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         528549691                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            70115755                       # DTB read hits
system.switch_cpus2.dtb.read_misses            168996                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        62154983                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13596705                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2996                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        8436357                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            83712460                       # DTB hits
system.switch_cpus2.dtb.data_misses            171992                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        70591340                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          254640977                       # ITB hits
system.switch_cpus2.itb.fetch_misses              146                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      254641123                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               798743254                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          291514825                       # Number of instructions committed
system.switch_cpus2.committedOps            291514825                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    199803225                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     125128100                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2388415                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     18978810                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           199803225                       # number of integer instructions
system.switch_cpus2.num_fp_insts            125128100                       # number of float instructions
system.switch_cpus2.num_int_register_reads    374102954                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    115774665                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    149550987                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    122634032                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             84040102                       # number of memory refs
system.switch_cpus2.num_load_insts           70381620                       # Number of load instructions
system.switch_cpus2.num_store_insts          13658482                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      507061083.841884                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      291682170.158116                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.365176                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.634824                       # Percentage of idle cycles
system.switch_cpus2.Branches                 23333116                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     14820010      5.08%      5.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        115243599     39.51%     44.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          230664      0.08%     44.67% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     44.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       49830536     17.08%     61.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         728346      0.25%     62.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           5049      0.00%     62.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      23986835      8.22%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5479      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        70608418     24.21%     94.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13680869      4.69%     99.13% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2547012      0.87%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         291686817                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           183244366                       # DTB read hits
system.switch_cpus3.dtb.read_misses            487608                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       163378497                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           31801046                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7020                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       18974933                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           215045412                       # DTB hits
system.switch_cpus3.dtb.data_misses            494628                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       182353430                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          665390488                       # ITB hits
system.switch_cpus3.itb.fetch_misses               64                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      665390552                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               798634820                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          757663200                       # Number of instructions committed
system.switch_cpus3.committedOps            757663200                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    510817618                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     340597396                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4227661                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     49907931                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           510817618                       # number of integer instructions
system.switch_cpus3.num_fp_insts            340597396                       # number of float instructions
system.switch_cpus3.num_int_register_reads    973958305                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    289600648                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    407920300                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    334987803                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            215916269                       # number of memory refs
system.switch_cpus3.num_load_insts          183970446                       # Number of load instructions
system.switch_cpus3.num_store_insts          31945823                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      40585511.268089                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      758049308.731911                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.949181                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.050819                       # Percentage of idle cycles
system.switch_cpus3.Branches                 59176648                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     37171115      4.90%      4.90% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        293266658     38.68%     43.58% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          292728      0.04%     43.62% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     43.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      136514421     18.01%     61.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        1993613      0.26%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          61582      0.01%     61.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      65208397      8.60%     70.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          40992      0.01%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       184528822     24.34%     94.85% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       32009144      4.22%     99.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7070356      0.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         758157828                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     57080094                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     25464048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     11185074                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         469008                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       277618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       191390                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27826380                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            105513                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           105513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1743120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       562951                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18196513                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         2122214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        542588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2664802                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           856530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          856530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3840025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23985746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2177878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18231998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2148915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     19345686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1053298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9613966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2862910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     27974383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83409034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     73758272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    415353372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     72554368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    432891000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     35882112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    219245924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     99595712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    634817744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1984098504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12709459                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         69895675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.790135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53328173     76.30%     76.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9752216     13.95%     90.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3603240      5.16%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3102652      4.44%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 109394      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69895675                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000440                       # Number of seconds simulated
sim_ticks                                   439555000                       # Number of ticks simulated
final_tick                               2662480571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2272932432                       # Simulator instruction rate (inst/s)
host_op_rate                               2272824141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              451140670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 743680                       # Number of bytes of host memory used
host_seconds                                     0.97                       # Real time elapsed on the host
sim_insts                                  2214404733                       # Number of instructions simulated
sim_ops                                    2214404733                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        80576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       546112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       250560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        80576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       119936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        226304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       308672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          308672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    183312668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1242420175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3785647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2184027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    272857777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    570031054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     54891879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    176032578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2505515806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    183312668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3785647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    272857777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     54891879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        514847971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       702237490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            702237490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       702237490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    183312668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1242420175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3785647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2184027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    272857777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    570031054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     54891879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    176032578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3207753296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1910                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     544     45.45%     45.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.69%     53.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.08%     53.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     53.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    559     46.70%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1197                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      542     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      7.82%     53.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.08%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     541     45.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1177                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1287706500     95.63%     95.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.51%     96.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     96.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     96.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51749000      3.84%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1346516500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996324                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.967800                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983292                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.25%      0.25% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      4.48%      4.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  910     76.99%     81.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.42%     82.15% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.08%     82.23% # number of callpals executed
system.cpu0.kern.callpal::rti                     193     16.33%     98.56% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.27%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1182                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.391837                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.564327                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2337793000     96.87%     96.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      3.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12632                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          472.296436                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1000423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13144                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            76.112523                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.296436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.922454                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           432966                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          432966                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       100118                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         100118                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        93434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         93434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1827                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1827                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       193552                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          193552                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       193552                       # number of overall hits
system.cpu0.dcache.overall_hits::total         193552                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5781                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5781                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6921                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6921                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          178                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           33                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12702                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12702                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12702                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       105899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       105899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       206254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       206254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       206254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       206254                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.054590                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054590                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.068965                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.068965                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.090770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.017742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.061584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.061584                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061584                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8243                       # number of writebacks
system.cpu0.dcache.writebacks::total             8243                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4465                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.896252                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127628713                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4976                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         25648.857114                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.896252                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1162000                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1162000                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       574301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         574301                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       574301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          574301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       574301                       # number of overall hits
system.cpu0.icache.overall_hits::total         574301                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4466                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4466                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4466                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4466                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4466                       # number of overall misses
system.cpu0.icache.overall_misses::total         4466                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       578767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       578767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       578767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       578767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       578767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       578767                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007716                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007716                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4465                       # number of writebacks
system.cpu0.icache.writebacks::total             4465                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        31                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      10     34.48%     34.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      3.45%     37.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      3.45%     41.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     17     58.62%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  29                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       10     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      4.76%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      4.76%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       9     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   21                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1141710000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 720500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1142644000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.529412                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   25     86.21%     86.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      6.90%     93.10% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      6.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    29                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               35                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          418.231265                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1083744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2474.301370                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   418.231265                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.816858                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.816858                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1749                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1749                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          494                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            494                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           283                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            7                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            6                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          777                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             777                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          777                       # number of overall hits
system.cpu1.dcache.overall_hits::total            777                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           37                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           11                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            7                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           48                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           48                       # number of overall misses
system.cpu1.dcache.overall_misses::total           48                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          825                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          825                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          825                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.069680                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.069680                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.037415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037415                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.461538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.461538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.058182                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.058182                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.058182                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.058182                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu1.dcache.writebacks::total                8                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               53                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          125049337                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              565                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         221326.260177                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             5245                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            5245                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         2543                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2543                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         2543                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2543                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         2543                       # number of overall hits
system.cpu1.icache.overall_hits::total           2543                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         2596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         2596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         2596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.020416                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020416                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.020416                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020416                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.020416                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020416                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           53                       # number of writebacks
system.cpu1.icache.writebacks::total               53                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1253                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     317     45.61%     45.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.14%     45.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.14%     45.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    376     54.10%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 695                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      317     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.16%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.16%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     316     49.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  635                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               206411500     87.61%     87.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.02%     87.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.07%     87.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               28982500     12.30%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           235607500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.840426                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.913669                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   16      2.09%      2.22% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.26%      2.48% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  659     85.92%     88.40% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.26%     88.66% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.13%     88.79% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      4.43%     93.22% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      2.35%     95.57% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.65%     96.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      3.78%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   767                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               51                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.783133                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         119207500     72.03%     72.03% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            46292000     27.97%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             7226                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.886118                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             142075                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7723                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.396349                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.886118                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.984153                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984153                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           219071                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          219071                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        57406                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          57406                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        39163                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         39163                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          909                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1055                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1055                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        96569                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           96569                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        96569                       # number of overall hits
system.cpu2.dcache.overall_hits::total          96569                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         4715                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4715                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2435                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7150                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7150                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7150                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7150                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        62121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        62121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        41598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        41598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       103719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       103719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       103719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       103719                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.075900                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.075900                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058536                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058536                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.165289                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.165289                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.028545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.028545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.068936                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.068936                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.068936                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.068936                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3909                       # number of writebacks
system.cpu2.dcache.writebacks::total             3909                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4757                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.891694                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             342204                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5269                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            64.946669                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.891694                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999788                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999788                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           670484                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          670484                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       328099                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         328099                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       328099                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          328099                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       328099                       # number of overall hits
system.cpu2.icache.overall_hits::total         328099                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4762                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4762                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4762                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4762                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4762                       # number of overall misses
system.cpu2.icache.overall_misses::total         4762                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       332861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       332861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       332861                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       332861                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       332861                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       332861                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.014306                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014306                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.014306                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014306                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.014306                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014306                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4757                       # number of writebacks
system.cpu2.icache.writebacks::total             4757                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       837                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     114     45.78%     45.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.40%     46.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.20%     47.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      114     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.43%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.30%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               765456000     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.05%     99.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                7600500      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           773457000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     17.90%     18.21% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.54%     19.75% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  176     54.32%     74.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.93%     75.00% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     21.60%     96.60% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.78%     99.38% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   324                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         743164000     98.91%     98.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2157                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          405.407557                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7050536                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2467                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2857.939197                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   405.407557                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.791812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.791812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            81687                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           81687                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23187                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23187                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13192                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13192                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          486                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          510                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          510                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36379                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36379                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36379                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36379                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1571                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1571                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          693                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          693                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           47                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           21                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2264                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2264                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2264                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2264                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38643                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38643                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38643                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38643                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.063454                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.063454                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.049910                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049910                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.088180                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.088180                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.039548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.058588                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058588                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.058588                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058588                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1112                       # number of writebacks
system.cpu3.dcache.writebacks::total             1112                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1415                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           55118791                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1927                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         28603.420343                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           284111                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          284111                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139933                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139933                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139933                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139933                       # number of overall hits
system.cpu3.icache.overall_hits::total         139933                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1415                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1415                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1415                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1415                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1415                       # number of overall misses
system.cpu3.icache.overall_misses::total         1415                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141348                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141348                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141348                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141348                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141348                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141348                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010011                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1415                       # number of writebacks
system.cpu3.icache.writebacks::total             1415                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                386                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2324                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17451                       # number of replacements
system.l2.tags.tagsinuse                  8047.670366                       # Cycle average of tags in use
system.l2.tags.total_refs                      302120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.937727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2251.940322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   460.404763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   826.978189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.695973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    22.924099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2021.082962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1852.326318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   306.192908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   297.124833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.274895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.056202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.100949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.246714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.226114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.037377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.036270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959106                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    513741                       # Number of tag accesses
system.l2.tags.data_accesses                   513741                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13272                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7799                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7799                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1959                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7160                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6190                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3986                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           27                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           20                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          980                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15309                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3207                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3986                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           27                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           20                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2888                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3163                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1038                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          980                       # number of overall hits
system.l2.overall_hits::total                   15309                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7744                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3536                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5947                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1259                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1210                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17227                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1259                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8537                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1874                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3929                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          377                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1210                       # number of overall misses
system.l2.overall_misses::total                 17227                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7799                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7799                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         4744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4466                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12523                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32536                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4466                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12523                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32536                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.724138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.763889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.844972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.651193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.844854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.798104                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.281908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.490566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.393532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.266431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.330591                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.493730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.393939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.505902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.428850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.489989                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.281908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.681706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.490566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.393532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.554005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.266431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.552511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529475                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.281908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.681706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.490566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.393532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.554005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.266431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.552511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529475                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4823                       # number of writebacks
system.l2.writebacks::total                      4823                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              10035                       # Transaction distribution
system.membus.trans_dist::WriteReq                386                       # Transaction distribution
system.membus.trans_dist::WriteResp               386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4823                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10964                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              158                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             88                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              85                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7926                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7725                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1409984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1412308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1412308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34380                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              107760                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             102620                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              210380                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             175590                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         175742                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2693429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             578285                       # Number of instructions committed
system.switch_cpus0.committedOps               578285                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       556286                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20131                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        55428                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              556286                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       780047                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       389587                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               211678                       # number of memory refs
system.switch_cpus0.num_load_insts             108783                       # Number of load instructions
system.switch_cpus0.num_store_insts            102895                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      919741.462178                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1773687.537822                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.658524                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.341476                       # Percentage of idle cycles
system.switch_cpus0.Branches                    80097                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10290      1.78%      1.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           337736     58.35%     60.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             616      0.11%     60.24% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.20%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          113136     19.55%     80.03% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         102964     17.79%     97.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12626      2.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            578767                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 544                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                309                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 853                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                391                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            391                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2285290                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               2596                       # Number of instructions committed
system.switch_cpus1.committedOps                 2596                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         2472                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                102                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          182                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                2472                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         3365                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1968                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  855                       # number of memory refs
system.switch_cpus1.num_load_insts                544                       # Number of load instructions
system.switch_cpus1.num_store_insts               311                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      2278546.768497                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       6743.231503                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002951                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997049                       # Percentage of idle cycles
system.switch_cpus1.Branches                      338                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           11      0.42%      0.42% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1563     60.21%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               7      0.27%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             570     21.96%     82.86% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            311     11.98%     94.84% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           134      5.16%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              2596                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               63025                       # DTB read hits
system.switch_cpus2.dtb.read_misses               221                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18880                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              42672                       # DTB write hits
system.switch_cpus2.dtb.write_misses               22                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          10597                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              105697                       # DTB hits
system.switch_cpus2.dtb.data_misses               243                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29477                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              99654                       # ITB hits
system.switch_cpus2.itb.fetch_misses              229                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          99883                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  470551                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             332606                       # Number of instructions committed
system.switch_cpus2.committedOps               332606                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       321090                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8144                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        42858                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              321090                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  760                       # number of float instructions
system.switch_cpus2.num_int_register_reads       434045                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       232517                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               106188                       # number of memory refs
system.switch_cpus2.num_load_insts              63431                       # Number of load instructions
system.switch_cpus2.num_store_insts             42757                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      292262.319764                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      178288.680236                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.378893                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.621107                       # Percentage of idle cycles
system.switch_cpus2.Branches                    53736                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         5717      1.72%      1.72% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           211418     63.52%     65.23% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             356      0.11%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            112      0.03%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              2      0.00%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           65242     19.60%     84.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          43044     12.93%     97.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6953      2.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            332861                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24743                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14313                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39056                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23706                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23831                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1546857                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             140963                       # Number of instructions committed
system.switch_cpus3.committedOps               140963                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       135482                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2853                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16545                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              135482                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       180152                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       103461                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                40167                       # number of memory refs
system.switch_cpus3.num_load_insts              25632                       # Number of load instructions
system.switch_cpus3.num_store_insts             14535                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1297930.404589                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      248926.595411                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.160924                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.839076                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20497                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2831      2.00%      2.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            90543     64.06%     66.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              95      0.07%     66.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26724     18.91%     85.05% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14545     10.29%     95.34% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6583      4.66%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            141348                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        66103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6910                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2040                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          579                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23763                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               386                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7799                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             156                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            92                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12515                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        11971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        21354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 96815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       480320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1350026                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         3536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       562496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       716314                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       216672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3470228                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17451                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            84492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.232105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.666433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  73005     86.40%     86.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6457      7.64%     94.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1951      2.31%     96.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3064      3.63%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     15      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84492                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
