INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Thu Apr 18 02:57:42 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.6 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.6
Execute     config_export -version=1.6 
Command   open_solution done; 0.57 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.6 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.6 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 223.941 MB.
INFO: [HLS 200-10] Analyzing design file 'sources/mixed_conv_w4/mixed_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sources/mixed_conv_w4/mixed_conv.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sources/mixed_conv_w4/mixed_conv.cpp -foptimization-record-file=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -hls-platform-db-name=/home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.cpp.clang.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top conv -name=conv 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -hls-platform-db-name=/home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/clang.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.4 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/all.directive.json -fix-errors /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.5 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.6 sec.
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.63 sec.
Execute       ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.bc -hls-platform-db-name=/home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.44 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.21 seconds; current allocated memory: 225.035 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.g.bc"  
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/mixed_conv.g.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.6 sec.
Execute       run_link_or_opt -opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv -reflow-float-conversion -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.59 sec.
Execute       run_link_or_opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv 
Execute         ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv -mllvm -hls-db-dir -mllvm /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.3 sec.
INFO: [HLS 214-131] Inlining function 'read_stream_weights(ap_int<64>*, unsigned int*, int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'read_weights(ap_int<64> (*) [576], unsigned int, unsigned int, unsigned int, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' (sources/mixed_conv_w4/mixed_conv.cpp:204:2)
INFO: [HLS 214-131] Inlining function 'save_padding_pixel(ap_int<128>*, unsigned int)' into 'read_feature_map(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' (sources/mixed_conv_w4/mixed_conv.cpp:99:4)
INFO: [HLS 214-131] Inlining function 'read_stream_activations(ap_int<128>*, unsigned int, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'read_feature_map(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' (sources/mixed_conv_w4/mixed_conv.cpp:101:4)
INFO: [HLS 214-131] Inlining function 'save_padding_pixel(ap_int<128>*, unsigned int)' into 'read_feature_map_once(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' (sources/mixed_conv_w4/mixed_conv.cpp:136:3)
INFO: [HLS 214-131] Inlining function 'read_stream_activations(ap_int<128>*, unsigned int, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'read_feature_map_once(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' (sources/mixed_conv_w4/mixed_conv.cpp:138:3)
INFO: [HLS 214-131] Inlining function 'PE(ap_int<128>, ap_int<64>, ap_int<32>*, bool)' into 'conv(hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, int, int, int, int, int)' (sources/mixed_conv_w4/mixed_conv.cpp:488:10)
INFO: [HLS 214-131] Inlining function 'read_feature_map_once(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'conv(hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, int, int, int, int, int)' (sources/mixed_conv_w4/mixed_conv.cpp:444:9)
INFO: [HLS 214-291] Loop 'WeightBusSeparationLOOP' is marked as complete unroll implied by the pipeline pragma (sources/mixed_conv_w4/mixed_conv.cpp:164:2)
INFO: [HLS 214-186] Unrolling loop 'AccumResetLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:456:9) in function 'conv' completely with a factor of 16 (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-186] Unrolling loop 'PECallLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:470:8) in function 'conv' completely with a factor of 16 (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-186] Unrolling loop 'PEOperationLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:18:2) in function 'conv' completely with a factor of 16 (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-186] Unrolling loop 'WeightBusSeparationLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:164:2) in function 'read_weights' completely with a factor of 2 (sources/mixed_conv_w4/mixed_conv.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'read_bias(ap_int<8>*, unsigned int, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'conv(hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, int, int, int, int, int)' (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'read_weights(ap_int<64> (*) [576], unsigned int, unsigned int, unsigned int, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'conv(hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, int, int, int, int, int)' (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'read_feature_map(ap_int<128>*, unsigned int, unsigned int, unsigned int, unsigned int, int*, unsigned int, unsigned int*, unsigned int*, unsigned int*, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&)' into 'conv(hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 0ul, 0ul, 0ul>, 0>&, int, int, int, int, int)' (sources/mixed_conv_w4/mixed_conv.cpp:262:0)
INFO: [HLS 214-248] Applying array_partition to 'filter': Complete partitioning on dimension 1. (sources/mixed_conv_w4/mixed_conv.cpp:284:15)
INFO: [HLS 214-248] Applying array_partition to 'inputMapLineAddr': Complete partitioning on dimension 1. (sources/mixed_conv_w4/mixed_conv.cpp:286:6)
INFO: [HLS 214-248] Applying array_partition to 'bias': Cyclic partitioning with factor 16 on dimension 1. (sources/mixed_conv_w4/mixed_conv.cpp:287:9)
INFO: [HLS 214-248] Applying array_partition to 'accum': Complete partitioning on dimension 1. (sources/mixed_conv_w4/mixed_conv.cpp:288:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.59 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.85 seconds; current allocated memory: 226.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.223 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.0.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.66 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 260.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.1.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 271.113 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.g.1.bc to /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.1.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'ChannelLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288) in function 'conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ChannelLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AccumAdjustmentLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288) in function 'conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'OutputStreamPackLOOP' in function 'conv' completely with a factor of 16.
Command         transform done; 1.93 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:174:12) to (sources/mixed_conv_w4/mixed_conv.cpp:195:2) in function 'conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:103:11) to (sources/mixed_conv_w4/mixed_conv.cpp:95:2) in function 'conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:395:56) to (sources/mixed_conv_w4/mixed_conv.cpp:443:11) in function 'conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:372:7) to (sources/mixed_conv_w4/mixed_conv.cpp:496:11) in function 'conv'... converting 610 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:140:8) to (sources/mixed_conv_w4/mixed_conv.cpp:451:8) in function 'conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sources/mixed_conv_w4/mixed_conv.cpp:503:21) in function 'conv'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (sources/mixed_conv_w4/mixed_conv.cpp:61:8)...518 expression(s) balanced.
Command         transform done; 0.52 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.45 seconds; current allocated memory: 342.715 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.2.bc -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadBiasStreamsLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:232:14) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'KernelXLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'KernelYLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'FilterLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OutXLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OutYLOOP' (sources/mixed_conv_w4/mixed_conv.cpp:288:10) in function 'conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias.V' (sources/mixed_conv_w4/mixed_conv.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.V' (sources/mixed_conv_w4/mixed_conv.cpp:171:29)
INFO: [HLS 200-472] Inferring partial write operation for 'inputMap.V' (sources/mixed_conv_w4/mixed_conv.cpp:61:21)
INFO: [HLS 200-472] Inferring partial write operation for 'inputMap.V' (sources/mixed_conv_w4/mixed_conv.cpp:71:21)
Command         transform done; 0.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 380.121 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.46 sec.
Command     elaborate done; 13.52 sec.
Execute     ap_eval exec zip -j /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
Execute       ap_set_top_model conv 
Execute       get_model_list conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv 
Execute       preproc_iomode -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       preproc_iomode -model conv_Pipeline_ReadActivationsLOOP 
Execute       preproc_iomode -model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       preproc_iomode -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       preproc_iomode -model conv_Pipeline_VITIS_LOOP_330_1 
Execute       get_model_list conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO-FLOW: Configuring Module : conv_Pipeline_VITIS_LOOP_330_1 ...
Execute       set_default_model conv_Pipeline_VITIS_LOOP_330_1 
Execute       apply_spec_resource_limit conv_Pipeline_VITIS_LOOP_330_1 
INFO-FLOW: Configuring Module : conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 ...
Execute       set_default_model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       apply_spec_resource_limit conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
INFO-FLOW: Configuring Module : conv_Pipeline_ReadWeightStreamsLOOP ...
Execute       set_default_model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       apply_spec_resource_limit conv_Pipeline_ReadWeightStreamsLOOP 
INFO-FLOW: Configuring Module : conv_Pipeline_ReadActivationsLOOP ...
Execute       set_default_model conv_Pipeline_ReadActivationsLOOP 
Execute       apply_spec_resource_limit conv_Pipeline_ReadActivationsLOOP 
INFO-FLOW: Configuring Module : conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP ...
Execute       set_default_model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       apply_spec_resource_limit conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
INFO-FLOW: Configuring Module : conv ...
Execute       set_default_model conv 
Execute       apply_spec_resource_limit conv 
INFO-FLOW: Model list for preprocess: conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO-FLOW: Preprocessing Module: conv_Pipeline_VITIS_LOOP_330_1 ...
Execute       set_default_model conv_Pipeline_VITIS_LOOP_330_1 
Execute       cdfg_preprocess -model conv_Pipeline_VITIS_LOOP_330_1 
Execute       rtl_gen_preprocess conv_Pipeline_VITIS_LOOP_330_1 
INFO-FLOW: Preprocessing Module: conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 ...
Execute       set_default_model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       cdfg_preprocess -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       rtl_gen_preprocess conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
INFO-FLOW: Preprocessing Module: conv_Pipeline_ReadWeightStreamsLOOP ...
Execute       set_default_model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       cdfg_preprocess -model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       rtl_gen_preprocess conv_Pipeline_ReadWeightStreamsLOOP 
INFO-FLOW: Preprocessing Module: conv_Pipeline_ReadActivationsLOOP ...
Execute       set_default_model conv_Pipeline_ReadActivationsLOOP 
Execute       cdfg_preprocess -model conv_Pipeline_ReadActivationsLOOP 
Execute       rtl_gen_preprocess conv_Pipeline_ReadActivationsLOOP 
INFO-FLOW: Preprocessing Module: conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP ...
Execute       set_default_model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       cdfg_preprocess -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       rtl_gen_preprocess conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
INFO-FLOW: Preprocessing Module: conv ...
Execute       set_default_model conv 
Execute       cdfg_preprocess -model conv 
Execute       rtl_gen_preprocess conv 
INFO-FLOW: Model list for synthesis: conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_Pipeline_VITIS_LOOP_330_1 
Execute       schedule -model conv_Pipeline_VITIS_LOOP_330_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 382.402 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_Pipeline_VITIS_LOOP_330_1.
Execute       set_default_model conv_Pipeline_VITIS_LOOP_330_1 
Execute       bind -model conv_Pipeline_VITIS_LOOP_330_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.402 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.bind.adb -f 
INFO-FLOW: Finish binding conv_Pipeline_VITIS_LOOP_330_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       schedule -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadBiasStreamsLOOP_VITIS_LOOP_240_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadBiasStreamsLOOP_VITIS_LOOP_240_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 383.926 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.
Execute       set_default_model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       bind -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.926 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.bind.adb -f 
INFO-FLOW: Finish binding conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_Pipeline_ReadWeightStreamsLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       schedule -model conv_Pipeline_ReadWeightStreamsLOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadWeightStreamsLOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReadWeightStreamsLOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 385.262 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.sched.adb -f 
INFO-FLOW: Finish scheduling conv_Pipeline_ReadWeightStreamsLOOP.
Execute       set_default_model conv_Pipeline_ReadWeightStreamsLOOP 
Execute       bind -model conv_Pipeline_ReadWeightStreamsLOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.262 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.bind.adb -f 
INFO-FLOW: Finish binding conv_Pipeline_ReadWeightStreamsLOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_Pipeline_ReadActivationsLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_Pipeline_ReadActivationsLOOP 
Execute       schedule -model conv_Pipeline_ReadActivationsLOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadActivationsLOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReadActivationsLOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 385.387 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.sched.adb -f 
INFO-FLOW: Finish scheduling conv_Pipeline_ReadActivationsLOOP.
Execute       set_default_model conv_Pipeline_ReadActivationsLOOP 
Execute       bind -model conv_Pipeline_ReadActivationsLOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.387 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.bind.adb -f 
INFO-FLOW: Finish binding conv_Pipeline_ReadActivationsLOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       schedule -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 420.207 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.
Execute       set_default_model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       bind -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 420.207 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.76 sec.
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv 
Execute       schedule -model conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.1 seconds. CPU system time: 0 seconds. Elapsed time: 3.1 seconds; current allocated memory: 420.207 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.sched.adb -f 
INFO-FLOW: Finish scheduling conv.
Execute       set_default_model conv 
Execute       bind -model conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 420.207 MB.
Execute       syn_report -verbosereport -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.57 sec.
Execute       db_write -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.bind.adb -f 
INFO-FLOW: Finish binding conv.
Execute       get_model_list conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_Pipeline_VITIS_LOOP_330_1 
Execute       rtl_gen_preprocess conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       rtl_gen_preprocess conv_Pipeline_ReadWeightStreamsLOOP 
Execute       rtl_gen_preprocess conv_Pipeline_ReadActivationsLOOP 
Execute       rtl_gen_preprocess conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       rtl_gen_preprocess conv 
INFO-FLOW: Model list for RTL generation: conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_Pipeline_VITIS_LOOP_330_1 -top_prefix conv_ -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_Pipeline_VITIS_LOOP_330_1' pipeline 'VITIS_LOOP_330_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_Pipeline_VITIS_LOOP_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 420.207 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_Pipeline_VITIS_LOOP_330_1 -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv_conv_Pipeline_VITIS_LOOP_330_1 
Execute       gen_rtl conv_Pipeline_VITIS_LOOP_330_1 -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv_conv_Pipeline_VITIS_LOOP_330_1 
Execute       syn_report -csynth -model conv_Pipeline_VITIS_LOOP_330_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_VITIS_LOOP_330_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv_Pipeline_VITIS_LOOP_330_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_VITIS_LOOP_330_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_Pipeline_VITIS_LOOP_330_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model conv_Pipeline_VITIS_LOOP_330_1 -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.adb 
Execute       db_write -model conv_Pipeline_VITIS_LOOP_330_1 -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_Pipeline_VITIS_LOOP_330_1 -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -top_prefix conv_ -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1' pipeline 'ReadBiasStreamsLOOP_VITIS_LOOP_240_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 420.207 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       gen_rtl conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
Execute       syn_report -csynth -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.adb 
Execute       db_write -model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_Pipeline_ReadWeightStreamsLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_Pipeline_ReadWeightStreamsLOOP -top_prefix conv_ -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_Pipeline_ReadWeightStreamsLOOP' pipeline 'ReadWeightStreamsLOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_Pipeline_ReadWeightStreamsLOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 423.090 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_Pipeline_ReadWeightStreamsLOOP -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv_conv_Pipeline_ReadWeightStreamsLOOP 
Execute       gen_rtl conv_Pipeline_ReadWeightStreamsLOOP -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv_conv_Pipeline_ReadWeightStreamsLOOP 
Execute       syn_report -csynth -model conv_Pipeline_ReadWeightStreamsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadWeightStreamsLOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv_Pipeline_ReadWeightStreamsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadWeightStreamsLOOP_csynth.xml 
Execute       syn_report -verbosereport -model conv_Pipeline_ReadWeightStreamsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model conv_Pipeline_ReadWeightStreamsLOOP -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.adb 
Execute       db_write -model conv_Pipeline_ReadWeightStreamsLOOP -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_Pipeline_ReadWeightStreamsLOOP -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_Pipeline_ReadActivationsLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_Pipeline_ReadActivationsLOOP -top_prefix conv_ -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_Pipeline_ReadActivationsLOOP' pipeline 'ReadActivationsLOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_Pipeline_ReadActivationsLOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 426.348 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_Pipeline_ReadActivationsLOOP -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv_conv_Pipeline_ReadActivationsLOOP 
Execute       gen_rtl conv_Pipeline_ReadActivationsLOOP -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv_conv_Pipeline_ReadActivationsLOOP 
Execute       syn_report -csynth -model conv_Pipeline_ReadActivationsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadActivationsLOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv_Pipeline_ReadActivationsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_ReadActivationsLOOP_csynth.xml 
Execute       syn_report -verbosereport -model conv_Pipeline_ReadActivationsLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model conv_Pipeline_ReadActivationsLOOP -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.adb 
Execute       db_write -model conv_Pipeline_ReadActivationsLOOP -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_Pipeline_ReadActivationsLOOP -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -top_prefix conv_ -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' pipeline 'OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' is 20494 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4s_12s_13_4_1': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4s_13s_14_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4s_32s_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_4s_13s_14_4_1': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_4s_14s_14_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_4s_32s_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_2ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_3ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_3ns_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_30s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_30s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_4s_12_1_1': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_4s_13_1_1': 112 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_4ns_4_16_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP'.
Command       create_rtl_model done; 0.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 481.340 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       gen_rtl conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
Execute       syn_report -csynth -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.01 sec.
Execute       syn_report -rtlxml -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_csynth.xml 
Command       syn_report done; 1.01 sec.
Execute       syn_report -verbosereport -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.83 sec.
Execute       db_write -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.adb 
Command       db_write done; 1.15 sec.
Execute       db_write -model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.84 sec.
Execute       gen_tb_info conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv -top_prefix  -sub_prefix conv_ -mg_file /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/strm_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/numFilters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/numKernels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/inputMapSizeX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/inputMapSizeY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'numFilters', 'numKernels', 'inputMapSizeX', 'inputMapSizeY', 'ctrl' and 'return' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_34ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_44ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_54ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_3ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_2ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_28ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_31ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_29s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_33ns_3ns_10_37_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [RTMG 210-278] Implementing memory 'conv_filter_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_inputMap_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_bias_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.6 seconds; current allocated memory: 551.824 MB.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv -istop -style xilinx -f -lang vhdl -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/vhdl/conv 
Command       gen_rtl done; 0.16 sec.
Execute       gen_rtl conv -istop -style xilinx -f -lang vlog -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/verilog/conv 
Execute       syn_report -csynth -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/conv_csynth.xml 
Execute       syn_report -verbosereport -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.63 sec.
Execute       db_write -model conv -f -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.adb 
Execute       db_write -model conv -bindview -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv -p /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv 
Execute       export_constraint_db -f -tool general -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.constraint.tcl 
Execute       syn_report -designview -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.design.xml 
Command       syn_report done; 2.17 sec.
Execute       syn_report -csynthDesign -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model conv -o /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.protoinst 
Execute       sc_get_clocks conv 
Execute       sc_get_portdomain conv 
INFO-FLOW: Model list for RTL component generation: conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO-FLOW: Handling components in module [conv_Pipeline_VITIS_LOOP_330_1] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.compgen.tcl 
INFO-FLOW: Found component conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.compgen.tcl 
INFO-FLOW: Found component conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_Pipeline_ReadWeightStreamsLOOP] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.compgen.tcl 
INFO-FLOW: Found component conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_Pipeline_ReadActivationsLOOP] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.compgen.tcl 
INFO-FLOW: Found component conv_mux_53_32_1_1.
INFO-FLOW: Append model conv_mux_53_32_1_1
INFO-FLOW: Found component conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.compgen.tcl 
INFO-FLOW: Found component conv_mul_10ns_2ns_12_1_1.
INFO-FLOW: Append model conv_mul_10ns_2ns_12_1_1
INFO-FLOW: Found component conv_urem_12ns_4ns_4_16_1.
INFO-FLOW: Append model conv_urem_12ns_4ns_4_16_1
INFO-FLOW: Found component conv_mul_10ns_3ns_13_1_1.
INFO-FLOW: Append model conv_mul_10ns_3ns_13_1_1
INFO-FLOW: Found component conv_mul_13ns_3ns_16_1_1.
INFO-FLOW: Append model conv_mul_13ns_3ns_16_1_1
INFO-FLOW: Found component conv_mul_16ns_30s_32_1_1.
INFO-FLOW: Append model conv_mul_16ns_30s_32_1_1
INFO-FLOW: Found component conv_mul_3ns_30s_32_1_1.
INFO-FLOW: Append model conv_mul_3ns_30s_32_1_1
INFO-FLOW: Found component conv_mul_32s_2ns_32_1_1.
INFO-FLOW: Append model conv_mul_32s_2ns_32_1_1
INFO-FLOW: Found component conv_mul_8ns_4s_12_1_1.
INFO-FLOW: Append model conv_mul_8ns_4s_12_1_1
INFO-FLOW: Found component conv_mul_9s_4s_13_1_1.
INFO-FLOW: Append model conv_mul_9s_4s_13_1_1
INFO-FLOW: Found component conv_mac_muladd_8ns_4s_12s_13_4_1.
INFO-FLOW: Append model conv_mac_muladd_8ns_4s_12s_13_4_1
INFO-FLOW: Found component conv_mac_muladd_9s_4s_13s_14_4_1.
INFO-FLOW: Append model conv_mac_muladd_9s_4s_13s_14_4_1
INFO-FLOW: Found component conv_mac_muladd_8ns_4s_32s_32_4_1.
INFO-FLOW: Append model conv_mac_muladd_8ns_4s_32s_32_4_1
INFO-FLOW: Found component conv_mac_muladd_8ns_4s_13s_14_4_1.
INFO-FLOW: Append model conv_mac_muladd_8ns_4s_13s_14_4_1
INFO-FLOW: Found component conv_mac_muladd_9s_4s_32s_32_4_1.
INFO-FLOW: Append model conv_mac_muladd_9s_4s_32s_32_4_1
INFO-FLOW: Found component conv_mac_muladd_9s_4s_14s_14_4_1.
INFO-FLOW: Append model conv_mac_muladd_9s_4s_14s_14_4_1
INFO-FLOW: Found component conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv] ... 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.tcl 
INFO-FLOW: Found component conv_sdiv_33ns_3ns_10_37_seq_1.
INFO-FLOW: Append model conv_sdiv_33ns_3ns_10_37_seq_1
INFO-FLOW: Found component conv_mul_30s_32s_32_1_1.
INFO-FLOW: Append model conv_mul_30s_32s_32_1_1
INFO-FLOW: Found component conv_mul_3ns_3ns_6_1_1.
INFO-FLOW: Append model conv_mul_3ns_3ns_6_1_1
INFO-FLOW: Found component conv_mul_6ns_29s_32_1_1.
INFO-FLOW: Append model conv_mul_6ns_29s_32_1_1
INFO-FLOW: Found component conv_mul_32s_32s_32_1_1.
INFO-FLOW: Append model conv_mul_32s_32s_32_1_1
INFO-FLOW: Found component conv_mul_30s_3ns_32_1_1.
INFO-FLOW: Append model conv_mul_30s_3ns_32_1_1
INFO-FLOW: Found component conv_mul_3ns_28ns_31_1_1.
INFO-FLOW: Append model conv_mul_3ns_28ns_31_1_1
INFO-FLOW: Found component conv_mul_3ns_31ns_34_1_1.
INFO-FLOW: Append model conv_mul_3ns_31ns_34_1_1
INFO-FLOW: Found component conv_mul_10ns_34ns_44_1_1.
INFO-FLOW: Append model conv_mul_10ns_34ns_44_1_1
INFO-FLOW: Found component conv_mul_32ns_2ns_34_1_1.
INFO-FLOW: Append model conv_mul_32ns_2ns_34_1_1
INFO-FLOW: Found component conv_mul_10ns_44ns_54_1_1.
INFO-FLOW: Append model conv_mul_10ns_44ns_54_1_1
INFO-FLOW: Found component conv_mul_10ns_54ns_64_1_1.
INFO-FLOW: Append model conv_mul_10ns_54ns_64_1_1
INFO-FLOW: Found component conv_filter_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_filter_V_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_inputMap_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_inputMap_V_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_bias_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv_bias_V_RAM_AUTO_1R1W
INFO-FLOW: Found component conv_BUS1_s_axi.
INFO-FLOW: Append model conv_BUS1_s_axi
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Found component conv_regslice_both.
INFO-FLOW: Append model conv_regslice_both
INFO-FLOW: Append model conv_Pipeline_VITIS_LOOP_330_1
INFO-FLOW: Append model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
INFO-FLOW: Append model conv_Pipeline_ReadWeightStreamsLOOP
INFO-FLOW: Append model conv_Pipeline_ReadActivationsLOOP
INFO-FLOW: Append model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
INFO-FLOW: Append model conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_flow_control_loop_pipe_sequential_init conv_flow_control_loop_pipe_sequential_init conv_flow_control_loop_pipe_sequential_init conv_mux_53_32_1_1 conv_flow_control_loop_pipe_sequential_init conv_mul_10ns_2ns_12_1_1 conv_urem_12ns_4ns_4_16_1 conv_mul_10ns_3ns_13_1_1 conv_mul_13ns_3ns_16_1_1 conv_mul_16ns_30s_32_1_1 conv_mul_3ns_30s_32_1_1 conv_mul_32s_2ns_32_1_1 conv_mul_8ns_4s_12_1_1 conv_mul_9s_4s_13_1_1 conv_mac_muladd_8ns_4s_12s_13_4_1 conv_mac_muladd_9s_4s_13s_14_4_1 conv_mac_muladd_8ns_4s_32s_32_4_1 conv_mac_muladd_8ns_4s_13s_14_4_1 conv_mac_muladd_9s_4s_32s_32_4_1 conv_mac_muladd_9s_4s_14s_14_4_1 conv_flow_control_loop_pipe_sequential_init conv_sdiv_33ns_3ns_10_37_seq_1 conv_mul_30s_32s_32_1_1 conv_mul_3ns_3ns_6_1_1 conv_mul_6ns_29s_32_1_1 conv_mul_32s_32s_32_1_1 conv_mul_30s_3ns_32_1_1 conv_mul_3ns_28ns_31_1_1 conv_mul_3ns_31ns_34_1_1 conv_mul_10ns_34ns_44_1_1 conv_mul_32ns_2ns_34_1_1 conv_mul_10ns_44ns_54_1_1 conv_mul_10ns_54ns_64_1_1 conv_filter_V_RAM_AUTO_1R1W conv_inputMap_V_RAM_AUTO_1R1W conv_bias_V_RAM_AUTO_1R1W conv_BUS1_s_axi conv_regslice_both conv_regslice_both conv_regslice_both conv_regslice_both conv_regslice_both conv_regslice_both conv_regslice_both conv_regslice_both conv_Pipeline_VITIS_LOOP_330_1 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 conv_Pipeline_ReadWeightStreamsLOOP conv_Pipeline_ReadActivationsLOOP conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP conv
INFO-FLOW: Generating /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_mux_53_32_1_1
INFO-FLOW: To file: write model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_mul_10ns_2ns_12_1_1
INFO-FLOW: To file: write model conv_urem_12ns_4ns_4_16_1
INFO-FLOW: To file: write model conv_mul_10ns_3ns_13_1_1
INFO-FLOW: To file: write model conv_mul_13ns_3ns_16_1_1
INFO-FLOW: To file: write model conv_mul_16ns_30s_32_1_1
INFO-FLOW: To file: write model conv_mul_3ns_30s_32_1_1
INFO-FLOW: To file: write model conv_mul_32s_2ns_32_1_1
INFO-FLOW: To file: write model conv_mul_8ns_4s_12_1_1
INFO-FLOW: To file: write model conv_mul_9s_4s_13_1_1
INFO-FLOW: To file: write model conv_mac_muladd_8ns_4s_12s_13_4_1
INFO-FLOW: To file: write model conv_mac_muladd_9s_4s_13s_14_4_1
INFO-FLOW: To file: write model conv_mac_muladd_8ns_4s_32s_32_4_1
INFO-FLOW: To file: write model conv_mac_muladd_8ns_4s_13s_14_4_1
INFO-FLOW: To file: write model conv_mac_muladd_9s_4s_32s_32_4_1
INFO-FLOW: To file: write model conv_mac_muladd_9s_4s_14s_14_4_1
INFO-FLOW: To file: write model conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_sdiv_33ns_3ns_10_37_seq_1
INFO-FLOW: To file: write model conv_mul_30s_32s_32_1_1
INFO-FLOW: To file: write model conv_mul_3ns_3ns_6_1_1
INFO-FLOW: To file: write model conv_mul_6ns_29s_32_1_1
INFO-FLOW: To file: write model conv_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model conv_mul_30s_3ns_32_1_1
INFO-FLOW: To file: write model conv_mul_3ns_28ns_31_1_1
INFO-FLOW: To file: write model conv_mul_3ns_31ns_34_1_1
INFO-FLOW: To file: write model conv_mul_10ns_34ns_44_1_1
INFO-FLOW: To file: write model conv_mul_32ns_2ns_34_1_1
INFO-FLOW: To file: write model conv_mul_10ns_44ns_54_1_1
INFO-FLOW: To file: write model conv_mul_10ns_54ns_64_1_1
INFO-FLOW: To file: write model conv_filter_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_inputMap_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_bias_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv_BUS1_s_axi
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_regslice_both
INFO-FLOW: To file: write model conv_Pipeline_VITIS_LOOP_330_1
INFO-FLOW: To file: write model conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
INFO-FLOW: To file: write model conv_Pipeline_ReadWeightStreamsLOOP
INFO-FLOW: To file: write model conv_Pipeline_ReadActivationsLOOP
INFO-FLOW: To file: write model conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
INFO-FLOW: To file: write model conv
INFO-FLOW: Generating /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/vhdl' dstVlogDir='/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/vlog' tclDir='/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db' modelList='conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_mux_53_32_1_1
conv_flow_control_loop_pipe_sequential_init
conv_mul_10ns_2ns_12_1_1
conv_urem_12ns_4ns_4_16_1
conv_mul_10ns_3ns_13_1_1
conv_mul_13ns_3ns_16_1_1
conv_mul_16ns_30s_32_1_1
conv_mul_3ns_30s_32_1_1
conv_mul_32s_2ns_32_1_1
conv_mul_8ns_4s_12_1_1
conv_mul_9s_4s_13_1_1
conv_mac_muladd_8ns_4s_12s_13_4_1
conv_mac_muladd_9s_4s_13s_14_4_1
conv_mac_muladd_8ns_4s_32s_32_4_1
conv_mac_muladd_8ns_4s_13s_14_4_1
conv_mac_muladd_9s_4s_32s_32_4_1
conv_mac_muladd_9s_4s_14s_14_4_1
conv_flow_control_loop_pipe_sequential_init
conv_sdiv_33ns_3ns_10_37_seq_1
conv_mul_30s_32s_32_1_1
conv_mul_3ns_3ns_6_1_1
conv_mul_6ns_29s_32_1_1
conv_mul_32s_32s_32_1_1
conv_mul_30s_3ns_32_1_1
conv_mul_3ns_28ns_31_1_1
conv_mul_3ns_31ns_34_1_1
conv_mul_10ns_34ns_44_1_1
conv_mul_32ns_2ns_34_1_1
conv_mul_10ns_44ns_54_1_1
conv_mul_10ns_54ns_64_1_1
conv_filter_V_RAM_AUTO_1R1W
conv_inputMap_V_RAM_AUTO_1R1W
conv_bias_V_RAM_AUTO_1R1W
conv_BUS1_s_axi
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_Pipeline_VITIS_LOOP_330_1
conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
conv_Pipeline_ReadWeightStreamsLOOP
conv_Pipeline_ReadActivationsLOOP
conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
conv
' expOnly='0'
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.compgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.compgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.compgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.13 sec.
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.tcl 
Execute         source ./BUS1.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.65 seconds; current allocated memory: 555.742 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_mux_53_32_1_1
conv_flow_control_loop_pipe_sequential_init
conv_mul_10ns_2ns_12_1_1
conv_urem_12ns_4ns_4_16_1
conv_mul_10ns_3ns_13_1_1
conv_mul_13ns_3ns_16_1_1
conv_mul_16ns_30s_32_1_1
conv_mul_3ns_30s_32_1_1
conv_mul_32s_2ns_32_1_1
conv_mul_8ns_4s_12_1_1
conv_mul_9s_4s_13_1_1
conv_mac_muladd_8ns_4s_12s_13_4_1
conv_mac_muladd_9s_4s_13s_14_4_1
conv_mac_muladd_8ns_4s_32s_32_4_1
conv_mac_muladd_8ns_4s_13s_14_4_1
conv_mac_muladd_9s_4s_32s_32_4_1
conv_mac_muladd_9s_4s_14s_14_4_1
conv_flow_control_loop_pipe_sequential_init
conv_sdiv_33ns_3ns_10_37_seq_1
conv_mul_30s_32s_32_1_1
conv_mul_3ns_3ns_6_1_1
conv_mul_6ns_29s_32_1_1
conv_mul_32s_32s_32_1_1
conv_mul_30s_3ns_32_1_1
conv_mul_3ns_28ns_31_1_1
conv_mul_3ns_31ns_34_1_1
conv_mul_10ns_34ns_44_1_1
conv_mul_32ns_2ns_34_1_1
conv_mul_10ns_44ns_54_1_1
conv_mul_10ns_54ns_64_1_1
conv_filter_V_RAM_AUTO_1R1W
conv_inputMap_V_RAM_AUTO_1R1W
conv_bias_V_RAM_AUTO_1R1W
conv_BUS1_s_axi
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_Pipeline_VITIS_LOOP_330_1
conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
conv_Pipeline_ReadWeightStreamsLOOP
conv_Pipeline_ReadActivationsLOOP
conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.constraint.tcl 
Execute       sc_get_clocks conv 
Execute       source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_s_axi_U SOURCE {} VARIABLE {} MODULE conv LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST conv MODULE2INSTS {conv conv conv_Pipeline_VITIS_LOOP_330_1 grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410 conv_Pipeline_ReadWeightStreamsLOOP grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440 conv_Pipeline_ReadActivationsLOOP grp_conv_Pipeline_ReadActivationsLOOP_fu_471 conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498} INST2MODULE {conv conv grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400 conv_Pipeline_VITIS_LOOP_330_1 grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410 conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440 conv_Pipeline_ReadWeightStreamsLOOP grp_conv_Pipeline_ReadActivationsLOOP_fu_471 conv_Pipeline_ReadActivationsLOOP grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498 conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP} INSTDATA {conv {DEPTH 1 CHILDREN {grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400 grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410 grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440 grp_conv_Pipeline_ReadActivationsLOOP_fu_471 grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498}} grp_conv_Pipeline_VITIS_LOOP_330_1_fu_400 {DEPTH 2 CHILDREN {}} grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410 {DEPTH 2 CHILDREN {}} grp_conv_Pipeline_ReadWeightStreamsLOOP_fu_440 {DEPTH 2 CHILDREN {}} grp_conv_Pipeline_ReadActivationsLOOP_fu_471 {DEPTH 2 CHILDREN {}} grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_Pipeline_VITIS_LOOP_330_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_fu_133_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:330 VARIABLE add_ln330 LOOP VITIS_LOOP_330_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_139_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:332 VARIABLE add_ln332 LOOP VITIS_LOOP_330_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_421_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:239 VARIABLE add_ln239 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_1_fu_447_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:239 VARIABLE add_ln239_1 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln247_fu_529_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:247 VARIABLE sub_ln247 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_557_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_569_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_1 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_498_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:240 VARIABLE j_1 LOOP ReadBiasStreamsLOOP_VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_Pipeline_ReadWeightStreamsLOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_630_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:195 VARIABLE i_3 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME perWeightCounter_1_fu_674_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:161 VARIABLE perWeightCounter_1 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_730_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:171 VARIABLE add_ln171 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME saveAddr_4_fu_782_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:174 VARIABLE saveAddr_4 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME streamIter_4_fu_788_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:206 VARIABLE streamIter_4 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME currPE_5_fu_812_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:214 VARIABLE currPE_5 LOOP ReadWeightStreamsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_Pipeline_ReadActivationsLOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_281_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:95 VARIABLE i_4 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME saveAddr_6_fu_364_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:103 VARIABLE saveAddr_6 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_370_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:104 VARIABLE add_ln104 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME id_save_6_fu_385_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:107 VARIABLE id_save_6 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_391_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE add_ln329 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME readLines_4_fu_397_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:108 VARIABLE readLines_4 LOOP ReadActivationsLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_2ns_12_1_1_U73 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:376 VARIABLE ret_V LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_3ns_13_1_1_U75 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_32 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_5952_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_33 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_5981_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_35 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_6011_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_37 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_6041_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_39 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_6071_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_41 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_6101_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_43 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_6131_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_45 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_6161_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_47 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_6191_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_49 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_6221_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_51 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_6251_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_53 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_6281_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_55 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_6311_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_57 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_6341_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_59 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_6371_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_61 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME id_read_1_fu_6507_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE id_read_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub195_fu_6519_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE sub195 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv3_i12_i45_fu_1965_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE conv3_i12_i45 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13ns_3ns_16_1_1_U80 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE tmp LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_30s_32_1_1_U87 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE mapOverlapOffset LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2937_fu_3279_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE tmp2937 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_30s_32_1_1_U81 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE currFilterAddr_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_4_fu_2017_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_4 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_2039_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:376 VARIABLE add_ln376 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_2ns_12_1_1_U76 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:376 VARIABLE ret_V_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_2214_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:379 VARIABLE x_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_dup135_fu_2386_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:288 VARIABLE p_dup135 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_3ns_13_1_1_U78 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:288 VARIABLE p_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1249_fu_7293_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:288 VARIABLE p_mid1249 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1253_fu_7336_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1253 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1257_fu_7380_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1257 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1261_fu_7424_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1261 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1265_fu_7468_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1265 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1269_fu_7512_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1269 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1273_fu_7556_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1273 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1277_fu_7600_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1277 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1281_fu_7644_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1281 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1285_fu_7688_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1285 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1289_fu_7732_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1289 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1293_fu_7776_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1293 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1297_fu_7820_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1297 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1301_fu_7864_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1301 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1305_fu_7908_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE p_mid1305 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13ns_3ns_16_1_1_U82 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:288 VARIABLE tmp_mid1339 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_30s_32_1_1_U83 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:288 VARIABLE currFilterAddr_8_mid1361 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ky_3_fu_2576_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:385 VARIABLE ky_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME id_read_6_mid1_fu_8196_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE id_read_6_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub195_mid1_fu_8208_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE sub195_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv3_i12_i45_mid1_fu_2653_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE conv3_i12_i45_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13ns_3ns_16_1_1_U84 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE tmp_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_30s_32_1_1_U85 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE currFilterAddr_8_mid198 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kx_3_fu_2723_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:388 VARIABLE kx_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_30s_32_1_1_U88 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE mapOverlapOffset_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2937_mid1_fu_3373_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE tmp2937_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_30s_32_1_1_U86 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE currFilterAddr_8_mid1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME xOffsetMap_1_fu_8301_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:413 VARIABLE xOffsetMap_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_2ns_32_1_1_U90 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:439 VARIABLE mul_ln439 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME saveAddr_fu_2945_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:130 VARIABLE saveAddr LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_3008_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:140 VARIABLE add_ln140 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_3019_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:143 VARIABLE add_ln143 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_3025_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:144 VARIABLE add_ln144_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_3031_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:144 VARIABLE add_ln144 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME streamsRead_2_fu_3079_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:447 VARIABLE streamsRead_2 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME readMapAddr_fu_8393_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:326 VARIABLE readMapAddr LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME readFilterAddr_fu_3409_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:326 VARIABLE readFilterAddr LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U347 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U123 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_2 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U348 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U124 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_4 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U349 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_5 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U125 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_6 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U350 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_7 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U126 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_8 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U351 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_9 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U127 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_10 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U352 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_11 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U128 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_12 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U353 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_13 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U354 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_14 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U91 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_15 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U315 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_16 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U347 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U348 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_2_fu_13388_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U349 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U350 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_5_fu_13399_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U351 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U352 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_8 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_9_fu_13421_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U353 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U315 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U354 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_12 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_13_fu_13437_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_13 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_14_fu_13447_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_14 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U355 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_17 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U129 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_18 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U356 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_19 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U130 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_20 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U357 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_21 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U131 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_22 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U358 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_23 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U132 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_24 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U359 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_25 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U133 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_26 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U360 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_27 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U134 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_28 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U361 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_29 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U92 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_30 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U316 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_31 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U362 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_32 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U355 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_16 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U356 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_17 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_18_fu_13466_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_18 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U357 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_19 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U358 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_20 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_21_fu_13477_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_21 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U359 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_23 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U360 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_24 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_25_fu_13499_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_25 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U361 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_26 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U316 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_27 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U362 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_28 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_29_fu_13515_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_29 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_30_fu_13525_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_30 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U363 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_33 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U135 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_34 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U364 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_35 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U136 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_36 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U365 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_37 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U137 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_38 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U366 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_39 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U138 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_40 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U367 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_41 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U139 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_42 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U368 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_43 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U140 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_44 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U369 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_45 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U370 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_46 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U93 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_47 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U317 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_48 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U363 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_32 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U364 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_33 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_34_fu_13557_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_34 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U365 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_35 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U366 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_36 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_37_fu_13568_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_37 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U367 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_39 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U368 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_40 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_41_fu_13590_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_41 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U369 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_42 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U317 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_43 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U370 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_44 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_45_fu_13606_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_45 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_46_fu_13616_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_46 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U371 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_49 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U141 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_50 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U372 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_51 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U142 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_52 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U373 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_53 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U143 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_54 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U374 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_55 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U144 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_56 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U375 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_57 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U145 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_58 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U376 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_59 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U146 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_60 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U377 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_61 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U94 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_62 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U318 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_63 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U378 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_64 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U371 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_48 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U372 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_49 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_50_fu_13635_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_50 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U373 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_51 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U374 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_52 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_53_fu_13646_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_53 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U375 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_55 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U376 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_56 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_57_fu_13668_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_57 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U377 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_58 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U318 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_59 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U378 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_60 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_61_fu_13684_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_61 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_62_fu_13694_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_62 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U379 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_65 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U147 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_66 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U380 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_67 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U148 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_68 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U381 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_69 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U149 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_70 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U382 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_71 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U150 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_72 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U383 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_73 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U151 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_74 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U384 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_75 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U152 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_76 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U385 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_77 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U386 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_78 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U95 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_79 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U319 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_80 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U379 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_64 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U380 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_65 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_66_fu_13726_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_66 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U381 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_67 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U382 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_68 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_69_fu_13737_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_69 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U383 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_71 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U384 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_72 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_73_fu_13759_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_73 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U385 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_74 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U319 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_75 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U386 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_76 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_77_fu_13775_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_77 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_78_fu_13785_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_78 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U387 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_81 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U153 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_82 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U388 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_83 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U154 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_84 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U389 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_85 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U155 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_86 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U390 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_87 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U156 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_88 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U391 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_89 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U157 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_90 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U392 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_91 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U158 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_92 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U393 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_93 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U394 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_94 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U96 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_95 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U320 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_96 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U387 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_80 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U388 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_81 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_82_fu_13804_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_82 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U389 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_83 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U390 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_84 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_85_fu_13815_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_85 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U391 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_87 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U392 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_88 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_89_fu_13837_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_89 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U393 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_90 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U320 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_91 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U394 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_92 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_93_fu_13853_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_93 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_94_fu_13863_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_94 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U395 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_97 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U159 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_98 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U396 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_99 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U160 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_100 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U397 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_101 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U161 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_102 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U398 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_103 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U162 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_104 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U399 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_105 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U163 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_106 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U400 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_107 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U164 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_108 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U401 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_109 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U402 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_110 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U97 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_111 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U321 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_112 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U395 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_96 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U396 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_97 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_98_fu_13895_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_98 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U397 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_99 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U398 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_100 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_101_fu_13906_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_101 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U399 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_103 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U400 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_104 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_105_fu_13928_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_105 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U401 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_106 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U321 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_107 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U402 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_108 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_109_fu_13944_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_109 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_110_fu_13954_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_110 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U403 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_113 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U165 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_114 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U404 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_115 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U166 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_116 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U405 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_117 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U167 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_118 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U406 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_119 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U168 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_120 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U407 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_121 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U169 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_122 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U408 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_123 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U170 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_124 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U409 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_125 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U410 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_126 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U98 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_127 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U322 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_128 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U403 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_112 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U404 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_113 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_114_fu_13973_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_114 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U405 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_115 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U406 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_116 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_117_fu_13984_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_117 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U407 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_119 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U408 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_120 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_121_fu_14006_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_121 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U409 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_122 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U322 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_123 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U410 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_124 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_125_fu_14022_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_125 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_126_fu_14032_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_126 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U411 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_129 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U171 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_130 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U412 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_131 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U172 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_132 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U413 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_133 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U173 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_134 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U414 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_135 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U174 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_136 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U415 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_137 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U175 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_138 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U416 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_139 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U176 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_140 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U417 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_141 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U418 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_142 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U99 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_143 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U323 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_144 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U411 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_128 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U412 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_129 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_130_fu_14064_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_130 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U413 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_131 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U414 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_132 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_133_fu_14075_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_133 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U415 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_135 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U416 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_136 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_137_fu_14097_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_137 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U417 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_138 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U323 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_139 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U418 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_140 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_141_fu_14113_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_141 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_142_fu_14123_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_142 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U419 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_145 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U177 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_146 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U420 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_147 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U178 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_148 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U421 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_149 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U179 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_150 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U422 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_151 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U180 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_152 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U423 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_153 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U181 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_154 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U424 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_155 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U182 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_156 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U425 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_157 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U426 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_158 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U100 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_159 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U324 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_160 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U419 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_144 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U420 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_145 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_146_fu_14142_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_146 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U421 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_147 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U422 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_148 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_149_fu_14153_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_149 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U423 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_151 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U424 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_152 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_153_fu_14175_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_153 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U425 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_154 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U324 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_155 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U426 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_156 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_157_fu_14191_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_157 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_158_fu_14201_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_158 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U427 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_161 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U183 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_162 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U428 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_163 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U184 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_164 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U429 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_165 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U185 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_166 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U430 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_167 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U186 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_168 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U431 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_169 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U187 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_170 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U432 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_171 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U188 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_172 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U433 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_173 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U434 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_174 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U101 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_175 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U325 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_176 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U427 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_160 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U428 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_161 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_162_fu_14233_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_162 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U429 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_163 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U430 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_164 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_165_fu_14244_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_165 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U431 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_167 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U432 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_168 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_169_fu_14266_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_169 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U433 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_170 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U325 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_171 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U434 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_172 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_173_fu_14282_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_173 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_174_fu_14292_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_174 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U435 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_177 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U189 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_178 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U436 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_179 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U190 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_180 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U437 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_181 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U191 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_182 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U438 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_183 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U192 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_184 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U439 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_185 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U193 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_186 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U440 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_187 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U194 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_188 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U441 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_189 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U442 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_190 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U102 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_191 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U326 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_192 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U435 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_176 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U436 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_177 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_178_fu_14311_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_178 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U437 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_179 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U438 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_180 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_181_fu_14322_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_181 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U439 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_183 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U440 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_184 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_185_fu_14344_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_185 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U441 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_186 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U326 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_187 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U442 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_188 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_189_fu_14360_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_189 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_190_fu_14370_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_190 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U443 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_193 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U195 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_194 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U444 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_195 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U196 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_196 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U445 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_197 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U197 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_198 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U446 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_199 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U198 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_200 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U447 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_201 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U199 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_202 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U448 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_203 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U200 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_204 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U449 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_205 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U450 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_206 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U103 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_207 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U327 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_208 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U443 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_192 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U444 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_193 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_194_fu_14402_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_194 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U445 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_195 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U446 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_196 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_197_fu_14413_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_197 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U447 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_199 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U448 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_200 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_201_fu_14435_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_201 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U449 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_202 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U327 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_203 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U450 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_204 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_205_fu_14451_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_205 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_206_fu_14461_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_206 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U451 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_209 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U201 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_210 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U452 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_211 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U202 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_212 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U453 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_213 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U203 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_214 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U454 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_215 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U204 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_216 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U455 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_217 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U205 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_218 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U456 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_219 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U206 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_220 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U457 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_221 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U458 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_222 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U104 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_223 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U328 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_224 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U451 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_208 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U452 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_209 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_210_fu_14480_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_210 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U453 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_211 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U454 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_212 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_213_fu_14491_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_213 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U455 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_215 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U456 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_216 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_217_fu_14513_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_217 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U457 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_218 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U328 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_219 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U458 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_220 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_221_fu_14529_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_221 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_222_fu_14539_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_222 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U459 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_225 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U207 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_226 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U460 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_227 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U208 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_228 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U461 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_229 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U209 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_230 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U462 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_231 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U210 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_232 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U463 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_233 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U211 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_234 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U464 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_235 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U212 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_236 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U465 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_237 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U466 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_238 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U105 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_239 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U329 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_240 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U459 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_224 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U460 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_225 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_226_fu_14571_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_226 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U461 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_227 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U462 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_228 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_229_fu_14582_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_229 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U463 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_231 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U464 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_232 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_233_fu_14604_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_233 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U465 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_234 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U329 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_235 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U466 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_236 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_237_fu_14620_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_237 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_238_fu_14630_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_238 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U467 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_241 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U213 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_242 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U468 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_243 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U214 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_244 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U469 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_245 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U215 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_246 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U470 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_247 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U216 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_248 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U471 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_249 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U217 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_250 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U472 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_251 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U218 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_252 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U473 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_253 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U474 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_254 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U106 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_255 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U330 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_256 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U467 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_240 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U468 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_241 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_242_fu_14649_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_242 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U469 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_243 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U470 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_244 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_245_fu_14660_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_245 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U471 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_247 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U472 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_248 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_249_fu_14682_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_249 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U473 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_250 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U330 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_251 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U474 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_252 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_253_fu_14698_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_253 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_254_fu_14708_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_254 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U475 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_257 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U219 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_258 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U476 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_259 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U220 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_260 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U477 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_261 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U221 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_262 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U478 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_263 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U222 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_264 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U479 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_265 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U223 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_266 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U480 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_267 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U224 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_268 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U481 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_269 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U482 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_270 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U107 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_271 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U331 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_272 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U475 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_256 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U476 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_257 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_258_fu_14740_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_258 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U477 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_259 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U478 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_260 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_261_fu_14751_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_261 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U479 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_263 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U480 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_264 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_265_fu_14773_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_265 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U481 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_266 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U331 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_267 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U482 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_268 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_269_fu_14789_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_269 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_270_fu_14799_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_270 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U483 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_273 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U225 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_274 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U484 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_275 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U226 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_276 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U485 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_277 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U227 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_278 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U486 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_279 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U228 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_280 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U487 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_281 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U229 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_282 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U488 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_283 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U230 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_284 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U489 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_285 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U490 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_286 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U108 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_287 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U332 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_288 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U483 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_272 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U484 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_273 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_274_fu_14818_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_274 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U485 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_275 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U486 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_276 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_277_fu_14829_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_277 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U487 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_279 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U488 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_280 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_281_fu_14851_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_281 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U489 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_282 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U332 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_283 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U490 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_284 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_285_fu_14867_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_285 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_286_fu_14877_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_286 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U491 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_289 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U231 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_290 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U492 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_291 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U232 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_292 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U493 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_293 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U233 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_294 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U494 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_295 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U234 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_296 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U495 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_297 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U235 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_298 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U496 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_299 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U236 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_300 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U497 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_301 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U498 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_302 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U109 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_303 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U333 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_304 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U491 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_288 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U492 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_289 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_290_fu_14909_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_290 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U493 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_291 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U494 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_292 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_293_fu_14920_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_293 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U495 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_295 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U496 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_296 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_297_fu_14942_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_297 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U497 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_298 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U333 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_299 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U498 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_300 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_301_fu_14958_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_301 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_302_fu_14968_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_302 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U499 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_305 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U237 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_306 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U500 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_307 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U238 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_308 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U501 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_309 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U239 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_310 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U502 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_311 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U240 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_312 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U503 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_313 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U241 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_314 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U504 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_315 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U242 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_316 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U505 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_317 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U506 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_318 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U110 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_319 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U334 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_320 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U499 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_304 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U500 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_305 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_306_fu_14987_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_306 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U501 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_307 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U502 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_308 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_309_fu_14998_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_309 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U503 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_311 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U504 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_312 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_313_fu_15020_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_313 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U505 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_314 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U334 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_315 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U506 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_316 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_317_fu_15036_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_317 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_318_fu_15046_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_318 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U507 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_321 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U243 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_322 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U508 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_323 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U244 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_324 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U509 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_325 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U245 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_326 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U510 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_327 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U246 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_328 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U511 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_329 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U247 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_330 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U512 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_331 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U248 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_332 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U513 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_333 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U514 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_334 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U111 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_335 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U335 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_336 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U507 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_320 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U508 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_321 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_322_fu_15078_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_322 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U509 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_323 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U510 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_324 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_325_fu_15089_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_325 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U511 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_327 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U512 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_328 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_329_fu_15111_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_329 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U513 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_330 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U335 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_331 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U514 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_332 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_333_fu_15127_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_333 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_334_fu_15137_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_334 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U515 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_337 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U249 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_338 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U516 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_339 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U250 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_340 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U517 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_341 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U251 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_342 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U518 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_343 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U252 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_344 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U519 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_345 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U253 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_346 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U520 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_347 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U254 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_348 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U521 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_349 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U522 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_350 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U112 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_351 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U336 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_352 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U515 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_336 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U516 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_337 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_338_fu_15156_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_338 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U517 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_339 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U518 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_340 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_341_fu_15167_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_341 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U519 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_343 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U520 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_344 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_345_fu_15189_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_345 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U521 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_346 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U336 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_347 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U522 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_348 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_349_fu_15205_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_349 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_350_fu_15215_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_350 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U523 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_353 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U255 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_354 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U524 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_355 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U256 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_356 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U525 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_357 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U257 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_358 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U526 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_359 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U258 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_360 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U527 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_361 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U259 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_362 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U528 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_363 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U260 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_364 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U529 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_365 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U530 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_366 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U113 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_367 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U337 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_368 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U523 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_352 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U524 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_353 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_354_fu_15247_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_354 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U525 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_355 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U526 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_356 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_357_fu_15258_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_357 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U527 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_359 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U528 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_360 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_361_fu_15280_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_361 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U529 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_362 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U337 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_363 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U530 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_364 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_365_fu_15296_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_365 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_366_fu_15306_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_366 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U531 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_369 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U261 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_370 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U532 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_371 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U262 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_372 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U533 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_373 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U263 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_374 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U534 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_375 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U264 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_376 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U535 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_377 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U265 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_378 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U536 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_379 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U266 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_380 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U537 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_381 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U538 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_382 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U114 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_383 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U338 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_384 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U531 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_368 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U532 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_369 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_370_fu_15325_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_370 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U533 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_371 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U534 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_372 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_373_fu_15336_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_373 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U535 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_375 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U536 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_376 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_377_fu_15358_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_377 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U537 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_378 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U338 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_379 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U538 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_380 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_381_fu_15374_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_381 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_382_fu_15384_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_382 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U539 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_385 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U267 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_386 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U540 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_387 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U268 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_388 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U541 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_389 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U269 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_390 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U542 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_391 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U270 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_392 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U543 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_393 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U271 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_394 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U544 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_395 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U272 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_396 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U545 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_397 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U546 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_398 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U115 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_399 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U339 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_400 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U539 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_384 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U540 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_385 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_386_fu_15416_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_386 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U541 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_387 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U542 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_388 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_389_fu_15427_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_389 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U543 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_391 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U544 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_392 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_393_fu_15449_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_393 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U545 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_394 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U339 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_395 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U546 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_396 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_397_fu_15465_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_397 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_398_fu_15475_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_398 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U547 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_401 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U273 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_402 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U548 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_403 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U274 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_404 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U549 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_405 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U275 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_406 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U550 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_407 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U276 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_408 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U551 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_409 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U277 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_410 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U552 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_411 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U278 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_412 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U553 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_413 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U554 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_414 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U116 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_415 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U340 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_416 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U547 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_400 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U548 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_401 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_402_fu_15494_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_402 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U549 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_403 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U550 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_404 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_405_fu_15505_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_405 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U551 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_407 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U552 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_408 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_409_fu_15527_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_409 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U553 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_410 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U340 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_411 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U554 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_412 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_413_fu_15543_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_413 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_414_fu_15553_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_414 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U555 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_417 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U279 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_418 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U556 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_419 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U280 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_420 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U557 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_421 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U281 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_422 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U558 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_423 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U282 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_424 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U559 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_425 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U283 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_426 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U560 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_427 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U284 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_428 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U561 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_429 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U562 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_430 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U117 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_431 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U341 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_432 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U555 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_416 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U556 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_417 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_418_fu_15585_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_418 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U557 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_419 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U558 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_420 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_421_fu_15596_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_421 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U559 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_423 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U560 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_424 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_425_fu_15618_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_425 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U561 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_426 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U341 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_427 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U562 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_428 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_429_fu_15634_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_429 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_430_fu_15644_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_430 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U563 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_433 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U285 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_434 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U564 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_435 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U286 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_436 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U565 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_437 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U287 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_438 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U566 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_439 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U288 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_440 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U567 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_441 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U289 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_442 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U568 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_443 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U290 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_444 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U569 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_445 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U570 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_446 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U118 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_447 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U342 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_448 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U563 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_432 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U564 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_433 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_434_fu_15663_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_434 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U565 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_435 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U566 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_436 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_437_fu_15674_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_437 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U567 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_439 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U568 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_440 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_441_fu_15696_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_441 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U569 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_442 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U342 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_443 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U570 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_444 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_445_fu_15712_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_445 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_446_fu_15722_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_446 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U571 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_449 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U291 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_450 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U572 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_451 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U292 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_452 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U573 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_453 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U293 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_454 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U574 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_455 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U294 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_456 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U575 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_457 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U295 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_458 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U576 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_459 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U296 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_460 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U577 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_461 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U578 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_462 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U119 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_463 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U343 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_464 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U571 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_448 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U572 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_449 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_450_fu_15754_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_450 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U573 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_451 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U574 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_452 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_453_fu_15765_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_453 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U575 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_455 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U576 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_456 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_457_fu_15787_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_457 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U577 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_458 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U343 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_459 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U578 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_460 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_461_fu_15803_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_461 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_462_fu_15813_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_462 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U579 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_465 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U297 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_466 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U580 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_467 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U298 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_468 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U581 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_469 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U299 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_470 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U582 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_471 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U300 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_472 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U583 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_473 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U301 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_474 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U584 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_475 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U302 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_476 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U585 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_477 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U586 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_478 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U120 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_479 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U344 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_480 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U579 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_464 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U580 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_465 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_466_fu_15832_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_466 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U581 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_467 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U582 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_468 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_469_fu_15843_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_469 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U583 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_471 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U584 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_472 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_473_fu_15865_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_473 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U585 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_474 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U344 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_475 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U586 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_476 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_477_fu_15881_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_477 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_478_fu_15891_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_478 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U587 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_481 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U303 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_482 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U588 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_483 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U304 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_484 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U589 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_485 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U305 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_486 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U590 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_487 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U306 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_488 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U591 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_489 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U307 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_490 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U592 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_491 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U308 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_492 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U593 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_493 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U594 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_494 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_4s_12_1_1_U121 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_495 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U345 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_496 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U587 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_480 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U588 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_481 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_482_fu_15923_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_482 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U589 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_483 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U590 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_484 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_485_fu_15934_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_485 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U591 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_487 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U592 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_488 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_489_fu_15956_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_489 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U593 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_490 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_12s_13_4_1_U345 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_491 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_13s_14_4_1_U594 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_492 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_493_fu_15972_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_493 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_494_fu_15982_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_494 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U595 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_497 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U309 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_498 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U596 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_499 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U310 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_500 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U597 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_501 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U311 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_502 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U598 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_503 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U312 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_504 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U599 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_505 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U313 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_506 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U600 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_507 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U314 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_508 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U601 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_509 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U602 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_510 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_4s_13_1_1_U122 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_511 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U346 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_512 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_32s_32_4_1_U595 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_496 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U596 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_497 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_498_fu_16001_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_498 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U597 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_499 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U598 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_500 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_501_fu_16012_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_501 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U599 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_503 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U600 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_504 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_505_fu_16034_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_505 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U601 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_506 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_13s_14_4_1_U346 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_507 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_4s_14s_14_4_1_U602 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_508 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_509_fu_16050_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_509 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_510_fu_16060_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_510 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_3135_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:497 VARIABLE add_ln497 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME kn_1_fu_3151_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:391 VARIABLE kn_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_3157_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_1_fu_3171_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_1 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_2_fu_3185_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_2 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_3_fu_3199_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_3 LOOP OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 296 BRAM 0 URAM 0}} conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_1_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_2_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_3_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_4_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_5_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_6_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_7_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_8_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_9_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_10_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_11_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_12_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_13_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_14_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME filter_V_15_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:284 VARIABLE filter_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputMap_V_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:285 VARIABLE inputMap_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_1_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_2_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_3_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_4_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_5_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_6_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_7_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_8_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_9_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_10_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_11_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_12_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_13_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_14_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bias_V_15_U SOURCE sources/mixed_conv_w4/mixed_conv.cpp:287 VARIABLE bias_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_V_fu_660_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:298 VARIABLE lhs_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_864_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:301 VARIABLE add_ln301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln301_fu_877_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:301 VARIABLE sub_ln301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln301_1_fu_896_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:301 VARIABLE sub_ln301_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln303_fu_942_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:303 VARIABLE sub_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME streamsPerAct_fu_974_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:303 VARIABLE streamsPerAct LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30s_32s_32_1_1_U744 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:332 VARIABLE streamsPerInputLine LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inputMapSizeY_1_fu_676_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:299 VARIABLE inputMapSizeY_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME streamsPerWeight_fu_990_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:301 VARIABLE streamsPerWeight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_710_p0 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_996_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:319 VARIABLE add_ln319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_726_p0 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_fu_1009_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:319 VARIABLE sub_ln319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln319_1_fu_1028_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:319 VARIABLE sub_ln319_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME outMapSizeY_V_fu_1338_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE outMapSizeY_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_1411_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:278 VARIABLE add_ln278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME totalBiasStreams_fu_1064_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:319 VARIABLE totalBiasStreams LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME outMapSizeX_V_fu_1348_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE outMapSizeX_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_1416_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE add_ln214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_3ns_6_1_1_U745 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:302 VARIABLE mul_ln302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_29s_32_1_1_U746 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:302 VARIABLE streamsPerFilter LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30s_3ns_32_1_1_U748 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:305 VARIABLE paddingIters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U747 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:320 VARIABLE totalWeightStreams LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filtersPerPE_V_fu_1266_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE filtersPerPE_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_1271_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:228 VARIABLE add_ln228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln239_fu_1075_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:239 VARIABLE sub_ln239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln239_1_fu_1087_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:239 VARIABLE sub_ln239_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_1109_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:239 VARIABLE add_ln239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U749 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:349 VARIABLE readLimit LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME xPadUpperLimit_fu_1213_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:89 VARIABLE xPadUpperLimit LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME yPadUpperLimit_fu_1219_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:90 VARIABLE yPadUpperLimit LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_2ns_34_1_1_U753 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:332 VARIABLE mul_i_i258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i195_fu_1487_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE sub_i_i195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i72_fu_1497_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE sub_i_i72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i41_fu_1507_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_i_i41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_fu_1517_p2 SOURCE /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_1230_p2 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:376 VARIABLE add_ln376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_28ns_31_1_1_U750 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE mul_ln329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_31ns_34_1_1_U751 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE mul_ln329_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_34ns_44_1_1_U752 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE mul_ln329_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_44ns_54_1_1_U754 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE mul_ln329_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_54ns_64_1_1_U755 SOURCE sources/mixed_conv_w4/mixed_conv.cpp:329 VARIABLE mul_ln329_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 310 BRAM 78 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 581.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
Execute       syn_report -model conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 100.10 MHz
Command     autosyn done; 29.8 sec.
Command   csynth_design done; 43.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42.5 seconds. CPU system time: 0.68 seconds. Elapsed time: 43.34 seconds; current allocated memory: 357.766 MB.
Command ap_source done; 54.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Thu Apr 18 02:59:11 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   export_design -rtl verilog -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs 
Execute     config_export -format=ip_catalog -output=/home/pferreira/HwSw/Vivado/IPs -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.7 -display_name mixed_conv_w4
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv xml_exists=0
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=51 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_flow_control_loop_pipe_sequential_init
conv_mux_53_32_1_1
conv_flow_control_loop_pipe_sequential_init
conv_mul_10ns_2ns_12_1_1
conv_urem_12ns_4ns_4_16_1
conv_mul_10ns_3ns_13_1_1
conv_mul_13ns_3ns_16_1_1
conv_mul_16ns_30s_32_1_1
conv_mul_3ns_30s_32_1_1
conv_mul_32s_2ns_32_1_1
conv_mul_8ns_4s_12_1_1
conv_mul_9s_4s_13_1_1
conv_mac_muladd_8ns_4s_12s_13_4_1
conv_mac_muladd_9s_4s_13s_14_4_1
conv_mac_muladd_8ns_4s_32s_32_4_1
conv_mac_muladd_8ns_4s_13s_14_4_1
conv_mac_muladd_9s_4s_32s_32_4_1
conv_mac_muladd_9s_4s_14s_14_4_1
conv_flow_control_loop_pipe_sequential_init
conv_sdiv_33ns_3ns_10_37_seq_1
conv_mul_30s_32s_32_1_1
conv_mul_3ns_3ns_6_1_1
conv_mul_6ns_29s_32_1_1
conv_mul_32s_32s_32_1_1
conv_mul_30s_3ns_32_1_1
conv_mul_3ns_28ns_31_1_1
conv_mul_3ns_31ns_34_1_1
conv_mul_10ns_34ns_44_1_1
conv_mul_32ns_2ns_34_1_1
conv_mul_10ns_44ns_54_1_1
conv_mul_10ns_54ns_64_1_1
conv_filter_V_RAM_AUTO_1R1W
conv_inputMap_V_RAM_AUTO_1R1W
conv_bias_V_RAM_AUTO_1R1W
conv_BUS1_s_axi
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_regslice_both
conv_Pipeline_VITIS_LOOP_330_1
conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
conv_Pipeline_ReadWeightStreamsLOOP
conv_Pipeline_ReadActivationsLOOP
conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
conv
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_VITIS_LOOP_330_1.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadWeightStreamsLOOP.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_ReadActivationsLOOP.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.constraint.tcl 
Execute     sc_get_clocks conv 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_7 /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.compgen.dataonly.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=conv
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.rtl_wrap.cfg.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.constraint.tcl 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/conv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s /home/pferreira/HwSw/Vivado/IPs/export.zip 
INFO: [HLS 200-802] Generated output file /home/pferreira/HwSw/Vivado/IPs/export.zip
Command   export_design done; 12.24 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.43 seconds. CPU system time: 0.45 seconds. Elapsed time: 12.24 seconds; current allocated memory: 12.598 MB.
Command ap_source done; 22.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 12:45:20 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.47 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.69 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source done; 0.63 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.7 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.42 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.13 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.42 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 12:46:35 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.35 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.2 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.95 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 12:50:01 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.16 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.77 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 12:52:02 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.18 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.1 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.18 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 13:39:55 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.55 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.62 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.97 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 13:52:11 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.61 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.02 seconds. CPU system time: 0.26 seconds. Elapsed time: 9.54 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 13:55:23 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.57 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.6 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.36 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.6 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.26 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 14:02:23 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.52 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.52 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 12.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 14:07:11 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 14:08:35 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.52 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 12.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 14:09:28 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.04 seconds. CPU system time: 0.2 seconds. Elapsed time: 9.78 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 20.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 14:11:11 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.5 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.09 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.05 seconds. CPU system time: 0.15 seconds. Elapsed time: 11.09 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 21.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 17:24:45 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.69 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 1.02 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source done; 0.17 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 20.84 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.13 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.65 seconds. CPU system time: 0.26 seconds. Elapsed time: 24.13 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 35.3 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 17:28:23 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.12 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 23.12 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 17:38:02 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.58 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.46 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.75 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 17:39:17 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 18:06:11 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.48 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.79 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 20.98 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 27 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.69 seconds. CPU system time: 0.31 seconds. Elapsed time: 27 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 37.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 18:18:39 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.39 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.53 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.46 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.73 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 18:22:54 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.92 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 18:23:47 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.45 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.59 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 18:28:19 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.57 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 19:20:10 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.38 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.52 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.45 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.03 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.45 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 13.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed Apr 24 19:45:14 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Thu Apr 25 18:41:39 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.83 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.03 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 1.14 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.53 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 12.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 16:30:26 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 9.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.73 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 10.05 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 31.67 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.33 seconds. CPU system time: 0.32 seconds. Elapsed time: 31.67 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 51.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 16:33:36 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.49 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.65 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.95 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.14 seconds. CPU system time: 0.2 seconds. Elapsed time: 23.86 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 34.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 17:00:45 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.31 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.64 seconds. CPU system time: 0.21 seconds. Elapsed time: 23.31 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 34.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 17:04:06 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.36 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.76 seconds. CPU system time: 0.18 seconds. Elapsed time: 23.2 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 17:05:19 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.41 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.17 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.84 seconds. CPU system time: 0.22 seconds. Elapsed time: 23.17 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 17:19:38 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.46 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.31 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.74 seconds. CPU system time: 0.18 seconds. Elapsed time: 23.31 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 17:27:21 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.58 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 22.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.72 seconds. CPU system time: 0.19 seconds. Elapsed time: 22.95 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 18:29:10 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.03 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 1.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.34 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 25.34 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 37.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 19:12:32 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.59 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.36 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.97 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.36 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 19:13:21 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.46 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.59 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.36 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.53 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 12.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Fri Apr 26 19:16:04 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 10.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 14:43:44 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.38 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.46 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.52 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.86 seconds. CPU system time: 0.2 seconds. Elapsed time: 9.14 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 14:47:42 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 7.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.3 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.74 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.3 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 14:49:46 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.39 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.05 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 28.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.21 seconds. CPU system time: 0.13 seconds. Elapsed time: 28.79 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 14:52:23 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 29.04 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.03 seconds. CPU system time: 0.17 seconds. Elapsed time: 29.04 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:26:27 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 29.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.44 seconds. CPU system time: 0.25 seconds. Elapsed time: 29.54 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 40.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:31:05 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.58 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 21.96 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.94 seconds. CPU system time: 0.16 seconds. Elapsed time: 23.75 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 34.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:33:01 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.53 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.31 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.1 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.99 seconds. CPU system time: 0.19 seconds. Elapsed time: 24.1 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 34.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:34:26 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.56 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.34 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 29.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.47 seconds. CPU system time: 0.17 seconds. Elapsed time: 29.14 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:38:48 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.57 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.71 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.77 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 30.1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 30.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 30.41 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 41.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:40:37 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.47 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.53 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.23 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 29.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.37 seconds. CPU system time: 0.2 seconds. Elapsed time: 29.5 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 40.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 15:53:48 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 16:13:06 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.56 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.62 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.26 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 28.99 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.15 seconds. CPU system time: 0.17 seconds. Elapsed time: 28.99 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Tue Apr 30 20:22:17 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.43 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.55 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.98 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 24.94 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 35.61 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed May 01 01:19:27 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.41 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.53 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.45 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.7 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed May 01 01:29:40 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.42 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.58 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 19.49 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.25 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.93 seconds. CPU system time: 0.24 seconds. Elapsed time: 23.25 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed May 01 01:42:50 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.4 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.54 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 19.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 21.29 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.17 seconds. CPU system time: 0.14 seconds. Elapsed time: 21.29 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 31.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1 opened at Wed May 01 02:08:32 WEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/mpv/tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.44 sec.
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=mixed_conv_w4 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=mixed_conv_w4
Execute     config_export -display_name=mixed_conv_w4 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/pferreira/HwSw/Vivado/IPs 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/pferreira/HwSw/Vivado/IPs
Execute     config_export -output=/home/pferreira/HwSw/Vivado/IPs 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.7 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.7
Execute     config_export -version=1.7 
Command   open_solution done; 0.6 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mpv/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
INFO: [HLS 200-1510] Running: config_export -display_name mixed_conv_w4 -format ip_catalog -output /home/pferreira/HwSw/Vivado/IPs -rtl verilog -version 1.7 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./mixed_conv_w4a8/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mixed_conv_w4a8/solution1/directives.tcl
Execute     set_directive_top -name conv conv 
INFO: [HLS 200-1510] Running: set_directive_top -name conv conv 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/pferreira/HwSw/HLS/mixed_conv_w4a8/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 20.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 22.19 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 22.19 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 32.9 sec.
Execute cleanup_all 
