// Seed: 1679204236
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
    , id_6,
    output id_5
);
  assign id_1 = id_3 == 1;
  type_0 id_7 (
      .id_0 ((1)),
      .id_1 (1'b0),
      .id_2 (id_5),
      .id_3 ({1{id_0 < 1}}),
      .id_4 (id_2),
      .id_5 (id_6),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_3 - 1),
      .id_9 (1),
      .id_10(id_0)
  );
endmodule
