# By Jungju Oh
# Using bus as NoC

procsPerNode  = 64
cacheLineSize = 64

issue         = 2	
cpucore[0:$(procsPerNode)-1] = 'issueX' 

##############################
# SYSTEM                     #
##############################

NoMigration    = true
tech           = 0.10
pageSize       = 4096
fetchPolicy    = 'outorder'
issueWrongPath = true

technology = 'techParam'

###############################
# clock-panalyzer input       #
###############################
[techParam]
clockTreeStyle = 1    # 1 for Htree or 2 for balHtree
tech       = 45     # nm
frequency  = 1e9      # Hz
skewBudget = 20      # in ps
areaOfChip = 200    # in mm^2
loadInClockNode = 20    # in pF
optimalNumberOfBuffer = 3

##############################
# PROCESSORS' CONFIGURATION  #
##############################

[issueX]
frequency       = 1e9
areaFactor      = ($(issue)*$(issue)+0.1)/16  # Area compared to Alpha264 EV6
inorder         = false
fetchWidth      = $(issue)
issueWidth      = $(issue)
retireWidth     = $(issue)
instQueueSize   = 32		
decodeDelay     = 2
renameDelay     = 1
wakeupDelay     = 2                 
maxBranches     = 16*$(issue)
bb4Cycle        = 1
maxIRequests    = 4
interClusterLat = 2
intraClusterLat = 1
cluster[0]      = 'FXClusterIssueX'
cluster[1]      = 'FPClusterIssueX'
stForwardDelay  = 1 
maxLoads        = 14*$(issue)+16
maxStores       = 10*$(issue)+16
regFileDelay    = 1
robSize         = 64	
intRegs         = 64	
fpRegs          = 64	
bpred           = 'BPredIssueX'
enableICache    = true
dtlb            = 'FXDTLB'
itlb            = 'FXITLB'
dataSource      = "DMemory DL1"
instrSource     = "IMemory IL1"
OSType          = 'dummy'


# integer functional units

[FXClusterIssueX]
winSize    = 12*$(Issue)+32 # number of entries in window
recycleAt  = 'Execute'
schedNumPorts = 4
schedPortOccp = 1
wakeUpNumPorts= 4
wakeUpPortOccp= 1
wakeupDelay   = 2
schedDelay    = 1 # Minimum latency like a intraClusterLat
iStoreLat  = 1
iStoreUnit = 'LDSTIssueX'
iLoadLat   = 1
iLoadUnit  = 'LDSTIssueX'
iALULat    = 1
iALUUnit   = 'ALUIssueX'
iBJLat     = 1
iBJUnit    = 'ALUIssueX'
iDivLat    = 12
iDivUnit   = 'ALUIssueX'
iMultLat   = 4
iMultUnit  = 'ALUIssueX'

[LDSTIssueX]
Num = $(issue)/3+1
Occ = 1

[ALUIssueX]
Num = $(issue)/3+1
Occ = 1

# floating point functional units

[FPClusterIssueX]
winSize    = 8*$(issue)
recycleAt  = 'Execute'
schedNumPorts = 4
schedPortOccp = 1
wakeUpNumPorts= 4
wakeUpPortOccp= 1
wakeupDelay   = 2
schedDelay    = 1 # Minimum latency like a intraClusterLat
fpALULat   = 1
fpALUUnit  = 'FPIssueX'
fpMultLat  = 8
fpMultUnit = 'FPIssueX'
fpDivLat   = 20
fpDivUnit  = 'FPIssueX'

[FPIssueX]
Num = $(issue)/2+1
Occ = 1

# branch prediction mechanism

[BPredIssueX]
type          = "hybrid"
BTACDelay     = 0
l1size        = 1
l2size        = 2*1024		
l2Bits        = 1
historySize   = 8	
Metasize      = 2*1024	
MetaBits      = 2
localSize     = 2*1024
localBits     = 2
btbSize       = 256	
btbBsize      = 1
btbAssoc      = 2
btbReplPolicy = 'LRU'
btbHistory    = 0
rasSize       = 32

# memory translation mechanism

[FXDTLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'
deviceType = 'cache'

[FXITLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'
deviceType = 'cache'

##############################
# MEMORY SUBSYSTEM           #
##############################

# instruction source
[IMemory]
deviceType    = 'icache'
size          = 32*1024		
assoc         = 4
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol	  = 'DMESI'
numPorts      = 1
portOccp      = 1
hitDelay      = 1 
missDelay     = 1                # this number is added to the hitDelay
#displNotify   = false
MSHR          = "iMSHR"
lowerLevel	  = "Router RTR sharedBy 1"
sideLowerLevel = ""

[iMSHR]
type = 'single'
size = 32
bsize = $(cacheLineSize)

# data source
[DMemory]
deviceType    = 'smpcache'
size          = 32*1024		
assoc         = 4 
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol      = 'DMESI'
numPorts      = 2	
portOccp      = 1
hitDelay      = 1
missDelay     = 1               
#displNotify   = false
MSHR          = "DMSHR"
lowerLevel	  = "Router RTR sharedBy 1"
sideLowerLevel	  = "L2Slice L2S"

[DMSHR]
type = 'single'
size = 64
bsize = $(cacheLineSize)


[Router]
deviceType = 'router'
delay      = 1
numPorts      = 2  # read / write
portOccp      = 1
netSelect		= 'est'
TLRequestQ		= 2
#DynamicQ		= true
DynamicQ		= false
maxOcc	   		= 0
occWindow       = 512
occRange		= 0
occInc			= 1
occDec			= 3
thresh_step_T	= 1
thresh_start 	= 4
thresh_max	 	= 14
score_C			= 20
score_X			= 8
#score_Y			= 5
score_Z			= 5
score_S			= false
data_disadv		= -1
dimX            = 8
dimY            = 8
lowerLevel_net    ="NOC NOC shared"
lowerLevel_bus    ="TLBus TBus shared"

[TLBus]
deviceType = 'tlbus'
portBW	   = 32                   # bandwidth in bits
delay      = 2						# 1.6ns for 64core, 2.6ns for 256core
headSpeed	= 40
waitLimit	= 30
lowerLevel    = "MemoryCtrl MemCtrl shared"

[NOC]
deviceType = 'noc'
booksim_config      = 'mesh88.booksim'
booksim_output      = 'booksim.log'
booksim_sample      = 1000000
lowerLevel    = "MemoryCtrl MemCtrl shared"

[L2Slice]
deviceType    = 'slicecache'
inclusive     = false
size          = 1*1024*1024
assoc         = 16
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 2                # one for L1, one for snooping
portOccp      = 1		# throughput of a cache
hitDelay      = 12
missDelay     = 12               # exclusive, i.e., not added to hitDelay
#displNotify   = false
numPortsDir      = 1                # one for L1, one for snooping
portOccpDir      = 1		# throughput of a cache
hitDelayDir      = 1
MSHR          = 'L2MSHR'
lowerLevel    = "Router RTR sharedBy 1"

[L2MSHR]
size =  64
type = 'single'
bsize = $(cacheLineSize)

[MemoryCtrl]
deviceType	  = 'memoryController'
numPorts      = 8	# 8 channel
portOccp      = 1
delay		  = 1
selectLat	  = 1
lowerLevel    = "MemoryBus MemoryBus"

[MemoryBus]
deviceType    = 'bus'
numPorts      = 8
portOccp      = $(cacheLineSize) / 8   # assuming 8*8 Gbyte/s  
delay         = 5
lowerLevel    = "Memory Memory"

[Memory]
deviceType    = 'niceCache'
size          = 64
assoc         = 1
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 200 
missDelay     = 10000
MSHR          = NoMSHR
lowerLevel    = 'voidDevice'

[NoMSHR]
type = 'none'
size = 128
bsize = 64

[voidDevice]
deviceType    = 'void'

############################
#     BEGIN MIPSEMUL       #
############################

[FileSys]
mount="/bin=/net/hp95/softarch/joh/sim/mipsroot/tools/bin:/lib=/net/hp95/softarch/joh/sim/mipsroot/tools/lib:/tools=/net/hp95/softarch/joh/sim/mipsroot/tools"

