
---------- Begin Simulation Statistics ----------
final_tick                                60691115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721396                       # Number of bytes of host memory used
host_op_rate                                    60758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2182.39                       # Real time elapsed on the host
host_tick_rate                               27809495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132596736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060691                       # Number of seconds simulated
sim_ticks                                 60691115000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5815008                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            483024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6649695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4835927                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5815008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           979081                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6993523                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  197755                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       317062                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  31675864                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 44527135                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            483024                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5990529                       # Number of branches committed
system.cpu.commit.bw_lim_events              54200703                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           29447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        12546686                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132596736                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    119441786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.110137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     41045753     34.36%     34.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24195330     20.26%     54.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     54200703     45.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    119441786                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        663                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120080                       # Number of function calls committed.
system.cpu.commit.int_insts                 132470436                       # Number of committed integer instructions.
system.cpu.commit.loads                      48583195                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        94725      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70500700     53.17%     53.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20662      0.02%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             15      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             118      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              90      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            175      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48583131     36.64%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13396843     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132596736                       # Class of committed instruction
system.cpu.commit.refs                       61980202                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132596736                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.213822                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.213822                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              29833226                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              153140850                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11829130                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  71817395                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 728634                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7108841                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    52264580                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        181560                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    16237657                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        372914                       # TLB misses on write requests
system.cpu.fetch.Branches                     6993523                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11078415                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     108945340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 94662                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      116069924                       # Number of instructions fetch has processed
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                 1457268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.057616                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11643246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            5033682                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.956235                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          121317226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.291364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.921880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39027227     32.17%     32.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7915243      6.52%     38.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 74374756     61.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            121317226                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      429                       # number of floating regfile writes
system.cpu.idleCycles                           65005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               499485                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6400770                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.196489                       # Inst execution rate
system.cpu.iew.exec_refs                     68509650                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16237656                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5888933                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              53478924                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             380735                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            321895                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16773735                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           149609451                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              52271994                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            804898                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             145232492                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  55157                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 51810                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 728634                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                404543                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          9805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          9600439                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        25104                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        11749                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      4895713                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3376724                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          11749                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       396056                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         103429                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 150362666                       # num instructions consuming a value
system.cpu.iew.wb_count                     141861512                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.757297                       # average fanout of values written-back
system.cpu.iew.wb_producers                 113869216                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.168717                       # insts written-back per cycle
system.cpu.iew.wb_sent                      144741387                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                266611598                       # number of integer regfile reads
system.cpu.int_regfile_writes               119306985                       # number of integer regfile writes
system.cpu.ipc                               0.823844                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.823844                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2920751      2.00%      2.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              74170160     50.79%     52.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20668      0.01%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  15      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  118      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 175      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             52588291     36.01%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16336330     11.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            678      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              146037391                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1178                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3543                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          967                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4085                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              143115462                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          413882284                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    141860545                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         166629607                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  149228550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 146037391                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              380901                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        17012674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            493820                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         351454                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12753014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     121317226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.203765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.847658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33743112     27.81%     27.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29110837     24.00%     51.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            58463277     48.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       121317226                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.203120                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11078415                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          13985576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2377646                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             53478924                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16773735                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                81207865                       # number of misc regfile reads
system.cpu.numCycles                        121382231                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17439526                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             156634098                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3882294                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 14598424                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                231249                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             396587686                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              151897597                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           171259059                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  74618620                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7028238                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 728634                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              13928334                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 14624907                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3667                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        278504613                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3688                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   9946912                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    207338553                       # The number of ROB reads
system.cpu.rob.rob_writes                   292164557                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        275259                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       643670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1290091                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            127                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61743                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52857                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41172                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119487                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       456489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181230                       # Request fanout histogram
system.membus.reqLayer2.occupancy           520958500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          963922750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            383505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       642785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           262916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          262916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           715                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       382790                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1935070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1936512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     79080576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79127104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           94110                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3382848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           740531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 740402     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    129      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             740531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1234985500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         968559000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1072500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               465189                       # number of demand (read+write) hits
system.l2.demand_hits::total                   465191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data              465189                       # number of overall hits
system.l2.overall_hits::total                  465191                       # number of overall hits
system.l2.demand_misses::.cpu.inst                713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180517                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181230                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               713                       # number of overall misses
system.l2.overall_misses::.cpu.data            180517                       # number of overall misses
system.l2.overall_misses::total                181230                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56235500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14630463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14686698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56235500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14630463000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14686698500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           645706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               646421                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          645706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              646421                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.279565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.279565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78871.669004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81047.563387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81039.002924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78871.669004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81047.563387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81039.002924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52857                       # number of writebacks
system.l2.writebacks::total                     52857                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49105500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12825293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12874398500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49105500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12825293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12874398500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.279565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280359                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.279565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68871.669004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71047.563387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71039.002924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68871.669004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71047.563387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71039.002924                       # average overall mshr miss latency
system.l2.replacements                          94110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       589928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           589928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       589928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       589928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           46                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            46                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            143429                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143429                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9790832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9790832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        262916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            262916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.454468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.454468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81940.566756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81940.566756                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8595962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8595962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.454468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.454468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71940.566756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71940.566756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56235500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56235500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78871.669004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78871.669004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49105500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49105500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68871.669004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68871.669004                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        321760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            321760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4839630500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4839630500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       382790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        382790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.159435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.159435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79299.205309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79299.205309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4229330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4229330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.159435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.159435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69299.205309                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69299.205309                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 66217.034440                       # Cycle average of tags in use
system.l2.tags.total_refs                     1290043                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.116576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.530057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       537.748746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65653.755637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.505196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         87163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        87162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.665001                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1471362                       # Number of tag accesses
system.l2.tags.data_accesses                  1471362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11553088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11598720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3382848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3382848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          180517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            751873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         190358803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191110676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       751873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           751873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55738768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55738768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55738768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           751873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        190358803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246849444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001599600250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              426880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49703                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037461500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  906145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5435505250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11242.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29992.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35817                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.906332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.867680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.442449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39410     62.06%     62.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6153      9.69%     71.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1913      3.01%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1935      3.05%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7852     12.37%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265      0.42%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          268      0.42%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      0.56%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5350      8.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.426970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.734817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.698844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3097     96.45%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          113      3.52%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.455310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2480     77.23%     77.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.44%     77.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              703     21.89%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11598656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3381632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11598720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3382848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       191.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53328781000                       # Total gap between requests
system.mem_ctrls.avgGap                     227816.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11553024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3381632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 751872.823559099226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190357748.411773294210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55718732.470148228109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       180517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19792500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5415712750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1080190792500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27759.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30001.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20436097.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            225723960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119975130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           646991100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138439620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4790504160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14082213660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11446681920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31450529550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.206488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29612830750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2026440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29051844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            227673180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            121011165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           646983960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          137374740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4790504160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14168054520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11374394880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31465996605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.461337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29425131250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2026440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29239543750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11077422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11077422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11077422                       # number of overall hits
system.cpu.icache.overall_hits::total        11077422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75244500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75244500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75244500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75244500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11078415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11078415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11078415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11078415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75774.924471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75774.924471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75774.924471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75774.924471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57336000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57336000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80190.209790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80190.209790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80190.209790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80190.209790                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11077422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11077422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75244500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75244500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11078415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11078415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75774.924471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75774.924471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80190.209790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80190.209790                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           566.167899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11078137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15493.897902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   566.167899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.276449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.276449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          702                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.343262                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22157545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22157545                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     55336119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55336119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55336119                       # number of overall hits
system.cpu.dcache.overall_hits::total        55336119                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       708609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         708609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       724993                       # number of overall misses
system.cpu.dcache.overall_misses::total        724993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25389458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25389458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25389458000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25389458000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     56044728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56044728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     56061112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56061112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012932                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35829.996514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35829.996514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35020.280196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35020.280196                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       567681                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10087                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.278477                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       589928                       # number of writebacks
system.cpu.dcache.writebacks::total            589928                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        79287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        79287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       629322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       629322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       645706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       645706                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19200257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19200257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20496996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20496996500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011229                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011229                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011518                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30509.432373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30509.432373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31743.543501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31743.543501                       # average overall mshr miss latency
system.cpu.dcache.replacements                 643658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42202031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42202031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       445690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        445690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13430445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13430445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42647721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42647721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30134.051695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30134.051695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        79282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       366408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       366408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7504273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7504273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20480.647257                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20480.647257                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13134088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13134088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       262919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       262919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11959012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11959012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45485.539273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45485.539273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       262914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       262914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11695984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11695984000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44485.968796                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44485.968796                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1296739500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1296739500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79146.697998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79146.697998                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60691115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1972.810924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55981825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            645706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.698629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1972.810924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         112767930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        112767930                       # Number of data accesses

---------- End Simulation Statistics   ----------
