Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,20822
design__instance__area,135740
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,71
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,735
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0009615112794563174
power__switching__total,0.0004313229874242097
power__leakage__total,1.4516602675485046E-7
power__total,0.0013929794076830149
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.36149825822655857
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.36149825822655857
timing__hold__ws__corner:nom_tt_025C_1v80,0.3137974413577406
timing__setup__ws__corner:nom_tt_025C_1v80,60.31105385814169
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313797
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,60.311054
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,731
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,735
design__max_cap_violation__count__corner:nom_ss_100C_1v60,8
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4237674497921052
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.4237674497921052
timing__hold__ws__corner:nom_ss_100C_1v60,0.8548739735849069
timing__setup__ws__corner:nom_ss_100C_1v60,17.86374121411107
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.854874
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.863741
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,735
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.33127887482001894
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.33127887482001894
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10992274068775432
timing__setup__ws__corner:nom_ff_n40C_1v95,75.79335418258218
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109923
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,75.793358
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,832
design__max_fanout_violation__count,735
design__max_cap_violation__count,10
clock__skew__worst_hold,-0.32691214549606373
clock__skew__worst_setup,0.3247082972187025
timing__hold__ws,0.10858114714685442
timing__setup__ws,17.206055733863547
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108581
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.206057
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 600.0
design__core__bbox,5.52 10.88 394.22 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,173
design__die__area,240000
design__core__area,224140
design__instance__count__stdcell,20822
design__instance__area__stdcell,135740
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.605605
design__instance__utilization__stdcell,0.605605
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,171
design__io__hpwl,17533893
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,422955
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1211
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,10283
route__net__special,2
route__drc_errors__iter:1,11306
route__wirelength__iter:1,538109
route__drc_errors__iter:2,4567
route__wirelength__iter:2,533697
route__drc_errors__iter:3,4265
route__wirelength__iter:3,531525
route__drc_errors__iter:4,600
route__wirelength__iter:4,531060
route__drc_errors__iter:5,70
route__wirelength__iter:5,531023
route__drc_errors__iter:6,1
route__wirelength__iter:6,530961
route__drc_errors__iter:7,0
route__wirelength__iter:7,530953
route__drc_errors,0
route__wirelength,530953
route__vias,98901
route__vias__singlecut,98901
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,933.545
timing__unannotated_net__count__corner:nom_tt_025C_1v80,156
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,156
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,156
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,39
design__max_fanout_violation__count__corner:min_tt_025C_1v80,735
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3542617133250859
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.35280432351944263
timing__hold__ws__corner:min_tt_025C_1v80,0.31068604124323224
timing__setup__ws__corner:min_tt_025C_1v80,60.655340245063975
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310686
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,60.655342
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,156
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,661
design__max_fanout_violation__count__corner:min_ss_100C_1v60,735
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.41272939012449933
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4102182876163833
timing__hold__ws__corner:min_ss_100C_1v60,0.8493062049589445
timing__setup__ws__corner:min_ss_100C_1v60,18.45056426531711
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849306
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.450563
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,156
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,735
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.32691214549606373
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3247082972187025
timing__hold__ws__corner:min_ff_n40C_1v95,0.10858114714685442
timing__setup__ws__corner:min_ff_n40C_1v95,76.02736433379567
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108581
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,76.027367
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,156
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,95
design__max_fanout_violation__count__corner:max_tt_025C_1v80,735
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3712827650416073
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3712827650416073
timing__hold__ws__corner:max_tt_025C_1v80,0.3162517004453882
timing__setup__ws__corner:max_tt_025C_1v80,59.93822496871669
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316252
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,59.938225
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,156
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,832
design__max_fanout_violation__count__corner:max_ss_100C_1v60,735
design__max_cap_violation__count__corner:max_ss_100C_1v60,10
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.43753821248980956
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.43753821248980956
timing__hold__ws__corner:max_ss_100C_1v60,0.8592680143960403
timing__setup__ws__corner:max_ss_100C_1v60,17.206055733863547
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859268
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.206057
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,156
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,735
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3391404753020334
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3391404753020334
timing__hold__ws__corner:max_ff_n40C_1v95,0.11192247445626548
timing__setup__ws__corner:max_ff_n40C_1v95,75.53421923952163
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111922
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,75.534218
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,156
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,156
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000706212
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000752053
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000120233
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000752053
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001209999999999999934657303468643618771238834597170352935791015625
ir__drop__worst,0.000070599999999999994899392563585394100300618447363376617431640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
