--- verilog_synth
+++ uhdm_synth
@@ -1,15 +1,15 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-24.10" *)
+(* top =  1  *)
 module carryadd(a, b, y);
-(* src = "dut.sv:5.19-5.20" *)
+(* src = "dut.sv:1.17-1.18" *)
 input [7:0] a;
 wire [7:0] a;
-(* src = "dut.sv:5.22-5.23" *)
+(* src = "dut.sv:1.20-1.21" *)
 input [7:0] b;
 wire [7:0] b;
-(* src = "dut.sv:6.20-6.21" *)
+(* src = "dut.sv:1.23-1.24" *)
 output [7:0] y;
 wire [7:0] y;
 wire _00_;
@@ -44,53 +44,29 @@
 wire _29_;
 wire _30_;
 wire _31_;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[0].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[0].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[0].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[1].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[1].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[1].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[2].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[2].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[2].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[3].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[3].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[3].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[4].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[4].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[4].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[5].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[5].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[5].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[6].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[6].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[6].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[7].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[7].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[7].Y ;
 \$_XNOR_  _32_ (
 .A(b[7]),
@@ -292,20 +268,20 @@
 .B(a[0]),
 .Y(\STAGE[0].Y )
 );
-assign \STAGE[7].IN2  = b[7];
-assign \STAGE[7].IN1  = a[7];
-assign \STAGE[6].IN2  = b[6];
-assign \STAGE[6].IN1  = a[6];
 assign \STAGE[5].IN2  = b[5];
 assign \STAGE[5].IN1  = a[5];
+assign \STAGE[7].IN1  = a[7];
+assign \STAGE[7].IN2  = b[7];
 assign \STAGE[4].IN2  = b[4];
 assign \STAGE[4].IN1  = a[4];
 assign \STAGE[3].IN2  = b[3];
 assign \STAGE[3].IN1  = a[3];
 assign \STAGE[2].IN2  = b[2];
 assign \STAGE[2].IN1  = a[2];
+assign \STAGE[6].IN2  = b[6];
 assign \STAGE[1].IN2  = b[1];
 assign \STAGE[1].IN1  = a[1];
+assign \STAGE[6].IN1  = a[6];
 assign \STAGE[0].IN2  = b[0];
 assign \STAGE[0].IN1  = a[0];
 assign y = { \STAGE[7].Y , \STAGE[6].Y , \STAGE[5].Y , \STAGE[4].Y , \STAGE[3].Y , \STAGE[2].Y , \STAGE[1].Y , \STAGE[0].Y  };
